TimeQuest Timing Analyzer report for sisa
Fri May 12 02:21:02 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'counter_div_clk[2]'
 12. Slow Model Setup: 'vga_controller:vga|clk_25mhz'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Setup: 'controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key'
 17. Slow Model Hold: 'counter_div_clk[2]'
 18. Slow Model Hold: 'vga_controller:vga|clk_25mhz'
 19. Slow Model Recovery: 'vga_controller:vga|clk_25mhz'
 20. Slow Model Recovery: 'counter_div_clk[2]'
 21. Slow Model Recovery: 'CLOCK_50'
 22. Slow Model Removal: 'CLOCK_50'
 23. Slow Model Removal: 'counter_div_clk[2]'
 24. Slow Model Removal: 'vga_controller:vga|clk_25mhz'
 25. Slow Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'
 26. Slow Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow Model Minimum Pulse Width: 'SW[9]'
 28. Slow Model Minimum Pulse Width: 'counter_div_clk[2]'
 29. Slow Model Minimum Pulse Width: 'controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Setup: 'counter_div_clk[2]'
 44. Fast Model Setup: 'vga_controller:vga|clk_25mhz'
 45. Fast Model Setup: 'CLOCK_50'
 46. Fast Model Setup: 'controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key'
 47. Fast Model Hold: 'CLOCK_50'
 48. Fast Model Hold: 'counter_div_clk[2]'
 49. Fast Model Hold: 'vga_controller:vga|clk_25mhz'
 50. Fast Model Hold: 'controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key'
 51. Fast Model Recovery: 'vga_controller:vga|clk_25mhz'
 52. Fast Model Recovery: 'counter_div_clk[2]'
 53. Fast Model Recovery: 'CLOCK_50'
 54. Fast Model Removal: 'CLOCK_50'
 55. Fast Model Removal: 'counter_div_clk[2]'
 56. Fast Model Removal: 'vga_controller:vga|clk_25mhz'
 57. Fast Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'
 58. Fast Model Minimum Pulse Width: 'CLOCK_50'
 59. Fast Model Minimum Pulse Width: 'SW[9]'
 60. Fast Model Minimum Pulse Width: 'counter_div_clk[2]'
 61. Fast Model Minimum Pulse Width: 'controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. Multicorner Timing Analysis Summary
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; sisa                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------+
; Clock Name                                                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                     ;
+-----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                ;
; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key } ;
; counter_div_clk[2]                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter_div_clk[2] }                                                                      ;
; SW[9]                                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[9] }                                                                                   ;
; vga_controller:vga|clk_25mhz                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_controller:vga|clk_25mhz }                                                            ;
+-----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 13.97 MHz  ; 13.97 MHz       ; counter_div_clk[2]           ;      ;
; 173.67 MHz ; 173.67 MHz      ; CLOCK_50                     ;      ;
; 174.46 MHz ; 174.46 MHz      ; vga_controller:vga|clk_25mhz ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                          ;
+-----------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                   ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------+---------+---------------+
; counter_div_clk[2]                                                                      ; -70.598 ; -12147.879    ;
; vga_controller:vga|clk_25mhz                                                            ; -69.783 ; -14961.544    ;
; CLOCK_50                                                                                ; -65.599 ; -572.193      ;
; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; -0.302  ; -0.302        ;
+-----------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                          ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                ; -2.695 ; -10.070       ;
; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; -0.183 ; -0.183        ;
; counter_div_clk[2]                                                                      ; 0.445  ; 0.000         ;
; vga_controller:vga|clk_25mhz                                                            ; 0.445  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; vga_controller:vga|clk_25mhz ; -0.140 ; -2.793        ;
; counter_div_clk[2]           ; -0.134 ; -2.546        ;
; CLOCK_50                     ; -0.120 ; -1.577        ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -0.039 ; -0.039        ;
; counter_div_clk[2]           ; 0.386  ; 0.000         ;
; vga_controller:vga|clk_25mhz ; 0.391  ; 0.000         ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                           ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; vga_controller:vga|clk_25mhz                                                            ; -2.064 ; -1807.736     ;
; CLOCK_50                                                                                ; -1.631 ; -186.153      ;
; SW[9]                                                                                   ; -1.631 ; -1.631        ;
; counter_div_clk[2]                                                                      ; -0.611 ; -355.602      ;
; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 0.500  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter_div_clk[2]'                                                                                                                                      ;
+---------+------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                   ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -70.598 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~52  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 71.619     ;
; -70.593 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~68  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 71.614     ;
; -70.548 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~84  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.583     ;
; -70.547 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.582     ;
; -70.533 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.568     ;
; -70.526 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~52  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 71.547     ;
; -70.521 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~68  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 71.542     ;
; -70.476 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~84  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.511     ;
; -70.475 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.510     ;
; -70.461 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.496     ;
; -70.402 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~116 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.437     ;
; -70.369 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~52  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 71.390     ;
; -70.364 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~68  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 71.385     ;
; -70.330 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~116 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.365     ;
; -70.319 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~84  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.354     ;
; -70.318 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.353     ;
; -70.304 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.339     ;
; -70.220 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~52  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 71.241     ;
; -70.215 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~68  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 71.236     ;
; -70.207 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~36  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 71.246     ;
; -70.173 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~116 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.208     ;
; -70.170 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~84  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.205     ;
; -70.169 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.204     ;
; -70.155 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.190     ;
; -70.152 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~52  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 71.173     ;
; -70.147 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~68  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 71.168     ;
; -70.135 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~36  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 71.174     ;
; -70.102 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~84  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.137     ;
; -70.101 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.136     ;
; -70.087 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.122     ;
; -70.024 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~116 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 71.059     ;
; -69.978 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~36  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 71.017     ;
; -69.956 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~116 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 70.991     ;
; -69.953 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~74  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 70.996     ;
; -69.891 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~126 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.920     ;
; -69.887 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~142 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.916     ;
; -69.881 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~74  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 70.924     ;
; -69.873 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~29  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 70.912     ;
; -69.872 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~45  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 70.911     ;
; -69.871 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~26  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.891     ;
; -69.869 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~75  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 70.890     ;
; -69.868 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.888     ;
; -69.868 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~59  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 70.889     ;
; -69.857 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~43  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.877     ;
; -69.857 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~27  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.877     ;
; -69.846 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~138 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.875     ;
; -69.846 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~122 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.875     ;
; -69.837 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~106 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.866     ;
; -69.837 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~90  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.866     ;
; -69.829 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~36  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 70.868     ;
; -69.819 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~126 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.848     ;
; -69.815 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~142 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.844     ;
; -69.801 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~29  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 70.840     ;
; -69.800 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~45  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 70.839     ;
; -69.799 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~26  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.819     ;
; -69.797 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~75  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 70.818     ;
; -69.796 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.816     ;
; -69.796 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~59  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 70.817     ;
; -69.785 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~43  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.805     ;
; -69.785 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~27  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.805     ;
; -69.774 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~138 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.803     ;
; -69.774 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~122 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.803     ;
; -69.767 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~21  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.787     ;
; -69.766 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~37  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.786     ;
; -69.765 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~106 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.794     ;
; -69.765 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~90  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.794     ;
; -69.761 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~36  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 70.800     ;
; -69.739 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~86  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 70.774     ;
; -69.737 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 70.772     ;
; -69.734 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~134 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 70.769     ;
; -69.725 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~31  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 70.764     ;
; -69.725 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~47  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 70.764     ;
; -69.724 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~74  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 70.767     ;
; -69.719 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 70.754     ;
; -69.719 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~135 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 70.754     ;
; -69.719 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~144 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.748     ;
; -69.719 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.748     ;
; -69.706 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.726     ;
; -69.705 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.725     ;
; -69.702 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~87  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 70.737     ;
; -69.695 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~21  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.715     ;
; -69.694 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~37  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.714     ;
; -69.690 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~60  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 70.711     ;
; -69.690 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~76  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 70.711     ;
; -69.689 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~93  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.718     ;
; -69.689 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~109 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.718     ;
; -69.687 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~112 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.716     ;
; -69.685 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.714     ;
; -69.680 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~125 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.709     ;
; -69.678 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~141 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.707     ;
; -69.671 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~77  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 70.701     ;
; -69.671 ; proc:pro0|unidad_control:c0|ir[10] ; proc:pro0|datapath:e0|regfile:reg0|br~52  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 70.692     ;
; -69.667 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~86  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 70.702     ;
; -69.666 ; proc:pro0|unidad_control:c0|ir[10] ; proc:pro0|datapath:e0|regfile:reg0|br~68  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 70.687     ;
; -69.665 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 70.700     ;
; -69.662 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~126 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.691     ;
; -69.662 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~134 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 70.697     ;
; -69.661 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~124 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.690     ;
; -69.659 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~92  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.688     ;
; -69.658 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~142 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 70.687     ;
+---------+------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                               ;
+---------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                                                                                                            ; Launch Clock       ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; -69.783 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.095      ; 70.838     ;
; -69.711 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.095      ; 70.766     ;
; -69.554 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.095      ; 70.609     ;
; -69.516 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.094      ; 70.570     ;
; -69.512 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.091      ; 70.563     ;
; -69.494 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 70.537     ;
; -69.483 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.088      ; 70.531     ;
; -69.480 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 70.515     ;
; -69.469 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 70.503     ;
; -69.444 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.094      ; 70.498     ;
; -69.440 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.091      ; 70.491     ;
; -69.422 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 70.465     ;
; -69.411 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.088      ; 70.459     ;
; -69.408 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 70.443     ;
; -69.405 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.095      ; 70.460     ;
; -69.397 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 70.431     ;
; -69.337 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.095      ; 70.392     ;
; -69.287 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.094      ; 70.341     ;
; -69.283 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.091      ; 70.334     ;
; -69.265 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 70.308     ;
; -69.254 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.088      ; 70.302     ;
; -69.251 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 70.286     ;
; -69.240 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 70.274     ;
; -69.170 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 70.209     ;
; -69.166 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 70.197     ;
; -69.157 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 70.195     ;
; -69.138 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.094      ; 70.192     ;
; -69.136 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 70.157     ;
; -69.134 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 70.174     ;
; -69.134 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.091      ; 70.185     ;
; -69.123 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 70.159     ;
; -69.122 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 70.150     ;
; -69.116 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 70.159     ;
; -69.105 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.088      ; 70.153     ;
; -69.102 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 70.137     ;
; -69.098 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 70.137     ;
; -69.094 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 70.125     ;
; -69.091 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 70.125     ;
; -69.085 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 70.123     ;
; -69.070 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.094      ; 70.124     ;
; -69.066 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.091      ; 70.117     ;
; -69.064 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 70.085     ;
; -69.062 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 70.102     ;
; -69.051 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 70.087     ;
; -69.050 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 70.078     ;
; -69.048 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 70.091     ;
; -69.037 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.088      ; 70.085     ;
; -69.034 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 70.069     ;
; -69.023 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 70.057     ;
; -68.941 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 69.980     ;
; -68.937 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 69.968     ;
; -68.928 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 69.966     ;
; -68.907 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 69.928     ;
; -68.905 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 69.945     ;
; -68.894 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 69.930     ;
; -68.893 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 69.921     ;
; -68.856 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.095      ; 69.911     ;
; -68.798 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 69.831     ;
; -68.792 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 69.831     ;
; -68.788 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 69.819     ;
; -68.786 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 69.821     ;
; -68.779 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 69.817     ;
; -68.758 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 69.779     ;
; -68.756 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 69.796     ;
; -68.745 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 69.781     ;
; -68.744 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 69.772     ;
; -68.726 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 69.759     ;
; -68.725 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.094      ; 69.779     ;
; -68.724 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 69.763     ;
; -68.720 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 69.751     ;
; -68.714 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 69.749     ;
; -68.711 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 69.749     ;
; -68.690 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 69.711     ;
; -68.688 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 69.728     ;
; -68.677 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 69.713     ;
; -68.676 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 69.704     ;
; -68.668 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg3  ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.094      ; 69.722     ;
; -68.655 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.105      ; 69.720     ;
; -68.596 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg3  ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.094      ; 69.650     ;
; -68.589 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.094      ; 69.643     ;
; -68.585 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.091      ; 69.636     ;
; -68.584 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg8  ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.095      ; 69.639     ;
; -68.569 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 69.602     ;
; -68.567 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 69.610     ;
; -68.557 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 69.592     ;
; -68.556 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.088      ; 69.604     ;
; -68.553 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 69.588     ;
; -68.544 ; proc:pro0|unidad_control:c0|ir[8]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.096      ; 69.600     ;
; -68.542 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 69.576     ;
; -68.512 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg8  ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.095      ; 69.567     ;
; -68.458 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.093      ; 69.511     ;
; -68.454 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.090      ; 69.504     ;
; -68.446 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg11 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 69.481     ;
; -68.439 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg3  ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.094      ; 69.493     ;
; -68.436 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.082      ; 69.478     ;
; -68.425 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.087      ; 69.472     ;
; -68.422 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 69.456     ;
; -68.420 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 69.453     ;
; -68.411 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 69.444     ;
; -68.408 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 69.443     ;
+---------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                 ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                           ; To Node                                          ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -65.599 ; proc:pro0|unidad_control:c0|ir[14]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 67.066     ;
; -65.527 ; proc:pro0|unidad_control:c0|ir[15]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 66.994     ;
; -65.370 ; proc:pro0|unidad_control:c0|ir[12]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 66.837     ;
; -65.221 ; proc:pro0|unidad_control:c0|ir[13]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 66.688     ;
; -65.153 ; proc:pro0|unidad_control:c0|ir[9]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 66.620     ;
; -64.672 ; proc:pro0|unidad_control:c0|ir[10]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 66.139     ;
; -64.541 ; proc:pro0|unidad_control:c0|ir[1]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 66.007     ;
; -64.471 ; proc:pro0|unidad_control:c0|ir[6]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.439      ; 65.948     ;
; -64.360 ; proc:pro0|unidad_control:c0|ir[8]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.430      ; 65.828     ;
; -64.118 ; proc:pro0|unidad_control:c0|ir[0]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 65.584     ;
; -64.046 ; proc:pro0|unidad_control:c0|ir[11]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.439      ; 65.523     ;
; -63.950 ; proc:pro0|unidad_control:c0|ir[7]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 65.417     ;
; -63.923 ; proc:pro0|datapath:e0|regfile:reg0|br~131           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 65.394     ;
; -63.840 ; proc:pro0|unidad_control:c0|ir[2]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.448      ; 65.326     ;
; -63.531 ; proc:pro0|datapath:e0|regfile:reg0|br~116           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 65.001     ;
; -63.401 ; proc:pro0|datapath:e0|regfile:reg0|br~99            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 64.871     ;
; -63.339 ; proc:pro0|datapath:e0|regfile:reg0|br~118           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 64.809     ;
; -63.220 ; proc:pro0|datapath:e0|regfile:reg0|br~67            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 64.687     ;
; -63.188 ; proc:pro0|datapath:e0|regfile:reg0|br~117           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 64.658     ;
; -63.140 ; proc:pro0|datapath:e0|regfile:reg0|br~37            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.447      ; 64.625     ;
; -63.095 ; proc:pro0|datapath:e0|regfile:reg0|br~51            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 64.561     ;
; -62.967 ; proc:pro0|datapath:e0|regfile:reg0|br~102           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.448      ; 64.453     ;
; -62.933 ; proc:pro0|datapath:e0|regfile:reg0|br~115           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 64.403     ;
; -62.854 ; proc:pro0|datapath:e0|regfile:reg0|br~20            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 64.320     ;
; -62.834 ; proc:pro0|unidad_control:c0|ir[4]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.425      ; 64.297     ;
; -62.819 ; proc:pro0|datapath:e0|regfile:reg0|br~38            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.447      ; 64.304     ;
; -62.770 ; proc:pro0|datapath:e0|regfile:reg0|br~35            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.422      ; 64.230     ;
; -62.717 ; proc:pro0|datapath:e0|regfile:reg0|br~147           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 64.187     ;
; -62.674 ; proc:pro0|datapath:e0|regfile:reg0|br~36            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 64.140     ;
; -62.607 ; proc:pro0|datapath:e0|regfile:reg0|br~83            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.422      ; 64.067     ;
; -62.522 ; proc:pro0|datapath:e0|regfile:reg0|br~40            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.447      ; 64.007     ;
; -62.419 ; proc:pro0|datapath:e0|regfile:reg0|br~100           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 63.889     ;
; -62.367 ; proc:pro0|datapath:e0|regfile:reg0|br~84            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 63.837     ;
; -62.355 ; proc:pro0|datapath:e0|regfile:reg0|br~21            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.447      ; 63.840     ;
; -62.333 ; proc:pro0|datapath:e0|regfile:reg0|br~41            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 63.799     ;
; -62.325 ; proc:pro0|datapath:e0|regfile:reg0|br~120           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 63.795     ;
; -62.312 ; proc:pro0|datapath:e0|regfile:reg0|br~119           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 63.782     ;
; -62.266 ; proc:pro0|datapath:e0|regfile:reg0|br~85            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 63.736     ;
; -62.230 ; proc:pro0|datapath:e0|regfile:reg0|br~86            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 63.700     ;
; -62.216 ; proc:pro0|datapath:e0|regfile:reg0|br~89            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 63.686     ;
; -62.214 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][5]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.453      ; 63.705     ;
; -62.194 ; proc:pro0|datapath:e0|regfile:reg0|br~39            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.447      ; 63.679     ;
; -62.191 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.423      ; 63.652     ;
; -62.191 ; proc:pro0|datapath:e0|regfile:reg0|br~101           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 63.661     ;
; -62.101 ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.430      ; 63.569     ;
; -62.100 ; proc:pro0|datapath:e0|regfile:reg0|br~53            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 63.571     ;
; -62.098 ; proc:pro0|datapath:e0|regfile:reg0|br~68            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.446      ; 63.582     ;
; -62.068 ; proc:pro0|unidad_control:c0|ir[3]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.447      ; 63.553     ;
; -62.050 ; proc:pro0|unidad_control:c0|ir[5]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 63.516     ;
; -62.018 ; proc:pro0|datapath:e0|regfile:reg0|br~22            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.447      ; 63.503     ;
; -61.948 ; proc:pro0|datapath:e0|regfile:reg0|br~87            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 63.418     ;
; -61.941 ; proc:pro0|datapath:e0|regfile:reg0|br~132           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 63.411     ;
; -61.913 ; proc:pro0|datapath:e0|regfile:reg0|br~103           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.447      ; 63.398     ;
; -61.910 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 63.381     ;
; -61.899 ; proc:pro0|datapath:e0|regfile:reg0|br~42            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.447      ; 63.384     ;
; -61.877 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][3]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.422      ; 63.337     ;
; -61.865 ; proc:pro0|datapath:e0|regfile:reg0|br~70            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.446      ; 63.349     ;
; -61.854 ; proc:pro0|datapath:e0|regfile:reg0|br~23            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.447      ; 63.339     ;
; -61.817 ; proc:pro0|datapath:e0|regfile:reg0|br~25            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 63.283     ;
; -61.804 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][4]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.423      ; 63.265     ;
; -61.791 ; proc:pro0|datapath:e0|regfile:reg0|br~121           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 63.267     ;
; -61.771 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][7]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.422      ; 63.231     ;
; -61.725 ; proc:pro0|datapath:e0|regfile:reg0|br~24            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.447      ; 63.210     ;
; -61.705 ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.425      ; 63.168     ;
; -61.641 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.422      ; 63.101     ;
; -61.636 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.422      ; 63.096     ;
; -61.634 ; proc:pro0|datapath:e0|regfile:reg0|br~137           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 63.100     ;
; -61.623 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.439      ; 63.100     ;
; -61.606 ; proc:pro0|datapath:e0|regfile:reg0|br~133           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 63.076     ;
; -61.576 ; proc:pro0|datapath:e0|regfile:reg0|br~52            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.446      ; 63.060     ;
; -61.573 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.422      ; 63.033     ;
; -61.550 ; proc:pro0|datapath:e0|regfile:reg0|br~56            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.446      ; 63.034     ;
; -61.529 ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 63.005     ;
; -61.525 ; proc:pro0|datapath:e0|regfile:reg0|br~134           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 62.995     ;
; -61.509 ; proc:pro0|datapath:e0|regfile:reg0|br~69            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 62.968     ;
; -61.504 ; proc:pro0|datapath:e0|regfile:reg0|br~88            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 62.974     ;
; -61.498 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][5]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 62.964     ;
; -61.497 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][0]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.423      ; 62.958     ;
; -61.481 ; proc:pro0|datapath:e0|regfile:reg0|br~122           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 62.957     ;
; -61.474 ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 62.950     ;
; -61.455 ; proc:pro0|datapath:e0|regfile:reg0|br~123           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 62.931     ;
; -61.374 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 62.849     ;
; -61.347 ; proc:pro0|datapath:e0|regfile:reg0|br~43            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.447      ; 62.832     ;
; -61.340 ; proc:pro0|datapath:e0|regfile:reg0|br~54            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.446      ; 62.824     ;
; -61.266 ; proc:pro0|datapath:e0|regfile:reg0|br~50            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.425      ; 62.729     ;
; -61.256 ; proc:pro0|datapath:e0|regfile:reg0|br~55            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.446      ; 62.740     ;
; -61.245 ; proc:pro0|datapath:e0|regfile:reg0|br~138           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 62.721     ;
; -61.235 ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 62.711     ;
; -61.215 ; proc:pro0|datapath:e0|regfile:reg0|br~90            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 62.691     ;
; -61.180 ; proc:pro0|datapath:e0|regfile:reg0|br~91            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 62.656     ;
; -61.156 ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW    ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 62.627     ;
; -61.094 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][0]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 62.560     ;
; -61.090 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 62.557     ;
; -61.029 ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 62.495     ;
; -61.017 ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.446      ; 62.501     ;
; -61.012 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 62.478     ;
; -60.993 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][4]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 62.460     ;
; -60.975 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][6]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 62.442     ;
; -60.948 ; proc:pro0|datapath:e0|regfile:reg0|br~45            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 62.414     ;
; -60.930 ; proc:pro0|datapath:e0|regfile:reg0|br~48            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.447      ; 62.415     ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key'                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                          ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.302 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; CLOCK_50     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 1.000        ; 1.476      ; 1.397      ;
; -0.198 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state    ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; CLOCK_50     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 1.000        ; 1.476      ; 1.293      ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.695 ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]                                                                      ; CLOCK_50    ; 0.000        ; 2.863      ; 0.731      ;
; -2.694 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 2.862      ; 0.731      ;
; -2.690 ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz                                                            ; CLOCK_50    ; 0.000        ; 2.858      ; 0.731      ;
; -2.195 ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]                                                                      ; CLOCK_50    ; -0.500       ; 2.863      ; 0.731      ;
; -2.194 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 2.862      ; 0.731      ;
; -2.190 ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz                                                            ; CLOCK_50    ; -0.500       ; 2.858      ; 0.731      ;
; -1.143 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[7]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 3.291      ; 2.711      ;
; -0.643 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[7]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 3.291      ; 2.711      ;
; -0.472 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 3.395      ; 3.486      ;
; -0.376 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 3.341      ; 3.528      ;
; 0.025  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[6]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 3.291      ; 3.879      ;
; 0.028  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 3.395      ; 3.486      ;
; 0.029  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 3.291      ; 3.883      ;
; 0.107  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[5]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 3.291      ; 3.961      ;
; 0.124  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 3.341      ; 3.528      ;
; 0.133  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 3.291      ; 3.987      ;
; 0.145  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 3.364      ; 3.795      ;
; 0.294  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 3.276      ; 3.856      ;
; 0.333  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 3.271      ; 3.890      ;
; 0.416  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 3.395      ; 4.097      ;
; 0.430  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[4]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 3.291      ; 4.284      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; counter_div_clk[0]                                                                                            ; counter_div_clk[0]                                                                                            ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; counter_div_clk[1]                                                                                            ; counter_div_clk[1]                                                                                            ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|timer:tmr0|current_interrupt                                                                ; controlador_IO:io|timer:tmr0|current_interrupt                                                                ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|bit_clear_char                                                                              ; controlador_IO:io|bit_clear_char                                                                              ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.485  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 3.271      ; 4.042      ;
; 0.492  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 3.341      ; 4.119      ;
; 0.525  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[6]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 3.291      ; 3.879      ;
; 0.529  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 3.291      ; 3.883      ;
; 0.538  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[5]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 3.291      ; 4.115      ;
; 0.538  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[4]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 3.291      ; 4.115      ;
; 0.538  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 3.291      ; 4.115      ;
; 0.538  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[7]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 3.291      ; 4.115      ;
; 0.538  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[6]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 3.291      ; 4.115      ;
; 0.538  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 3.291      ; 4.115      ;
; 0.607  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[5]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 3.291      ; 3.961      ;
; 0.612  ; counter_div_clk[1]                                                                                            ; counter_div_clk[2]                                                                                            ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.617  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.414      ; 1.317      ;
; 0.624  ; counter_div_clk[0]                                                                                            ; counter_div_clk[1]                                                                                            ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.625  ; controlador_IO:io|timer:tmr0|count[23]                                                                        ; controlador_IO:io|timer:tmr0|count[23]                                                                        ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.629  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.633  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 3.291      ; 3.987      ;
; 0.637  ; controlador_IO:io|timer:tmr0|current_interrupt                                                                ; controlador_IO:io|interrupt_controller:int0|iid[1]                                                            ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.645  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 3.364      ; 3.795      ;
; 0.647  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.862      ; 3.795      ;
; 0.704  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.861      ; 3.851      ;
; 0.709  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.861      ; 3.856      ;
; 0.709  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.861      ; 3.856      ;
; 0.709  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.861      ; 3.856      ;
; 0.709  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.861      ; 3.856      ;
; 0.709  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.861      ; 3.856      ;
; 0.709  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.861      ; 3.856      ;
; 0.709  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.861      ; 3.856      ;
; 0.713  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.857      ; 3.856      ;
; 0.719  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.864      ; 3.869      ;
; 0.722  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.865      ; 3.873      ;
; 0.722  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[0]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.865      ; 3.873      ;
; 0.723  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.865      ; 3.874      ;
; 0.725  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.865      ; 3.876      ;
; 0.725  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.861      ; 3.872      ;
; 0.725  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.861      ; 3.872      ;
; 0.726  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.865      ; 3.877      ;
; 0.726  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.865      ; 3.877      ;
; 0.773  ; SW[9]                                                                                                         ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.869      ; 3.928      ;
; 0.784  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.794  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 3.276      ; 3.856      ;
; 0.821  ; SW[9]                                                                                                         ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.867      ; 3.974      ;
; 0.833  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 3.271      ; 3.890      ;
; 0.834  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.120      ;
; 0.843  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.861      ; 3.990      ;
; 0.854  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.865      ; 4.005      ;
; 0.876  ; proc:pro0|datapath:e0|regfile:reg0|br~65                                                                      ; controlador_IO:io|br_io[10][13]                                                                               ; counter_div_clk[2]                                                                      ; CLOCK_50    ; 0.000        ; 0.425      ; 1.587      ;
; 0.881  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 2.864      ; 4.031      ;
; 0.916  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 3.395      ; 4.097      ;
; 0.923  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.925  ; controlador_IO:io|timer:tmr0|current_interrupt                                                                ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                            ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.211      ;
; 0.928  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.214      ;
; 0.930  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[4]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 3.291      ; 4.284      ;
; 0.964  ; controlador_IO:io|timer:tmr0|count[0]                                                                         ; controlador_IO:io|timer:tmr0|count[0]                                                                         ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.250      ;
; 0.964  ; controlador_IO:io|timer:tmr0|count[3]                                                                         ; controlador_IO:io|timer:tmr0|count[3]                                                                         ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.250      ;
; 0.968  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; controlador_IO:io|timer:tmr0|count[11]                                                                        ; controlador_IO:io|timer:tmr0|count[11]                                                                        ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.972  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; controlador_IO:io|timer:tmr0|count[21]                                                                        ; controlador_IO:io|timer:tmr0|count[21]                                                                        ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; counter_div_clk[0]                                                                                            ; counter_div_clk[2]                                                                                            ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key'                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                          ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.183 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state    ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; CLOCK_50     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 0.000        ; 1.476      ; 1.293      ;
; -0.079 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; CLOCK_50     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 0.000        ; 1.476      ; 1.397      ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter_div_clk[2]'                                                                                                                                                                ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.445 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][1]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][1]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:pro0|unidad_control:c0|new_pc[0]               ; proc:pro0|unidad_control:c0|new_pc[0]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 1.004 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][14] ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][14] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 1.296      ;
; 1.014 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][4]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][4]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.006     ; 1.294      ;
; 1.020 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|unidad_control:c0|new_pc[0]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.306      ;
; 1.092 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][11] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.006     ; 1.372      ;
; 1.283 ; controlador_IO:io|rd_io[0]                          ; proc:pro0|datapath:e0|regfile:reg0|br~20            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.425     ; 1.144      ;
; 1.299 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[0]                   ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.430      ; 4.015      ;
; 1.299 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[5]                   ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.430      ; 4.015      ;
; 1.299 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[1]                   ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.430      ; 4.015      ;
; 1.301 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[4]                   ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.433      ; 4.020      ;
; 1.310 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][15] ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 1.602      ;
; 1.320 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[7]                   ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.429      ; 4.035      ;
; 1.320 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[13]                  ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.429      ; 4.035      ;
; 1.320 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[14]                  ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.429      ; 4.035      ;
; 1.320 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[12]                  ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.429      ; 4.035      ;
; 1.320 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[10]                  ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.429      ; 4.035      ;
; 1.320 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[15]                  ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.429      ; 4.035      ;
; 1.322 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[9]                   ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.429      ; 4.037      ;
; 1.338 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[8]                   ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.428      ; 4.052      ;
; 1.339 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][4]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][4]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 1.631      ;
; 1.346 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][3]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.007      ; 1.639      ;
; 1.347 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][15] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.006     ; 1.627      ;
; 1.358 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][6]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.007      ; 1.651      ;
; 1.360 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][10] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.006     ; 1.640      ;
; 1.379 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 1.671      ;
; 1.384 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][2]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.006     ; 1.664      ;
; 1.384 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][11] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.006     ; 1.664      ;
; 1.393 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][7]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.006     ; 1.673      ;
; 1.403 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][14] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][14] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.006     ; 1.683      ;
; 1.406 ; proc:pro0|unidad_control:c0|new_pc[13]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.692      ;
; 1.421 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[11]                  ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.419      ; 4.126      ;
; 1.445 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[6]                   ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.419      ; 4.150      ;
; 1.448 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[2]                   ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.410      ; 4.144      ;
; 1.453 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[3]                   ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.411      ; 4.150      ;
; 1.544 ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][13] ; proc:pro0|unidad_control:c0|new_pc[13]              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.830      ;
; 1.556 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][12] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][12] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.025      ; 1.867      ;
; 1.590 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][5]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][5]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.025      ; 1.901      ;
; 1.618 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][7]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 1.910      ;
; 1.631 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][1]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.014      ; 1.931      ;
; 1.635 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][8]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.007      ; 1.928      ;
; 1.649 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][3]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.007     ; 1.928      ;
; 1.658 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][9]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][9]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.006     ; 1.938      ;
; 1.661 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][9]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][9]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 1.953      ;
; 1.680 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][0]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][0]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.005     ; 1.961      ;
; 1.692 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][10] ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 1.984      ;
; 1.702 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.006     ; 1.982      ;
; 1.733 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][6]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.007     ; 2.012      ;
; 1.751 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][12] ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][12] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.025     ; 2.012      ;
; 1.799 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[0]                   ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.430      ; 4.015      ;
; 1.799 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[5]                   ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.430      ; 4.015      ;
; 1.799 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[1]                   ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.430      ; 4.015      ;
; 1.801 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[4]                   ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.433      ; 4.020      ;
; 1.820 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[7]                   ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.429      ; 4.035      ;
; 1.820 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[13]                  ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.429      ; 4.035      ;
; 1.820 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[14]                  ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.429      ; 4.035      ;
; 1.820 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[12]                  ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.429      ; 4.035      ;
; 1.820 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[10]                  ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.429      ; 4.035      ;
; 1.820 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[15]                  ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.429      ; 4.035      ;
; 1.822 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[9]                   ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.429      ; 4.037      ;
; 1.838 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[8]                   ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.428      ; 4.052      ;
; 1.911 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.007     ; 2.190      ;
; 1.914 ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][14] ; proc:pro0|unidad_control:c0|new_pc[14]              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 2.200      ;
; 1.921 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[11]                  ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.419      ; 4.126      ;
; 1.945 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[6]                   ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.419      ; 4.150      ;
; 1.948 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[2]                   ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.410      ; 4.144      ;
; 1.950 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][2]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][2]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.011     ; 2.225      ;
; 1.953 ; SW[9]                                               ; proc:pro0|unidad_control:c0|ir[3]                   ; SW[9]              ; counter_div_clk[2] ; -0.500       ; 2.411      ; 4.150      ;
; 1.957 ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][12] ; proc:pro0|unidad_control:c0|new_pc[12]              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.012      ; 2.255      ;
; 2.020 ; proc:pro0|unidad_control:c0|new_pc[13]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.007     ; 2.299      ;
; 2.020 ; proc:pro0|unidad_control:c0|new_pc[13]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.007     ; 2.299      ;
; 2.023 ; proc:pro0|unidad_control:c0|new_pc[13]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.015     ; 2.294      ;
; 2.034 ; proc:pro0|unidad_control:c0|new_pc[13]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.006     ; 2.314      ;
; 2.074 ; proc:pro0|datapath:e0|regfile:reg0|br~143           ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][11] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 2.359      ;
; 2.076 ; proc:pro0|datapath:e0|regfile:reg0|br~143           ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][11] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 2.361      ;
; 2.176 ; controlador_IO:io|rd_io[0]                          ; proc:pro0|datapath:e0|regfile:reg0|br~36            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.425     ; 2.037      ;
; 2.216 ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][0]  ; proc:pro0|unidad_control:c0|new_pc[0]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.010     ; 2.492      ;
; 2.256 ; proc:pro0|datapath:e0|regfile:reg0|br~73            ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][5]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.007     ; 2.535      ;
; 2.262 ; controlador_IO:io|rd_io[1]                          ; proc:pro0|datapath:e0|regfile:reg0|br~53            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.425     ; 2.123      ;
; 2.273 ; controlador_IO:io|rd_io[1]                          ; proc:pro0|datapath:e0|regfile:reg0|br~101           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.424     ; 2.135      ;
; 2.275 ; controlador_IO:io|rd_io[1]                          ; proc:pro0|datapath:e0|regfile:reg0|br~85            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.424     ; 2.137      ;
; 2.285 ; proc:pro0|unidad_control:c0|new_pc[14]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][14] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 2.571      ;
; 2.287 ; proc:pro0|unidad_control:c0|new_pc[14]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][14] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 2.573      ;
; 2.306 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.011      ; 2.603      ;
; 2.306 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][7]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.011      ; 2.603      ;
; 2.306 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.011      ; 2.603      ;
; 2.306 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][9]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.011      ; 2.603      ;
; 2.306 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.011      ; 2.603      ;
; 2.306 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][14] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.011      ; 2.603      ;
; 2.306 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.011      ; 2.603      ;
; 2.306 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][3]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.011      ; 2.603      ;
; 2.306 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.011      ; 2.603      ;
; 2.315 ; proc:pro0|unidad_control:c0|new_pc[7]               ; proc:pro0|unidad_control:c0|new_pc[7]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 2.601      ;
; 2.328 ; controlador_IO:io|rd_io[2]                          ; proc:pro0|datapath:e0|regfile:reg0|br~137           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.420     ; 2.194      ;
; 2.349 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][11] ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][11] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.011     ; 2.624      ;
; 2.360 ; proc:pro0|unidad_control:c0|new_pc[15]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][15] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.006     ; 2.640      ;
; 2.364 ; proc:pro0|unidad_control:c0|new_pc[14]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][14] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.011      ; 2.661      ;
; 2.371 ; controlador_IO:io|rd_io[0]                          ; proc:pro0|datapath:e0|regfile:reg0|br~116           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.429     ; 2.228      ;
; 2.376 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][0]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][0]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.005      ; 2.667      ;
; 2.379 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][5]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][5]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.025     ; 2.640      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.988 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.274      ;
; 0.989 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.275      ;
; 1.023 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.309      ;
; 1.023 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.309      ;
; 1.122 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.408      ;
; 1.261 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.547      ;
; 1.420 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.706      ;
; 1.421 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.707      ;
; 1.441 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.079      ; 1.770      ;
; 1.456 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.742      ;
; 1.456 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.742      ;
; 1.466 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.752      ;
; 1.467 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.753      ;
; 1.501 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.787      ;
; 1.509 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.795      ;
; 1.524 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.810      ;
; 1.536 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.822      ;
; 1.581 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.867      ;
; 1.601 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.887      ;
; 1.606 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.892      ;
; 1.681 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.967      ;
; 1.683 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.073      ; 2.006      ;
; 1.686 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.972      ;
; 1.697 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.983      ;
; 1.710 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.996      ;
; 1.777 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.063      ;
; 1.790 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.076      ;
; 1.790 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.076      ;
; 1.806 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 2.131      ;
; 1.813 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.080      ; 2.143      ;
; 1.819 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.074      ; 2.143      ;
; 1.832 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.076      ; 2.158      ;
; 1.835 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.121      ;
; 1.835 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.121      ;
; 1.839 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.125      ;
; 1.855 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.073      ; 2.178      ;
; 1.857 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 2.182      ;
; 1.857 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.143      ;
; 1.867 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.153      ;
; 1.870 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.156      ;
; 1.910 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.196      ;
; 1.915 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.201      ;
; 1.937 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.223      ;
; 1.946 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.232      ;
; 1.967 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.253      ;
; 1.986 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.272      ;
; 2.025 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.311      ;
; 2.026 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.312      ;
; 2.027 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.313      ;
; 2.027 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.313      ;
; 2.030 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.316      ;
; 2.032 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.318      ;
; 2.037 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.323      ;
; 2.038 ; proc:pro0|unidad_control:c0|new_pc[11]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg10 ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.070      ; 2.358      ;
; 2.059 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.076      ; 2.385      ;
; 2.064 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.078      ; 2.392      ;
; 2.066 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.352      ;
; 2.067 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.353      ;
; 2.070 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.066      ; 2.386      ;
; 2.077 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.083      ; 2.410      ;
; 2.079 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.088      ; 2.417      ;
; 2.084 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.370      ;
; 2.086 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.085      ; 2.421      ;
; 2.089 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.375      ;
; 2.091 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.081      ; 2.422      ;
; 2.102 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.388      ;
; 2.102 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.388      ;
; 2.121 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.407      ;
; 2.142 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.105      ; 2.497      ;
; 2.170 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.105      ; 2.525      ;
; 2.180 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.107      ; 2.537      ;
; 2.181 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.107      ; 2.538      ;
; 2.186 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.472      ;
; 2.188 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.105      ; 2.543      ;
; 2.189 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.105      ; 2.544      ;
; 2.191 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.477      ;
; 2.204 ; proc:pro0|unidad_control:c0|new_pc[6]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg5  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.087      ; 2.541      ;
; 2.205 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.105      ; 2.560      ;
; 2.213 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.068      ; 2.531      ;
; 2.214 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.500      ;
; 2.218 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.504      ;
; 2.233 ; proc:pro0|unidad_control:c0|new_pc[12]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg11 ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.087      ; 2.570      ;
; 2.238 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.061      ; 2.549      ;
; 2.246 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.532      ;
; 2.251 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.071      ; 2.572      ;
; 2.252 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.078      ; 2.580      ;
; 2.268 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.554      ;
; 2.271 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.557      ;
; 2.287 ; proc:pro0|unidad_control:c0|new_pc[4]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg3  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.070      ; 2.607      ;
; 2.288 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.105      ; 2.643      ;
; 2.290 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.576      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'vga_controller:vga|clk_25mhz'                                                                                                               ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.111      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.111      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.111      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.111      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.111      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.111      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.111      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.111      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.417      ; 3.095      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.111      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.417      ; 3.095      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.111      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.111      ;
; -0.139 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.110      ;
; -0.139 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.110      ;
; -0.139 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.110      ;
; -0.139 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.110      ;
; -0.139 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.110      ;
; -0.139 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.110      ;
; -0.139 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.433      ; 3.110      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.111      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.111      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.111      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.111      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.111      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.111      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.111      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.111      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.417      ; 3.095      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.111      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.417      ; 3.095      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.111      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.111      ;
; 0.361  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.110      ;
; 0.361  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.110      ;
; 0.361  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.110      ;
; 0.361  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.110      ;
; 0.361  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.110      ;
; 0.361  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.110      ;
; 0.361  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.433      ; 3.110      ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'counter_div_clk[2]'                                                                                                           ;
+--------+-----------+---------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                           ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.425      ; 3.097      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.433      ; 3.105      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.405      ; 3.077      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.434      ; 3.106      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.429      ; 3.101      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.420      ; 3.092      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.426      ; 3.098      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.424      ; 3.096      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]            ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.424      ; 3.096      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]            ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.420      ; 3.092      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]            ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.425      ; 3.097      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]            ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.419      ; 3.091      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]            ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.419      ; 3.091      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]            ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.419      ; 3.091      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.420      ; 3.092      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.426      ; 3.098      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.429      ; 3.101      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.425      ; 3.097      ;
; -0.134 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.425      ; 3.097      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.425      ; 3.097      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.433      ; 3.105      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.405      ; 3.077      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.434      ; 3.106      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.429      ; 3.101      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.420      ; 3.092      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.426      ; 3.098      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.424      ; 3.096      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]            ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.424      ; 3.096      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]            ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.420      ; 3.092      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]            ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.425      ; 3.097      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]            ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.419      ; 3.091      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]            ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.419      ; 3.091      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]            ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.419      ; 3.091      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.420      ; 3.092      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.426      ; 3.098      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.429      ; 3.101      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.425      ; 3.097      ;
; 0.366  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.425      ; 3.097      ;
+--------+-----------+---------------------------------------------------+--------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                   ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.120 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.867      ; 3.525      ;
; -0.120 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.867      ; 3.525      ;
; -0.120 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.867      ; 3.525      ;
; -0.120 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.867      ; 3.525      ;
; -0.120 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.867      ; 3.525      ;
; -0.094 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.869      ; 3.501      ;
; -0.094 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.869      ; 3.501      ;
; -0.094 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.869      ; 3.501      ;
; -0.094 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.869      ; 3.501      ;
; -0.093 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.868      ; 3.499      ;
; -0.093 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.868      ; 3.499      ;
; -0.083 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.869      ; 3.490      ;
; -0.083 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.869      ; 3.490      ;
; -0.083 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.869      ; 3.490      ;
; -0.083 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.869      ; 3.490      ;
; -0.083 ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.869      ; 3.490      ;
; 0.291  ; SW[9]     ; vga_controller:vga|clk_25mhz                           ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.858      ; 3.105      ;
; 0.380  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.867      ; 3.525      ;
; 0.380  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.867      ; 3.525      ;
; 0.380  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.867      ; 3.525      ;
; 0.380  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.867      ; 3.525      ;
; 0.380  ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.867      ; 3.525      ;
; 0.406  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.869      ; 3.501      ;
; 0.406  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.869      ; 3.501      ;
; 0.406  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.869      ; 3.501      ;
; 0.406  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.869      ; 3.501      ;
; 0.407  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.868      ; 3.499      ;
; 0.407  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.868      ; 3.499      ;
; 0.417  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.869      ; 3.490      ;
; 0.417  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.869      ; 3.490      ;
; 0.417  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.869      ; 3.490      ;
; 0.417  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.869      ; 3.490      ;
; 0.417  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.869      ; 3.490      ;
; 0.791  ; SW[9]     ; vga_controller:vga|clk_25mhz                           ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.858      ; 3.105      ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                    ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.039 ; SW[9]     ; vga_controller:vga|clk_25mhz                           ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.858      ; 3.105      ;
; 0.335  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.869      ; 3.490      ;
; 0.335  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.869      ; 3.490      ;
; 0.335  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.869      ; 3.490      ;
; 0.335  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.869      ; 3.490      ;
; 0.335  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.869      ; 3.490      ;
; 0.345  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.868      ; 3.499      ;
; 0.345  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.868      ; 3.499      ;
; 0.346  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.869      ; 3.501      ;
; 0.346  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.869      ; 3.501      ;
; 0.346  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.869      ; 3.501      ;
; 0.346  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.869      ; 3.501      ;
; 0.372  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.867      ; 3.525      ;
; 0.372  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.867      ; 3.525      ;
; 0.372  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.867      ; 3.525      ;
; 0.372  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.867      ; 3.525      ;
; 0.372  ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.867      ; 3.525      ;
; 0.461  ; SW[9]     ; vga_controller:vga|clk_25mhz                           ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.858      ; 3.105      ;
; 0.835  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.869      ; 3.490      ;
; 0.835  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.869      ; 3.490      ;
; 0.835  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.869      ; 3.490      ;
; 0.835  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.869      ; 3.490      ;
; 0.835  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.869      ; 3.490      ;
; 0.845  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.868      ; 3.499      ;
; 0.845  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.868      ; 3.499      ;
; 0.846  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.869      ; 3.501      ;
; 0.846  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.869      ; 3.501      ;
; 0.846  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.869      ; 3.501      ;
; 0.846  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.869      ; 3.501      ;
; 0.872  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.867      ; 3.525      ;
; 0.872  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.867      ; 3.525      ;
; 0.872  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.867      ; 3.525      ;
; 0.872  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.867      ; 3.525      ;
; 0.872  ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.867      ; 3.525      ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'counter_div_clk[2]'                                                                                                           ;
+-------+-----------+---------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                           ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.425      ; 3.097      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.433      ; 3.105      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.405      ; 3.077      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.434      ; 3.106      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.429      ; 3.101      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.420      ; 3.092      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.426      ; 3.098      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.424      ; 3.096      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]            ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.424      ; 3.096      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]            ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.420      ; 3.092      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]            ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.425      ; 3.097      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]            ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.419      ; 3.091      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]            ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.419      ; 3.091      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]            ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.419      ; 3.091      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.420      ; 3.092      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.426      ; 3.098      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.429      ; 3.101      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.425      ; 3.097      ;
; 0.386 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.425      ; 3.097      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.425      ; 3.097      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.433      ; 3.105      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.405      ; 3.077      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.434      ; 3.106      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.429      ; 3.101      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.420      ; 3.092      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.426      ; 3.098      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.424      ; 3.096      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]            ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.424      ; 3.096      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]            ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.420      ; 3.092      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]            ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.425      ; 3.097      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]            ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.419      ; 3.091      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]            ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.419      ; 3.091      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]            ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.419      ; 3.091      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.420      ; 3.092      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.426      ; 3.098      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.429      ; 3.101      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.425      ; 3.097      ;
; 0.886 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.425      ; 3.097      ;
+-------+-----------+---------------------------------------------------+--------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'vga_controller:vga|clk_25mhz'                                                                                                               ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.391 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.110      ;
; 0.391 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.110      ;
; 0.391 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.110      ;
; 0.391 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.110      ;
; 0.391 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.110      ;
; 0.391 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.110      ;
; 0.391 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.110      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.111      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.111      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.111      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.111      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.111      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.111      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.111      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.111      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.417      ; 3.095      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.111      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.417      ; 3.095      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.111      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.433      ; 3.111      ;
; 0.891 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.110      ;
; 0.891 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.110      ;
; 0.891 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.110      ;
; 0.891 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.110      ;
; 0.891 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.110      ;
; 0.891 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.110      ;
; 0.891 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.110      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.111      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.111      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.111      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.111      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.111      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.111      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.111      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.111      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.417      ; 3.095      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.111      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.417      ; 3.095      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.111      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.433      ; 3.111      ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][0]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][0]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][1]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][1]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][2]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][2]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][3]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][3]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][4]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][4]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][5]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][5]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][6]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][6]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][7]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][7]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][0]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][0]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][1]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][1]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][2]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][2]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][3]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][3]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][4]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][4]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][5]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][5]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][6]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][6]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][7]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][7]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][0]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][0]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][1]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][1]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][2]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][2]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][3]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][3]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[0]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[0]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[1]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[1]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[2]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[2]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|current_interrupt  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|current_interrupt  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SW[9]'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; SW[9] ; Rise       ; SW[9]                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[0]~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[0]~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[1]~5  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[1]~5  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[2]~9  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[2]~9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[4]~17 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[4]~17 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[5]~21 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[5]~21 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[6]~25 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[6]~25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[7]~29 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[7]~29 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[8]~33 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[8]~33 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[0]~1    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[0]~1    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[1]~5    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[1]~5    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[2]~9    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[2]~9    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[3]~13   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[3]~13   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[0]~1|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[0]~1|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[1]~5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[1]~5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[2]~9|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[2]~9|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[3]~13|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[3]~13|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[0]~1|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[0]~1|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[1]~5|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[1]~5|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[2]~9|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[2]~9|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[3]~13|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[3]~13|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[4]~17|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[4]~17|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[5]~21|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[5]~21|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[6]~25|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[6]~25|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[7]~29|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[7]~29|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[8]~33|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[8]~33|datad                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter_div_clk[2]'                                                                                    ;
+--------+--------------+----------------+------------------+--------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+--------------------+------------+-------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~100 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~100 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~101 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~101 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~102 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~102 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~103 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~103 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~104 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~104 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~105 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~105 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~106 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~106 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~107 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~107 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~108 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~108 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~109 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~109 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~110 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~110 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~111 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~111 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~112 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~112 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~113 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~113 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~114 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~114 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~115 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~115 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~116 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~116 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~117 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~117 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~118 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~118 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~119 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~119 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~120 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~120 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~121 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~121 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~122 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~122 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~123 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~123 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~124 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~124 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~125 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~125 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~126 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~126 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~127 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~127 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~128 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~128 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~129 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~129 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~130 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~130 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~131 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~131 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~132 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~132 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~133 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~133 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~134 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~134 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~135 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~135 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~136 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~136 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~137 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~137 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~138 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~138 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~139 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~139 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~140 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~140 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~141 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~141 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~142 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~142 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~143 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~143 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~144 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~144 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~145 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~145 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~146 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~146 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~147 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~147 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~20  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~20  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~21  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~21  ;
+--------+--------------+----------------+------------------+--------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key'                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|current_interrupt|datab                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|current_interrupt|datab                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|current_interrupt~0|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|current_interrupt~0|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|current_interrupt~0|dataa                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|current_interrupt~0|dataa                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Rise       ; io|keyboard|k0|left_shift_key|regout                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Rise       ; io|keyboard|k0|left_shift_key|regout                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|process_1~1|combout                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|process_1~1|combout                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Rise       ; io|keyboard|process_1~1|dataa                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Rise       ; io|keyboard|process_1~1|dataa                                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|process_1~3|combout                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|process_1~3|combout                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|process_1~3|datab                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|process_1~3|datab                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; 6.795  ; 6.795  ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; 6.592  ; 6.592  ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; 6.205  ; 6.205  ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; 6.717  ; 6.717  ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; 6.795  ; 6.795  ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; 4.545  ; 4.545  ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; 4.995  ; 4.995  ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 3.102  ; 3.102  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 2.278  ; 2.278  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 2.366  ; 2.366  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 2.832  ; 2.832  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 2.710  ; 2.710  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 2.942  ; 2.942  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 3.102  ; 3.102  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 2.881  ; 2.881  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 1.609  ; 1.609  ; Rise       ; CLOCK_50           ;
;  SW[8]       ; CLOCK_50           ; 1.347  ; 1.347  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 1.821  ; 1.821  ; Rise       ; CLOCK_50           ;
; KEY[*]       ; SW[9]              ; 6.124  ; 6.124  ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; 5.832  ; 5.832  ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; 5.860  ; 5.860  ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; 6.124  ; 6.124  ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; 5.731  ; 5.731  ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 1.943  ; 1.943  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; 1.235  ; 1.235  ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 1.557  ; 1.557  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 1.384  ; 1.384  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; 1.152  ; 1.152  ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; 1.943  ; 1.943  ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 1.554  ; 1.554  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 1.552  ; 1.552  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 0.538  ; 0.538  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.687  ; 0.687  ; Fall       ; SW[9]              ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 11.442 ; 11.442 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 10.292 ; 10.292 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 8.913  ; 8.913  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 7.902  ; 7.902  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 7.691  ; 7.691  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 7.717  ; 7.717  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 8.472  ; 8.472  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 7.495  ; 7.495  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 9.083  ; 9.083  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 9.631  ; 9.631  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 9.721  ; 9.721  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 8.790  ; 8.790  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 8.144  ; 8.144  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 10.074 ; 10.074 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 11.442 ; 11.442 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 10.064 ; 10.064 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 9.561  ; 9.561  ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 1.701  ; 1.701  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 1.701  ; 1.701  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; -4.284 ; -4.284 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; -4.526 ; -4.526 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; -4.284 ; -4.284 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; -4.690 ; -4.690 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; -4.564 ; -4.564 ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; -4.297 ; -4.297 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; -4.747 ; -4.747 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.861  ; 0.861  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 0.010  ; 0.010  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 0.031  ; 0.031  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; -0.157 ; -0.157 ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; -0.095 ; -0.095 ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; -0.347 ; -0.347 ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; -0.507 ; -0.507 ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; -0.347 ; -0.347 ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 0.861  ; 0.861  ; Rise       ; CLOCK_50           ;
;  SW[8]       ; CLOCK_50           ; 0.566  ; 0.566  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; -0.145 ; -0.145 ; Rise       ; CLOCK_50           ;
; KEY[*]       ; SW[9]              ; -4.818 ; -4.818 ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; -4.824 ; -4.824 ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; -4.818 ; -4.818 ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; -5.112 ; -5.112 ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; -4.932 ; -4.932 ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 0.451  ; 0.451  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; -0.435 ; -0.435 ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; -0.520 ; -0.520 ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; -0.569 ; -0.569 ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; -0.344 ; -0.344 ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; -0.894 ; -0.894 ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; -0.754 ; -0.754 ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; -0.744 ; -0.744 ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 0.451  ; 0.451  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.125  ; 0.125  ; Fall       ; SW[9]              ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -5.508 ; -5.508 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -7.829 ; -7.829 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -6.983 ; -6.983 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -6.144 ; -6.144 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -6.318 ; -6.318 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -5.906 ; -5.906 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -6.705 ; -6.705 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -5.682 ; -5.682 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -6.006 ; -6.006 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -6.137 ; -6.137 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -6.792 ; -6.792 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -6.782 ; -6.782 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -6.100 ; -6.100 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -5.508 ; -5.508 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -6.686 ; -6.686 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -6.059 ; -6.059 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -6.484 ; -6.484 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; -1.299 ; -1.299 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -1.299 ; -1.299 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 12.189 ; 12.189 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 10.468 ; 10.468 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 10.703 ; 10.703 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 11.803 ; 11.803 ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 12.189 ; 12.189 ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 12.091 ; 12.091 ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 12.129 ; 12.129 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 11.419 ; 11.419 ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 12.300 ; 12.300 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 11.185 ; 11.185 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 11.664 ; 11.664 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 11.955 ; 11.955 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 10.846 ; 10.846 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 10.578 ; 10.578 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 12.124 ; 12.124 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 12.300 ; 12.300 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 11.779 ; 11.779 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 11.071 ; 11.071 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 11.113 ; 11.113 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 11.779 ; 11.779 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 11.430 ; 11.430 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 11.721 ; 11.721 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 11.651 ; 11.651 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 11.759 ; 11.759 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 11.687 ; 11.687 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 11.005 ; 11.005 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 11.219 ; 11.219 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 11.208 ; 11.208 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 11.388 ; 11.388 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 11.375 ; 11.375 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 11.337 ; 11.337 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 11.687 ; 11.687 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 9.780  ; 9.780  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 9.731  ; 9.731  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 8.616  ; 8.616  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 9.216  ; 9.216  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 8.407  ; 8.407  ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 9.780  ; 9.780  ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 9.025  ; 9.025  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 9.570  ; 9.570  ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 9.111  ; 9.111  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 9.714  ; 9.714  ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 8.353  ; 8.353  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 8.000  ; 8.000  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 9.117  ; 9.117  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 9.565  ; 9.565  ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 9.714  ; 9.714  ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 9.181  ; 9.181  ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 9.242  ; 9.242  ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 8.520  ; 8.520  ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; CLOCK_50                     ; 10.690 ; 10.690 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 10.198 ; 10.198 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 10.187 ; 10.187 ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 8.783  ; 8.783  ; Rise       ; CLOCK_50                     ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 75.310 ; 75.310 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 73.963 ; 73.963 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 74.387 ; 74.387 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 75.050 ; 75.050 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 75.310 ; 75.310 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 74.574 ; 74.574 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 73.494 ; 73.494 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 73.592 ; 73.592 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 74.070 ; 74.070 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 74.688 ; 74.688 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 74.348 ; 74.348 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 74.276 ; 74.276 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 73.762 ; 73.762 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 73.859 ; 73.859 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 74.128 ; 74.128 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 74.023 ; 74.023 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 17.173 ; 17.173 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 13.767 ; 13.767 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 13.362 ; 13.362 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 13.132 ; 13.132 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 14.316 ; 14.316 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 14.204 ; 14.204 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 14.212 ; 14.212 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 12.607 ; 12.607 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 13.264 ; 13.264 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 17.119 ; 17.119 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 14.663 ; 14.663 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 15.245 ; 15.245 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 15.572 ; 15.572 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 16.254 ; 16.254 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 15.142 ; 15.142 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 17.173 ; 17.173 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 16.506 ; 16.506 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 76.069 ; 76.069 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 76.059 ; 76.059 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 74.403 ; 74.403 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 32.933 ; 32.933 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 32.933 ; 32.933 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 32.510 ; 32.510 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 32.564 ; 32.564 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 32.757 ; 32.757 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 32.280 ; 32.280 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 32.152 ; 32.152 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 31.954 ; 31.954 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 31.870 ; 31.870 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 32.280 ; 32.280 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 12.515 ; 12.515 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 32.709 ; 32.709 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 32.709 ; 32.709 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 32.128 ; 32.128 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 32.176 ; 32.176 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 32.395 ; 32.395 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 10.536 ; 10.536 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 8.881  ; 8.881  ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 10.067 ; 10.067 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 10.212 ; 10.212 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 9.319  ; 9.319  ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 9.440  ; 9.440  ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 9.574  ; 9.574  ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 9.631  ; 9.631  ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 8.881  ; 8.881  ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 9.265  ; 9.265  ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 9.862  ; 9.862  ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 9.872  ; 9.872  ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 10.227 ; 10.227 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 9.527  ; 9.527  ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 9.265  ; 9.265  ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 10.089 ; 10.089 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 10.320 ; 10.320 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 10.034 ; 10.034 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 10.034 ; 10.034 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 10.069 ; 10.069 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 10.723 ; 10.723 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 10.400 ; 10.400 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 10.670 ; 10.670 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 10.608 ; 10.608 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 10.737 ; 10.737 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 9.148  ; 9.148  ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 9.532  ; 9.532  ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 9.752  ; 9.752  ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 9.722  ; 9.722  ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 9.165  ; 9.165  ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 9.148  ; 9.148  ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 9.191  ; 9.191  ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 9.511  ; 9.511  ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 8.407  ; 8.407  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 9.731  ; 9.731  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 8.616  ; 8.616  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 9.216  ; 9.216  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 8.407  ; 8.407  ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 9.780  ; 9.780  ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 9.025  ; 9.025  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 9.570  ; 9.570  ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 9.111  ; 9.111  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 8.000  ; 8.000  ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 8.353  ; 8.353  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 8.000  ; 8.000  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 9.117  ; 9.117  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 9.565  ; 9.565  ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 9.714  ; 9.714  ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 9.181  ; 9.181  ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 9.242  ; 9.242  ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 8.520  ; 8.520  ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; CLOCK_50                     ; 10.283 ; 10.283 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 10.198 ; 10.198 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 10.187 ; 10.187 ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 8.783  ; 8.783  ; Rise       ; CLOCK_50                     ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 8.227  ; 8.227  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 9.840  ; 9.840  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 9.723  ; 9.723  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 10.886 ; 10.886 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 9.302  ; 9.302  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 8.775  ; 8.775  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 8.818  ; 8.818  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 8.899  ; 8.899  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 10.132 ; 10.132 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 9.062  ; 9.062  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 8.315  ; 8.315  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 8.318  ; 8.318  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 8.227  ; 8.227  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 9.617  ; 9.617  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 10.386 ; 10.386 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 10.129 ; 10.129 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 8.753  ; 8.753  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 9.515  ; 9.515  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 9.491  ; 9.491  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 9.464  ; 9.464  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 10.377 ; 10.377 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 9.992  ; 9.992  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 9.404  ; 9.404  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 8.753  ; 8.753  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 9.522  ; 9.522  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 9.436  ; 9.436  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 9.641  ; 9.641  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 9.976  ; 9.976  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 9.167  ; 9.167  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 9.813  ; 9.813  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 9.978  ; 9.978  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 10.074 ; 10.074 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 10.291 ; 10.291 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 12.652 ; 12.652 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 12.642 ; 12.642 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 9.785  ; 9.785  ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 10.427 ; 10.427 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 10.851 ; 10.851 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 10.427 ; 10.427 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 10.482 ; 10.482 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 10.674 ; 10.674 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 9.849  ; 9.849  ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 10.131 ; 10.131 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 10.156 ; 10.156 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 9.849  ; 9.849  ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 10.482 ; 10.482 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 9.429  ; 9.429  ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 10.108 ; 10.108 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 10.690 ; 10.690 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 10.108 ; 10.108 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 10.157 ; 10.157 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 10.375 ; 10.375 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 9.067  ; 9.067  ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.290  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 10.245 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 10.255 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 9.974  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 9.984  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 9.688  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 9.688  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 9.290  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 9.645  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 9.927  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 9.927  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 9.913  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 9.917  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 9.922  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 9.923  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 10.276 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 10.273 ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 75.126 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 76.081 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 76.091 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 75.810 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 75.820 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 75.524 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 75.524 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 75.126 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 75.481 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 75.762 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 75.762 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 75.748 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 75.752 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 75.757 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 75.758 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 76.111 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 76.108 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                         ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.290  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 10.245 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 10.255 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 9.974  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 9.984  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 9.688  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 9.688  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 9.290  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 9.645  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 9.927  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 9.927  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 9.913  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 9.917  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 9.922  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 9.923  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 10.276 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 10.273 ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 11.709 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 12.664 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 12.674 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 12.393 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 12.403 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 12.107 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 12.107 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 11.709 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 12.064 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 12.345 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 12.345 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 12.331 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 12.335 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 12.340 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 12.341 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 12.694 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 12.691 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.290     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 10.245    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 10.255    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 9.974     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 9.984     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 9.688     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 9.688     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 9.290     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 9.645     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 9.927     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 9.927     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 9.913     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 9.917     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 9.922     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 9.923     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 10.276    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 10.273    ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 75.126    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 76.081    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 76.091    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 75.810    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 75.820    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 75.524    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 75.524    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 75.126    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 75.481    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 75.762    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 75.762    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 75.748    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 75.752    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 75.757    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 75.758    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 76.111    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 76.108    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.290     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 10.245    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 10.255    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 9.974     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 9.984     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 9.688     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 9.688     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 9.290     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 9.645     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 9.927     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 9.927     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 9.913     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 9.917     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 9.922     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 9.923     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 10.276    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 10.273    ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 11.709    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 12.664    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 12.674    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 12.393    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 12.403    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 12.107    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 12.107    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 11.709    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 12.064    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 12.345    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 12.345    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 12.331    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 12.335    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 12.340    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 12.341    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 12.694    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 12.691    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                          ;
+-----------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                   ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------+---------+---------------+
; counter_div_clk[2]                                                                      ; -25.893 ; -4395.650     ;
; vga_controller:vga|clk_25mhz                                                            ; -25.522 ; -5342.495     ;
; CLOCK_50                                                                                ; -23.834 ; -139.454      ;
; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 0.085   ; 0.000         ;
+-----------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                          ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                ; -1.725 ; -14.667       ;
; counter_div_clk[2]                                                                      ; 0.151  ; 0.000         ;
; vga_controller:vga|clk_25mhz                                                            ; 0.215  ; 0.000         ;
; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 0.385  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; vga_controller:vga|clk_25mhz ; 0.112 ; 0.000         ;
; counter_div_clk[2]           ; 0.118 ; 0.000         ;
; CLOCK_50                     ; 0.215 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Fast Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -0.028 ; -0.028        ;
; counter_div_clk[2]           ; 0.262  ; 0.000         ;
; vga_controller:vga|clk_25mhz ; 0.267  ; 0.000         ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                           ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; vga_controller:vga|clk_25mhz                                                            ; -1.627 ; -1425.728     ;
; CLOCK_50                                                                                ; -1.380 ; -152.380      ;
; SW[9]                                                                                   ; -1.380 ; -1.380        ;
; counter_div_clk[2]                                                                      ; -0.500 ; -291.000      ;
; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 0.500  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter_div_clk[2]'                                                                                                                                      ;
+---------+------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                   ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -25.893 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~52  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.911     ;
; -25.888 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~68  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.906     ;
; -25.886 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~52  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.904     ;
; -25.881 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~68  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.899     ;
; -25.853 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~84  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.882     ;
; -25.851 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.880     ;
; -25.846 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~84  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.875     ;
; -25.844 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.873     ;
; -25.842 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.871     ;
; -25.835 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.864     ;
; -25.817 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~52  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.835     ;
; -25.812 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~68  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.830     ;
; -25.777 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~84  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.806     ;
; -25.775 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.804     ;
; -25.769 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~52  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.787     ;
; -25.766 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.795     ;
; -25.764 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~68  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.782     ;
; -25.761 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~116 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.790     ;
; -25.754 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~116 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.783     ;
; -25.744 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~52  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.762     ;
; -25.739 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~68  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.757     ;
; -25.729 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~84  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.758     ;
; -25.727 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.756     ;
; -25.720 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~36  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.753     ;
; -25.718 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.747     ;
; -25.713 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~36  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.746     ;
; -25.704 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~84  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.733     ;
; -25.702 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.731     ;
; -25.693 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.722     ;
; -25.685 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~116 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.714     ;
; -25.661 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~74  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.004      ; 26.697     ;
; -25.654 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~74  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.004      ; 26.690     ;
; -25.644 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~36  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.677     ;
; -25.637 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~116 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.666     ;
; -25.623 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~122 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.647     ;
; -25.622 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~138 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.646     ;
; -25.617 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~106 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.641     ;
; -25.617 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~90  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.641     ;
; -25.616 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~122 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.640     ;
; -25.615 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~138 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.639     ;
; -25.612 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~26  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.630     ;
; -25.612 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~116 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.641     ;
; -25.610 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.628     ;
; -25.610 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~106 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.634     ;
; -25.610 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~90  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.634     ;
; -25.605 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~75  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.623     ;
; -25.605 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~26  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.623     ;
; -25.603 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~59  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.621     ;
; -25.603 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.621     ;
; -25.599 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~43  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.617     ;
; -25.599 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~27  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.617     ;
; -25.598 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~75  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.616     ;
; -25.597 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~126 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.621     ;
; -25.596 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~36  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.629     ;
; -25.596 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~59  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.614     ;
; -25.595 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~21  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.613     ;
; -25.593 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~142 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.617     ;
; -25.593 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~37  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.611     ;
; -25.592 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~43  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.610     ;
; -25.592 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~27  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.610     ;
; -25.590 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~126 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.614     ;
; -25.588 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~21  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.606     ;
; -25.586 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~142 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.610     ;
; -25.586 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~37  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.604     ;
; -25.585 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~74  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.004      ; 26.621     ;
; -25.576 ; proc:pro0|unidad_control:c0|ir[10] ; proc:pro0|datapath:e0|regfile:reg0|br~52  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.594     ;
; -25.572 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~29  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.605     ;
; -25.571 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~45  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.604     ;
; -25.571 ; proc:pro0|unidad_control:c0|ir[10] ; proc:pro0|datapath:e0|regfile:reg0|br~68  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.589     ;
; -25.571 ; proc:pro0|unidad_control:c0|ir[9]  ; proc:pro0|datapath:e0|regfile:reg0|br~36  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.604     ;
; -25.569 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~86  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.598     ;
; -25.567 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.596     ;
; -25.565 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~29  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.598     ;
; -25.564 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~134 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.593     ;
; -25.564 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~45  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.597     ;
; -25.562 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~60  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.580     ;
; -25.562 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~76  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.580     ;
; -25.562 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~86  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.591     ;
; -25.560 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.589     ;
; -25.557 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~134 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.586     ;
; -25.555 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~60  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.573     ;
; -25.555 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~76  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.573     ;
; -25.552 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~31  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.585     ;
; -25.552 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~47  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.585     ;
; -25.552 ; proc:pro0|unidad_control:c0|ir[6]  ; proc:pro0|datapath:e0|regfile:reg0|br~52  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 26.579     ;
; -25.550 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.579     ;
; -25.550 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~135 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.579     ;
; -25.547 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~144 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.571     ;
; -25.547 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.571     ;
; -25.547 ; proc:pro0|unidad_control:c0|ir[6]  ; proc:pro0|datapath:e0|regfile:reg0|br~68  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 26.574     ;
; -25.547 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~122 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.571     ;
; -25.546 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~138 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.570     ;
; -25.545 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~31  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.578     ;
; -25.545 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~47  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.578     ;
; -25.543 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.572     ;
; -25.543 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~135 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 26.572     ;
; -25.542 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~124 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.566     ;
; -25.541 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~92  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.565     ;
; -25.541 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~106 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.565     ;
; -25.541 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~90  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.565     ;
+---------+------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                               ;
+---------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                                                                                                            ; Launch Clock       ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; -25.522 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.082      ; 26.603     ;
; -25.515 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.082      ; 26.596     ;
; -25.446 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.082      ; 26.527     ;
; -25.433 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 26.512     ;
; -25.430 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 26.507     ;
; -25.426 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 26.505     ;
; -25.423 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 26.500     ;
; -25.413 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.483     ;
; -25.410 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 26.483     ;
; -25.410 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 26.472     ;
; -25.410 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.474     ;
; -25.406 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.476     ;
; -25.403 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 26.476     ;
; -25.403 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 26.465     ;
; -25.403 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.467     ;
; -25.398 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.082      ; 26.479     ;
; -25.373 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.082      ; 26.454     ;
; -25.357 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 26.436     ;
; -25.354 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 26.431     ;
; -25.337 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.407     ;
; -25.334 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 26.407     ;
; -25.334 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 26.396     ;
; -25.334 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.398     ;
; -25.309 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 26.388     ;
; -25.306 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 26.383     ;
; -25.296 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 26.354     ;
; -25.295 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.360     ;
; -25.289 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.359     ;
; -25.289 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 26.347     ;
; -25.288 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.353     ;
; -25.288 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.353     ;
; -25.286 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 26.359     ;
; -25.286 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 26.348     ;
; -25.286 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.350     ;
; -25.284 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 26.363     ;
; -25.281 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 26.358     ;
; -25.281 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.346     ;
; -25.276 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.052      ; 26.327     ;
; -25.274 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 26.340     ;
; -25.269 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.052      ; 26.320     ;
; -25.267 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 26.333     ;
; -25.264 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.334     ;
; -25.262 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.327     ;
; -25.261 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.057      ; 26.317     ;
; -25.261 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 26.334     ;
; -25.261 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 26.323     ;
; -25.261 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.325     ;
; -25.255 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.320     ;
; -25.254 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.057      ; 26.310     ;
; -25.220 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 26.278     ;
; -25.219 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.284     ;
; -25.212 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.277     ;
; -25.205 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.082      ; 26.286     ;
; -25.200 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.052      ; 26.251     ;
; -25.198 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 26.264     ;
; -25.186 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.251     ;
; -25.185 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.057      ; 26.241     ;
; -25.181 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.091      ; 26.271     ;
; -25.172 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 26.230     ;
; -25.171 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.236     ;
; -25.164 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.229     ;
; -25.161 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.081      ; 26.241     ;
; -25.152 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.052      ; 26.203     ;
; -25.150 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 26.216     ;
; -25.147 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 26.205     ;
; -25.146 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.211     ;
; -25.141 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 26.201     ;
; -25.139 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.204     ;
; -25.138 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.203     ;
; -25.137 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.057      ; 26.193     ;
; -25.134 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 26.194     ;
; -25.133 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 26.196     ;
; -25.127 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.052      ; 26.178     ;
; -25.126 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 26.189     ;
; -25.125 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 26.191     ;
; -25.117 ; proc:pro0|unidad_control:c0|ir[8]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 26.199     ;
; -25.116 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 26.195     ;
; -25.113 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 26.190     ;
; -25.113 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.178     ;
; -25.112 ; proc:pro0|unidad_control:c0|ir[9]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.057      ; 26.168     ;
; -25.096 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.166     ;
; -25.093 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 26.166     ;
; -25.093 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 26.155     ;
; -25.093 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.157     ;
; -25.092 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.089      ; 26.180     ;
; -25.089 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.087      ; 26.175     ;
; -25.072 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 26.150     ;
; -25.072 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 26.151     ;
; -25.069 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 26.145     ;
; -25.069 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 26.151     ;
; -25.069 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.072      ; 26.140     ;
; -25.069 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 26.142     ;
; -25.065 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 26.125     ;
; -25.057 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 26.120     ;
; -25.052 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 26.121     ;
; -25.049 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 26.121     ;
; -25.049 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.062      ; 26.110     ;
; -25.049 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 26.112     ;
; -25.043 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg11 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.107     ;
; -25.039 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.081      ; 26.119     ;
+---------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                 ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                           ; To Node                                          ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -23.834 ; proc:pro0|unidad_control:c0|ir[14]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 25.160     ;
; -23.827 ; proc:pro0|unidad_control:c0|ir[15]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 25.153     ;
; -23.758 ; proc:pro0|unidad_control:c0|ir[12]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 25.084     ;
; -23.710 ; proc:pro0|unidad_control:c0|ir[13]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 25.036     ;
; -23.685 ; proc:pro0|unidad_control:c0|ir[9]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 25.011     ;
; -23.517 ; proc:pro0|unidad_control:c0|ir[10]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 24.843     ;
; -23.493 ; proc:pro0|unidad_control:c0|ir[6]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.303      ; 24.828     ;
; -23.473 ; proc:pro0|unidad_control:c0|ir[1]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 24.798     ;
; -23.429 ; proc:pro0|unidad_control:c0|ir[8]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 24.756     ;
; -23.351 ; proc:pro0|unidad_control:c0|ir[0]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 24.676     ;
; -23.331 ; proc:pro0|unidad_control:c0|ir[7]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 24.657     ;
; -23.299 ; proc:pro0|unidad_control:c0|ir[11]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.304      ; 24.635     ;
; -23.219 ; proc:pro0|datapath:e0|regfile:reg0|br~131           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 24.549     ;
; -23.202 ; proc:pro0|unidad_control:c0|ir[2]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.310      ; 24.544     ;
; -23.059 ; proc:pro0|datapath:e0|regfile:reg0|br~116           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 24.388     ;
; -23.038 ; proc:pro0|datapath:e0|regfile:reg0|br~99            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 24.367     ;
; -23.006 ; proc:pro0|datapath:e0|regfile:reg0|br~67            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 24.332     ;
; -22.972 ; proc:pro0|datapath:e0|regfile:reg0|br~118           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 24.301     ;
; -22.947 ; proc:pro0|datapath:e0|regfile:reg0|br~51            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 24.272     ;
; -22.938 ; proc:pro0|datapath:e0|regfile:reg0|br~117           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 24.267     ;
; -22.921 ; proc:pro0|datapath:e0|regfile:reg0|br~37            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 24.261     ;
; -22.863 ; proc:pro0|datapath:e0|regfile:reg0|br~115           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 24.192     ;
; -22.855 ; proc:pro0|datapath:e0|regfile:reg0|br~102           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.310      ; 24.197     ;
; -22.846 ; proc:pro0|datapath:e0|regfile:reg0|br~20            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 24.171     ;
; -22.845 ; proc:pro0|unidad_control:c0|ir[4]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 24.167     ;
; -22.817 ; proc:pro0|datapath:e0|regfile:reg0|br~36            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 24.142     ;
; -22.798 ; proc:pro0|datapath:e0|regfile:reg0|br~35            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.288      ; 24.118     ;
; -22.793 ; proc:pro0|datapath:e0|regfile:reg0|br~38            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 24.133     ;
; -22.780 ; proc:pro0|datapath:e0|regfile:reg0|br~147           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 24.109     ;
; -22.768 ; proc:pro0|datapath:e0|regfile:reg0|br~83            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.288      ; 24.088     ;
; -22.689 ; proc:pro0|datapath:e0|regfile:reg0|br~21            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 24.029     ;
; -22.670 ; proc:pro0|datapath:e0|regfile:reg0|br~84            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.999     ;
; -22.662 ; proc:pro0|datapath:e0|regfile:reg0|br~40            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 24.002     ;
; -22.646 ; proc:pro0|datapath:e0|regfile:reg0|br~41            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 23.971     ;
; -22.639 ; proc:pro0|datapath:e0|regfile:reg0|br~100           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.968     ;
; -22.623 ; proc:pro0|datapath:e0|regfile:reg0|br~119           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.952     ;
; -22.616 ; proc:pro0|datapath:e0|regfile:reg0|br~86            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.945     ;
; -22.600 ; proc:pro0|datapath:e0|regfile:reg0|br~89            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.929     ;
; -22.588 ; proc:pro0|datapath:e0|regfile:reg0|br~120           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.917     ;
; -22.587 ; proc:pro0|datapath:e0|regfile:reg0|br~85            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.916     ;
; -22.584 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 23.908     ;
; -22.581 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][5]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.314      ; 23.927     ;
; -22.578 ; proc:pro0|datapath:e0|regfile:reg0|br~101           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.907     ;
; -22.563 ; proc:pro0|unidad_control:c0|ir[3]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.309      ; 23.904     ;
; -22.562 ; proc:pro0|datapath:e0|regfile:reg0|br~39            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.902     ;
; -22.552 ; proc:pro0|datapath:e0|regfile:reg0|br~22            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.892     ;
; -22.543 ; proc:pro0|datapath:e0|regfile:reg0|br~53            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 23.873     ;
; -22.542 ; proc:pro0|unidad_control:c0|ir[5]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 23.867     ;
; -22.539 ; proc:pro0|datapath:e0|regfile:reg0|br~68            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.879     ;
; -22.537 ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 23.864     ;
; -22.509 ; proc:pro0|datapath:e0|regfile:reg0|br~87            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.838     ;
; -22.501 ; proc:pro0|datapath:e0|regfile:reg0|br~132           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.830     ;
; -22.500 ; proc:pro0|datapath:e0|regfile:reg0|br~25            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 23.825     ;
; -22.496 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 23.826     ;
; -22.469 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][3]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.792     ;
; -22.465 ; proc:pro0|datapath:e0|regfile:reg0|br~103           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.309      ; 23.806     ;
; -22.454 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][7]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.777     ;
; -22.441 ; proc:pro0|datapath:e0|regfile:reg0|br~70            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.781     ;
; -22.437 ; proc:pro0|datapath:e0|regfile:reg0|br~42            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.777     ;
; -22.436 ; proc:pro0|datapath:e0|regfile:reg0|br~23            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.776     ;
; -22.425 ; proc:pro0|datapath:e0|regfile:reg0|br~121           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.302      ; 23.759     ;
; -22.423 ; proc:pro0|datapath:e0|regfile:reg0|br~24            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.763     ;
; -22.404 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][4]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 23.728     ;
; -22.400 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.723     ;
; -22.395 ; proc:pro0|datapath:e0|regfile:reg0|br~52            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.735     ;
; -22.392 ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.714     ;
; -22.368 ; proc:pro0|datapath:e0|regfile:reg0|br~134           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.697     ;
; -22.365 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.688     ;
; -22.365 ; proc:pro0|datapath:e0|regfile:reg0|br~137           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 23.690     ;
; -22.344 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][5]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 23.672     ;
; -22.339 ; proc:pro0|datapath:e0|regfile:reg0|br~133           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.668     ;
; -22.339 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.303      ; 23.674     ;
; -22.334 ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.302      ; 23.668     ;
; -22.331 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.654     ;
; -22.325 ; proc:pro0|datapath:e0|regfile:reg0|br~56            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.665     ;
; -22.324 ; proc:pro0|datapath:e0|regfile:reg0|br~69            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.287      ; 23.643     ;
; -22.323 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][0]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 23.647     ;
; -22.302 ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.302      ; 23.636     ;
; -22.297 ; proc:pro0|datapath:e0|regfile:reg0|br~88            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.626     ;
; -22.296 ; proc:pro0|datapath:e0|regfile:reg0|br~54            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.636     ;
; -22.294 ; proc:pro0|datapath:e0|regfile:reg0|br~122           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.302      ; 23.628     ;
; -22.292 ; proc:pro0|datapath:e0|regfile:reg0|br~123           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.302      ; 23.626     ;
; -22.287 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.303      ; 23.622     ;
; -22.269 ; proc:pro0|datapath:e0|regfile:reg0|br~50            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.592     ;
; -22.252 ; proc:pro0|datapath:e0|regfile:reg0|br~43            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.592     ;
; -22.250 ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.302      ; 23.584     ;
; -22.231 ; proc:pro0|datapath:e0|regfile:reg0|br~55            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.571     ;
; -22.217 ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW    ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 23.547     ;
; -22.205 ; proc:pro0|datapath:e0|regfile:reg0|br~91            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.302      ; 23.539     ;
; -22.203 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][0]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 23.531     ;
; -22.203 ; proc:pro0|datapath:e0|regfile:reg0|br~138           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.302      ; 23.537     ;
; -22.186 ; proc:pro0|datapath:e0|regfile:reg0|br~90            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.302      ; 23.520     ;
; -22.184 ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 23.509     ;
; -22.174 ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.514     ;
; -22.163 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.492     ;
; -22.154 ; proc:pro0|datapath:e0|regfile:reg0|br~48            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 23.494     ;
; -22.143 ; proc:pro0|datapath:e0|regfile:reg0|br~45            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 23.468     ;
; -22.137 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 23.465     ;
; -22.134 ; proc:pro0|datapath:e0|regfile:reg0|br~61            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 23.460     ;
; -22.123 ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][5]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.309      ; 23.464     ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key'                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                          ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.085 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; CLOCK_50     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 1.000        ; 0.136      ; 0.573      ;
; 0.137 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state    ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; CLOCK_50     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 1.000        ; 0.136      ; 0.521      ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.725 ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]                                                                      ; CLOCK_50    ; 0.000        ; 1.799      ; 0.367      ;
; -1.723 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 1.797      ; 0.367      ;
; -1.720 ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz                                                            ; CLOCK_50    ; 0.000        ; 1.794      ; 0.367      ;
; -1.225 ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]                                                                      ; CLOCK_50    ; -0.500       ; 1.799      ; 0.367      ;
; -1.223 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 1.797      ; 0.367      ;
; -1.220 ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz                                                            ; CLOCK_50    ; -0.500       ; 1.794      ; 0.367      ;
; -0.774 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[7]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 1.585      ; 1.104      ;
; -0.567 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 1.632      ; 1.358      ;
; -0.543 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 1.606      ; 1.356      ;
; -0.395 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[6]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 1.585      ; 1.483      ;
; -0.394 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[5]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 1.585      ; 1.484      ;
; -0.391 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 1.585      ; 1.487      ;
; -0.318 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 1.585      ; 1.560      ;
; -0.304 ; SW[9]                                                                                                         ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.800      ; 1.648      ;
; -0.301 ; SW[9]                                                                                                         ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.801      ; 1.652      ;
; -0.274 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[7]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 1.585      ; 1.104      ;
; -0.263 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.799      ; 1.688      ;
; -0.263 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[0]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.799      ; 1.688      ;
; -0.260 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.799      ; 1.691      ;
; -0.258 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.799      ; 1.693      ;
; -0.257 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.799      ; 1.694      ;
; -0.255 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.799      ; 1.696      ;
; -0.254 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.800      ; 1.698      ;
; -0.252 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.796      ; 1.696      ;
; -0.252 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.796      ; 1.696      ;
; -0.252 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.796      ; 1.696      ;
; -0.237 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[4]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 1.585      ; 1.641      ;
; -0.229 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.793      ; 1.716      ;
; -0.213 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.800      ; 1.739      ;
; -0.213 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.796      ; 1.735      ;
; -0.212 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.797      ; 1.737      ;
; -0.200 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.799      ; 1.751      ;
; -0.189 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.796      ; 1.759      ;
; -0.189 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.796      ; 1.759      ;
; -0.189 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.796      ; 1.759      ;
; -0.189 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.796      ; 1.759      ;
; -0.189 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.796      ; 1.759      ;
; -0.189 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.796      ; 1.759      ;
; -0.189 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.796      ; 1.759      ;
; -0.103 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[1]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.800      ; 1.849      ;
; -0.101 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.800      ; 1.851      ;
; -0.067 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.797      ; 1.882      ;
; -0.067 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.797      ; 1.882      ;
; -0.067 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 1.632      ; 1.358      ;
; -0.063 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.797      ; 1.886      ;
; -0.062 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.797      ; 1.887      ;
; -0.043 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 1.606      ; 1.356      ;
; -0.033 ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt                                              ; controlador_IO:io|interrupt_controller:int0|iid[2]                                                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; 0.000        ; 0.090      ; 0.209      ;
; -0.032 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.617      ; 1.737      ;
; -0.003 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.567      ; 1.716      ;
; 0.029  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.578      ; 1.759      ;
; 0.069  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.632      ; 1.853      ;
; 0.104  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.606      ; 1.862      ;
; 0.105  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[6]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 1.585      ; 1.483      ;
; 0.106  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[5]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 1.585      ; 1.484      ;
; 0.109  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 1.585      ; 1.487      ;
; 0.112  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.567      ; 1.831      ;
; 0.124  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[5]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.585      ; 1.861      ;
; 0.124  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[4]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.585      ; 1.861      ;
; 0.124  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.585      ; 1.861      ;
; 0.124  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[7]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.585      ; 1.861      ;
; 0.124  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[6]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.585      ; 1.861      ;
; 0.124  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ; SW[9]                                                                                   ; CLOCK_50    ; 0.000        ; 1.585      ; 1.861      ;
; 0.182  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50    ; -0.500       ; 1.585      ; 1.560      ;
; 0.196  ; SW[9]                                                                                                         ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 1.800      ; 1.648      ;
; 0.199  ; SW[9]                                                                                                         ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 1.801      ; 1.652      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_div_clk[0]                                                                                            ; counter_div_clk[0]                                                                                            ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_div_clk[1]                                                                                            ; counter_div_clk[1]                                                                                            ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|timer:tmr0|current_interrupt                                                                ; controlador_IO:io|timer:tmr0|current_interrupt                                                                ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|bit_clear_char                                                                              ; controlador_IO:io|bit_clear_char                                                                              ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.226  ; proc:pro0|datapath:e0|regfile:reg0|br~65                                                                      ; controlador_IO:io|br_io[10][13]                                                                               ; counter_div_clk[2]                                                                      ; CLOCK_50    ; 0.000        ; 0.290      ; 0.668      ;
; 0.236  ; counter_div_clk[1]                                                                                            ; counter_div_clk[2]                                                                                            ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 1.799      ; 1.688      ;
; 0.237  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[0]                                 ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 1.799      ; 1.688      ;
; 0.240  ; controlador_IO:io|timer:tmr0|count[23]                                                                        ; controlador_IO:io|timer:tmr0|count[23]                                                                        ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 1.799      ; 1.691      ;
; 0.242  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 1.799      ; 1.693      ;
; 0.243  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 1.799      ; 1.694      ;
; 0.245  ; counter_div_clk[0]                                                                                            ; counter_div_clk[1]                                                                                            ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 1.799      ; 1.696      ;
; 0.246  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 1.800      ; 1.698      ;
; 0.248  ; controlador_IO:io|timer:tmr0|current_interrupt                                                                ; controlador_IO:io|interrupt_controller:int0|iid[1]                                                            ; CLOCK_50                                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 1.796      ; 1.696      ;
; 0.248  ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; SW[9]                                                                                   ; CLOCK_50    ; -0.500       ; 1.796      ; 1.696      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter_div_clk[2]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                             ; Launch Clock                                                                            ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+
; 0.151 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[4]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.505      ; 1.808      ;
; 0.154 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[0]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.502      ; 1.808      ;
; 0.154 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[5]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.502      ; 1.808      ;
; 0.154 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[1]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.502      ; 1.808      ;
; 0.165 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[7]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.501      ; 1.818      ;
; 0.165 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[13]                  ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.501      ; 1.818      ;
; 0.165 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[14]                  ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.501      ; 1.818      ;
; 0.165 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[12]                  ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.501      ; 1.818      ;
; 0.165 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[10]                  ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.501      ; 1.818      ;
; 0.165 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[15]                  ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.501      ; 1.818      ;
; 0.167 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[9]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.501      ; 1.820      ;
; 0.174 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[8]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.500      ; 1.826      ;
; 0.215 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][1]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][1]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:pro0|unidad_control:c0|new_pc[0]                            ; proc:pro0|unidad_control:c0|new_pc[0]               ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.222 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[11]                  ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.491      ; 1.865      ;
; 0.242 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[2]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.485      ; 1.879      ;
; 0.242 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[6]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.492      ; 1.886      ;
; 0.246 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[3]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; 0.000        ; 1.486      ; 1.884      ;
; 0.371 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                  ; proc:pro0|unidad_control:c0|new_pc[0]               ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.523      ;
; 0.410 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][14]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][14] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.005      ; 0.567      ;
; 0.419 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][4]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][4]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.005     ; 0.566      ;
; 0.420 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                  ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][11] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.005     ; 0.567      ;
; 0.536 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][4]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][4]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.005      ; 0.693      ;
; 0.541 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][15]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.005      ; 0.698      ;
; 0.545 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][15] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.005     ; 0.692      ;
; 0.546 ; proc:pro0|unidad_control:c0|new_pc[13]                           ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][13] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.698      ;
; 0.551 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][3]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.006      ; 0.709      ;
; 0.552 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][10]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][10] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.005     ; 0.699      ;
; 0.555 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][6]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.006      ; 0.713      ;
; 0.555 ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH   ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; counter_div_clk[2] ; 0.000        ; -0.200     ; 0.507      ;
; 0.556 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][13]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][13] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.005      ; 0.713      ;
; 0.575 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][7]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.005     ; 0.722      ;
; 0.581 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][14]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][14] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.005     ; 0.728      ;
; 0.597 ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][13]              ; proc:pro0|unidad_control:c0|new_pc[13]              ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.749      ;
; 0.610 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][2]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.005     ; 0.757      ;
; 0.610 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][11] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.005     ; 0.757      ;
; 0.618 ; controlador_IO:io|rd_io[0]                                       ; proc:pro0|datapath:e0|regfile:reg0|br~20            ; CLOCK_50                                                                                ; counter_div_clk[2] ; 0.000        ; -0.291     ; 0.479      ;
; 0.625 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][12]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][12] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.018      ; 0.795      ;
; 0.626 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][5]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][5]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.018      ; 0.796      ;
; 0.639 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][7]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.005      ; 0.796      ;
; 0.646 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][1]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.011      ; 0.809      ;
; 0.651 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[4]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.505      ; 1.808      ;
; 0.654 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[0]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.502      ; 1.808      ;
; 0.654 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[5]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.502      ; 1.808      ;
; 0.654 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[1]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.502      ; 1.808      ;
; 0.655 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][8]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.006      ; 0.813      ;
; 0.662 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][9]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][9]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.005     ; 0.809      ;
; 0.665 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[7]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.501      ; 1.818      ;
; 0.665 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[13]                  ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.501      ; 1.818      ;
; 0.665 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[14]                  ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.501      ; 1.818      ;
; 0.665 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[12]                  ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.501      ; 1.818      ;
; 0.665 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[10]                  ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.501      ; 1.818      ;
; 0.665 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[15]                  ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.501      ; 1.818      ;
; 0.667 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[9]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.501      ; 1.820      ;
; 0.669 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][9]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][9]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.005      ; 0.826      ;
; 0.669 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][3]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.006     ; 0.815      ;
; 0.674 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[8]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.500      ; 1.826      ;
; 0.678 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][10]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][10] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.005      ; 0.835      ;
; 0.683 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][0]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][0]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.004     ; 0.831      ;
; 0.687 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][13]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][13] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.005     ; 0.834      ;
; 0.720 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][6]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.006     ; 0.866      ;
; 0.722 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[11]                  ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.491      ; 1.865      ;
; 0.726 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][12]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][12] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.018     ; 0.860      ;
; 0.742 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[2]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.485      ; 1.879      ;
; 0.742 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[6]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.492      ; 1.886      ;
; 0.746 ; SW[9]                                                            ; proc:pro0|unidad_control:c0|ir[3]                   ; SW[9]                                                                                   ; counter_div_clk[2] ; -0.500       ; 1.486      ; 1.884      ;
; 0.751 ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][14]              ; proc:pro0|unidad_control:c0|new_pc[14]              ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.903      ;
; 0.772 ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][12]              ; proc:pro0|unidad_control:c0|new_pc[12]              ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.011      ; 0.935      ;
; 0.779 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][8]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.006     ; 0.925      ;
; 0.783 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][2]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][2]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.007     ; 0.928      ;
; 0.785 ; proc:pro0|unidad_control:c0|new_pc[13]                           ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][13] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.006     ; 0.931      ;
; 0.785 ; proc:pro0|unidad_control:c0|new_pc[13]                           ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][13] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.006     ; 0.931      ;
; 0.793 ; proc:pro0|unidad_control:c0|new_pc[13]                           ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][13] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.013     ; 0.932      ;
; 0.795 ; proc:pro0|datapath:e0|regfile:reg0|br~143                        ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][11] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.001     ; 0.946      ;
; 0.797 ; proc:pro0|datapath:e0|regfile:reg0|br~143                        ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][11] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.001     ; 0.948      ;
; 0.800 ; proc:pro0|unidad_control:c0|new_pc[13]                           ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][13] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.005     ; 0.947      ;
; 0.830 ; proc:pro0|unidad_control:c0|new_pc[7]                            ; proc:pro0|unidad_control:c0|new_pc[7]               ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.982      ;
; 0.840 ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][0]               ; proc:pro0|unidad_control:c0|new_pc[0]               ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.007     ; 0.985      ;
; 0.872 ; proc:pro0|unidad_control:c0|new_pc[14]                           ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][14] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.007      ; 1.031      ;
; 0.881 ; proc:pro0|datapath:e0|regfile:reg0|br~73                         ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][5]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.006     ; 1.027      ;
; 0.901 ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; counter_div_clk[2] ; 0.000        ; -0.206     ; 0.847      ;
; 0.904 ; proc:pro0|unidad_control:c0|new_pc[14]                           ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][14] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.056      ;
; 0.906 ; proc:pro0|unidad_control:c0|new_pc[14]                           ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][14] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.058      ;
; 0.907 ; proc:pro0|datapath:e0|regfile:reg0|br~79                         ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][11] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.058      ;
; 0.909 ; proc:pro0|datapath:e0|regfile:reg0|br~79                         ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][11] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.060      ;
; 0.917 ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][14]              ; proc:pro0|unidad_control:c0|new_pc[14]              ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.069      ;
; 0.933 ; proc:pro0|unidad_control:c0|new_pc[12]                           ; proc:pro0|unidad_control:c0|new_pc[13]              ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.006     ; 1.079      ;
; 0.951 ; proc:pro0|unidad_control:c0|new_pc[15]                           ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][15] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.005     ; 1.098      ;
; 0.954 ; proc:pro0|unidad_control:c0|new_pc[13]                           ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][13] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.007      ; 1.113      ;
; 0.958 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][11]              ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][11] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; -0.007     ; 1.103      ;
; 0.958 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][0]               ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][0]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.004      ; 1.114      ;
; 0.962 ; proc:pro0|unidad_control:c0|ir[11]                               ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][11] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.115      ;
; 0.964 ; proc:pro0|unidad_control:c0|ir[11]                               ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][11] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.117      ;
; 0.968 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.007      ; 1.127      ;
; 0.968 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][7]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.007      ; 1.127      ;
; 0.968 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.007      ; 1.127      ;
; 0.968 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][9]  ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.007      ; 1.127      ;
; 0.968 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][10] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.007      ; 1.127      ;
; 0.968 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][14] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.007      ; 1.127      ;
; 0.968 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                  ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][13] ; counter_div_clk[2]                                                                      ; counter_div_clk[2] ; 0.000        ; 0.007      ; 1.127      ;
+-------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.365 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.520      ;
; 0.376 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.528      ;
; 0.417 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.569      ;
; 0.489 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.641      ;
; 0.503 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.066      ; 0.707      ;
; 0.503 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.655      ;
; 0.506 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.658      ;
; 0.516 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.668      ;
; 0.541 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.693      ;
; 0.551 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.703      ;
; 0.551 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.703      ;
; 0.551 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.703      ;
; 0.555 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.707      ;
; 0.569 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.721      ;
; 0.576 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.728      ;
; 0.583 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.735      ;
; 0.595 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.062      ; 0.795      ;
; 0.595 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.747      ;
; 0.605 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.757      ;
; 0.618 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.770      ;
; 0.630 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.782      ;
; 0.640 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.792      ;
; 0.643 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.065      ; 0.846      ;
; 0.645 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.797      ;
; 0.649 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.067      ; 0.854      ;
; 0.657 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.063      ; 0.858      ;
; 0.666 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.066      ; 0.870      ;
; 0.675 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.827      ;
; 0.680 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.832      ;
; 0.684 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.064      ; 0.886      ;
; 0.684 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.836      ;
; 0.686 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.838      ;
; 0.688 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.061      ; 0.887      ;
; 0.688 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.840      ;
; 0.705 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.857      ;
; 0.705 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.857      ;
; 0.708 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.860      ;
; 0.710 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.862      ;
; 0.715 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.867      ;
; 0.715 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.867      ;
; 0.740 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.892      ;
; 0.741 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.066      ; 0.945      ;
; 0.743 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.895      ;
; 0.747 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.057      ; 0.942      ;
; 0.748 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.064      ; 0.950      ;
; 0.748 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.900      ;
; 0.749 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.901      ;
; 0.750 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.902      ;
; 0.750 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.902      ;
; 0.750 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.902      ;
; 0.753 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.905      ;
; 0.754 ; proc:pro0|unidad_control:c0|new_pc[11]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg10 ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.061      ; 0.953      ;
; 0.759 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.071      ; 0.968      ;
; 0.759 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.911      ;
; 0.759 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.911      ;
; 0.760 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.076      ; 0.974      ;
; 0.766 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.071      ; 0.975      ;
; 0.768 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.072      ; 0.978      ;
; 0.769 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.921      ;
; 0.782 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.934      ;
; 0.783 ; proc:pro0|unidad_control:c0|new_pc[12]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg11 ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.074      ; 0.995      ;
; 0.785 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.937      ;
; 0.787 ; proc:pro0|unidad_control:c0|new_pc[6]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg5  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 1.000      ;
; 0.791 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.943      ;
; 0.792 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.064      ; 0.994      ;
; 0.795 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.064      ; 0.997      ;
; 0.798 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.950      ;
; 0.800 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.952      ;
; 0.801 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.953      ;
; 0.802 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.954      ;
; 0.803 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.064      ; 1.005      ;
; 0.805 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.067      ; 1.010      ;
; 0.810 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.067      ; 1.015      ;
; 0.814 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.064      ; 1.016      ;
; 0.819 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.064      ; 1.021      ;
; 0.822 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.974      ;
; 0.823 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.975      ;
; 0.827 ; proc:pro0|unidad_control:c0|new_pc[5]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.057      ; 1.022      ;
; 0.829 ; proc:pro0|unidad_control:c0|new_pc[4]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg3  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.059      ; 1.026      ;
; 0.833 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.985      ;
; 0.839 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.991      ;
; 0.841 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.993      ;
; 0.842 ; proc:pro0|unidad_control:c0|new_pc[10]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg9  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.069      ; 1.049      ;
; 0.842 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.994      ;
; 0.842 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.994      ;
; 0.843 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.064      ; 1.045      ;
; 0.846 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.998      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                          ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.385 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state    ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; CLOCK_50     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 0.000        ; 0.136      ; 0.521      ;
; 0.437 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; CLOCK_50     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 0.000        ; 0.136      ; 0.573      ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'vga_controller:vga|clk_25mhz'                                                                                                              ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.490      ; 1.910      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.490      ; 1.910      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.113 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.502      ; 1.921      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.490      ; 1.910      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.490      ; 1.910      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
; 0.613 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.502      ; 1.921      ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'counter_div_clk[2]'                                                                                                          ;
+-------+-----------+---------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                           ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.497      ; 1.911      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.503      ; 1.917      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.481      ; 1.895      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.506      ; 1.920      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.501      ; 1.915      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.492      ; 1.906      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.498      ; 1.912      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.496      ; 1.910      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]            ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.496      ; 1.910      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]            ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.492      ; 1.906      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]            ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.498      ; 1.912      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]            ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.492      ; 1.906      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]            ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.492      ; 1.906      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]            ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.492      ; 1.906      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.492      ; 1.906      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.499      ; 1.913      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.501      ; 1.915      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]             ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.497      ; 1.911      ;
; 0.118 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.497      ; 1.911      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.497      ; 1.911      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.503      ; 1.917      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.481      ; 1.895      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.506      ; 1.920      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.501      ; 1.915      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.492      ; 1.906      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.498      ; 1.912      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.496      ; 1.910      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]            ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.496      ; 1.910      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]            ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.492      ; 1.906      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]            ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.498      ; 1.912      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]            ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.492      ; 1.906      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]            ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.492      ; 1.906      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]            ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.492      ; 1.906      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.492      ; 1.906      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.499      ; 1.913      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.501      ; 1.915      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]             ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.497      ; 1.911      ;
; 0.618 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.497      ; 1.911      ;
+-------+-----------+---------------------------------------------------+--------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                  ;
+-------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.800      ; 2.117      ;
; 0.215 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.800      ; 2.117      ;
; 0.215 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.800      ; 2.117      ;
; 0.215 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.800      ; 2.117      ;
; 0.215 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.800      ; 2.117      ;
; 0.231 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.802      ; 2.103      ;
; 0.231 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.802      ; 2.103      ;
; 0.231 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.802      ; 2.103      ;
; 0.231 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.802      ; 2.103      ;
; 0.234 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.801      ; 2.099      ;
; 0.234 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.801      ; 2.099      ;
; 0.238 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.801      ; 2.095      ;
; 0.238 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.801      ; 2.095      ;
; 0.238 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.801      ; 2.095      ;
; 0.238 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.801      ; 2.095      ;
; 0.238 ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.801      ; 2.095      ;
; 0.408 ; SW[9]     ; vga_controller:vga|clk_25mhz                           ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.794      ; 1.918      ;
; 0.715 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.800      ; 2.117      ;
; 0.715 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.800      ; 2.117      ;
; 0.715 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.800      ; 2.117      ;
; 0.715 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.800      ; 2.117      ;
; 0.715 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.800      ; 2.117      ;
; 0.731 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.802      ; 2.103      ;
; 0.731 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.802      ; 2.103      ;
; 0.731 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.802      ; 2.103      ;
; 0.731 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.802      ; 2.103      ;
; 0.734 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.801      ; 2.099      ;
; 0.734 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.801      ; 2.099      ;
; 0.738 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.801      ; 2.095      ;
; 0.738 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.801      ; 2.095      ;
; 0.738 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.801      ; 2.095      ;
; 0.738 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.801      ; 2.095      ;
; 0.738 ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.801      ; 2.095      ;
; 0.908 ; SW[9]     ; vga_controller:vga|clk_25mhz                           ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.794      ; 1.918      ;
+-------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                    ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.028 ; SW[9]     ; vga_controller:vga|clk_25mhz                           ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.794      ; 1.918      ;
; 0.142  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.801      ; 2.095      ;
; 0.142  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.801      ; 2.095      ;
; 0.142  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.801      ; 2.095      ;
; 0.142  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.801      ; 2.095      ;
; 0.142  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.801      ; 2.095      ;
; 0.146  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.801      ; 2.099      ;
; 0.146  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.801      ; 2.099      ;
; 0.149  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.802      ; 2.103      ;
; 0.149  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.802      ; 2.103      ;
; 0.149  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.802      ; 2.103      ;
; 0.149  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.802      ; 2.103      ;
; 0.165  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.800      ; 2.117      ;
; 0.165  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.800      ; 2.117      ;
; 0.165  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.800      ; 2.117      ;
; 0.165  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.800      ; 2.117      ;
; 0.165  ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.800      ; 2.117      ;
; 0.472  ; SW[9]     ; vga_controller:vga|clk_25mhz                           ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.794      ; 1.918      ;
; 0.642  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.801      ; 2.095      ;
; 0.642  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.801      ; 2.095      ;
; 0.642  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.801      ; 2.095      ;
; 0.642  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.801      ; 2.095      ;
; 0.642  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.801      ; 2.095      ;
; 0.646  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.801      ; 2.099      ;
; 0.646  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.801      ; 2.099      ;
; 0.649  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.802      ; 2.103      ;
; 0.649  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.802      ; 2.103      ;
; 0.649  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.802      ; 2.103      ;
; 0.649  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.802      ; 2.103      ;
; 0.665  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.800      ; 2.117      ;
; 0.665  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.800      ; 2.117      ;
; 0.665  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.800      ; 2.117      ;
; 0.665  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.800      ; 2.117      ;
; 0.665  ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.800      ; 2.117      ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'counter_div_clk[2]'                                                                                                           ;
+-------+-----------+---------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                           ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.497      ; 1.911      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.503      ; 1.917      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.481      ; 1.895      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.506      ; 1.920      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.501      ; 1.915      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.492      ; 1.906      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.498      ; 1.912      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.496      ; 1.910      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]            ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.496      ; 1.910      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]            ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.492      ; 1.906      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]            ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.498      ; 1.912      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]            ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.492      ; 1.906      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]            ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.492      ; 1.906      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]            ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.492      ; 1.906      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.492      ; 1.906      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.499      ; 1.913      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.501      ; 1.915      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]             ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.497      ; 1.911      ;
; 0.262 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.497      ; 1.911      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.497      ; 1.911      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.503      ; 1.917      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.481      ; 1.895      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.506      ; 1.920      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.501      ; 1.915      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.492      ; 1.906      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.498      ; 1.912      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.496      ; 1.910      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]            ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.496      ; 1.910      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]            ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.492      ; 1.906      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]            ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.498      ; 1.912      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]            ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.492      ; 1.906      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]            ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.492      ; 1.906      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]            ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.492      ; 1.906      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.492      ; 1.906      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.499      ; 1.913      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.501      ; 1.915      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]             ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.497      ; 1.911      ;
; 0.762 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.497      ; 1.911      ;
+-------+-----------+---------------------------------------------------+--------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'vga_controller:vga|clk_25mhz'                                                                                                               ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.267 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.502      ; 1.921      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.490      ; 1.910      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.490      ; 1.910      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.767 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.502      ; 1.921      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.490      ; 1.910      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.490      ; 1.910      ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][3]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][3]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][4]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][4]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][5]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][5]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][6]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][6]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][7]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[5][7]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][3]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][3]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][4]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][4]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][5]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][5]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][6]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][6]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][7]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[6][7]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][3]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[9][3]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|current_interrupt  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|current_interrupt  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SW[9]'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; SW[9] ; Rise       ; SW[9]                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[0]~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[0]~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[1]~5  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[1]~5  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[2]~9  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[2]~9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[4]~17 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[4]~17 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[5]~21 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[5]~21 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[6]~25 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[6]~25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[7]~29 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[7]~29 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[8]~33 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[8]~33 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[0]~1    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[0]~1    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[1]~5    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[1]~5    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[2]~9    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[2]~9    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[3]~13   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[3]~13   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[0]~1|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[0]~1|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[1]~5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[1]~5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[2]~9|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[2]~9|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[3]~13|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[3]~13|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[0]~1|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[0]~1|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[1]~5|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[1]~5|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[2]~9|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[2]~9|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[3]~13|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[3]~13|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[4]~17|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[4]~17|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[5]~21|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[5]~21|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[6]~25|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[6]~25|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[7]~29|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[7]~29|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[8]~33|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[8]~33|datad                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter_div_clk[2]'                                                                                    ;
+--------+--------------+----------------+------------------+--------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+--------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~100 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~100 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~101 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~101 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~102 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~102 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~103 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~103 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~104 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~104 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~105 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~105 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~106 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~106 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~107 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~107 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~108 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~108 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~109 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~109 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~110 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~110 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~111 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~111 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~112 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~112 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~113 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~113 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~114 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~114 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~115 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~115 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~116 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~116 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~117 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~117 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~118 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~118 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~119 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~119 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~120 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~120 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~121 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~121 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~122 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~122 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~123 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~123 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~124 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~124 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~125 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~125 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~126 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~126 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~127 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~127 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~128 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~128 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~129 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~129 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~130 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~130 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~131 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~131 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~132 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~132 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~133 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~133 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~134 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~134 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~135 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~135 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~136 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~136 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~137 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~137 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~138 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~138 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~139 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~139 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~140 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~140 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~141 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~141 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~142 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~142 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~143 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~143 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~144 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~144 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~145 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~145 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~146 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~146 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~147 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~147 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~20  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~20  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~21  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~21  ;
+--------+--------------+----------------+------------------+--------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key'                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|current_interrupt|datab                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|current_interrupt|datab                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|current_interrupt~0|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|current_interrupt~0|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|current_interrupt~0|dataa                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|current_interrupt~0|dataa                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Rise       ; io|keyboard|k0|left_shift_key|regout                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Rise       ; io|keyboard|k0|left_shift_key|regout                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|process_1~1|combout                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|process_1~1|combout                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Rise       ; io|keyboard|process_1~1|dataa                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Rise       ; io|keyboard|process_1~1|dataa                                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|process_1~3|combout                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|process_1~3|combout                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|process_1~3|datab                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; Fall       ; io|keyboard|process_1~3|datab                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; 2.904  ; 2.904  ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; 2.826  ; 2.826  ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; 2.686  ; 2.686  ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; 2.872  ; 2.872  ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; 2.904  ; 2.904  ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; 2.094  ; 2.094  ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; 2.246  ; 2.246  ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.643  ; 0.643  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 0.332  ; 0.332  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 0.355  ; 0.355  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 0.557  ; 0.557  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 0.480  ; 0.480  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 0.591  ; 0.591  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.643  ; 0.643  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 0.614  ; 0.614  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; -0.018 ; -0.018 ; Rise       ; CLOCK_50           ;
;  SW[8]       ; CLOCK_50           ; -0.077 ; -0.077 ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 0.331  ; 0.331  ; Rise       ; CLOCK_50           ;
; KEY[*]       ; SW[9]              ; 2.749  ; 2.749  ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; 2.635  ; 2.635  ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; 2.654  ; 2.654  ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; 2.749  ; 2.749  ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; 2.613  ; 2.613  ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 0.328  ; 0.328  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; 0.048  ; 0.048  ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 0.165  ; 0.165  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 0.129  ; 0.129  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; 0.026  ; 0.026  ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; 0.328  ; 0.328  ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 0.185  ; 0.185  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 0.204  ; 0.204  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; -0.299 ; -0.299 ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; -0.236 ; -0.236 ; Fall       ; SW[9]              ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 4.897  ; 4.897  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 4.389  ; 4.389  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 3.848  ; 3.848  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 3.388  ; 3.388  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 3.317  ; 3.317  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 3.399  ; 3.399  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 3.597  ; 3.597  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 3.235  ; 3.235  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 3.836  ; 3.836  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 4.060  ; 4.060  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 4.168  ; 4.168  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 3.728  ; 3.728  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 3.459  ; 3.459  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 4.236  ; 4.236  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 4.897  ; 4.897  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 4.225  ; 4.225  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 4.018  ; 4.018  ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 0.366  ; 0.366  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 0.366  ; 0.366  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; -1.988 ; -1.988 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; -2.070 ; -2.070 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; -1.988 ; -1.988 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; -2.133 ; -2.133 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; -2.100 ; -2.100 ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; -1.974 ; -1.974 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; -2.126 ; -2.126 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.926  ; 0.926  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 0.500  ; 0.500  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 0.514  ; 0.514  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 0.429  ; 0.429  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 0.463  ; 0.463  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 0.349  ; 0.349  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.298  ; 0.298  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 0.335  ; 0.335  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 0.926  ; 0.926  ; Rise       ; CLOCK_50           ;
;  SW[8]       ; CLOCK_50           ; 0.796  ; 0.796  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 0.304  ; 0.304  ; Rise       ; CLOCK_50           ;
; KEY[*]       ; SW[9]              ; -2.288 ; -2.288 ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; -2.288 ; -2.288 ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; -2.293 ; -2.293 ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; -2.398 ; -2.398 ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; -2.340 ; -2.340 ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 0.656  ; 0.656  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; 0.225  ; 0.225  ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 0.193  ; 0.193  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 0.154  ; 0.154  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; 0.254  ; 0.254  ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; 0.036  ; 0.036  ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 0.088  ; 0.088  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 0.076  ; 0.076  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 0.656  ; 0.656  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.516  ; 0.516  ; Fall       ; SW[9]              ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -2.473 ; -2.473 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -3.433 ; -3.433 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -3.082 ; -3.082 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -2.680 ; -2.680 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -2.782 ; -2.782 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -2.643 ; -2.643 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -2.874 ; -2.874 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -2.494 ; -2.494 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -2.630 ; -2.630 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -2.698 ; -2.698 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -2.987 ; -2.987 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -2.912 ; -2.912 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -2.687 ; -2.687 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -2.473 ; -2.473 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -2.929 ; -2.929 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -2.639 ; -2.639 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -2.812 ; -2.812 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; -0.151 ; -0.151 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -0.151 ; -0.151 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 5.789  ; 5.789  ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 5.093  ; 5.093  ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 5.186  ; 5.186  ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 5.633  ; 5.633  ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 5.769  ; 5.769  ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 5.765  ; 5.765  ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 5.789  ; 5.789  ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 5.508  ; 5.508  ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 5.849  ; 5.849  ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 5.440  ; 5.440  ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 5.594  ; 5.594  ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 5.686  ; 5.686  ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 5.299  ; 5.299  ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 5.204  ; 5.204  ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 5.732  ; 5.732  ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 5.849  ; 5.849  ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 5.664  ; 5.664  ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 5.388  ; 5.388  ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 5.409  ; 5.409  ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 5.648  ; 5.648  ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 5.512  ; 5.512  ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 5.618  ; 5.618  ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 5.611  ; 5.611  ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 5.664  ; 5.664  ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 5.634  ; 5.634  ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 5.382  ; 5.382  ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 5.542  ; 5.542  ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 5.542  ; 5.542  ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 5.512  ; 5.512  ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 5.497  ; 5.497  ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 5.516  ; 5.516  ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 5.634  ; 5.634  ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 4.999  ; 4.999  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 4.999  ; 4.999  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 4.435  ; 4.435  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 4.623  ; 4.623  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 4.385  ; 4.385  ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 4.846  ; 4.846  ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 4.611  ; 4.611  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 4.786  ; 4.786  ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 4.621  ; 4.621  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 4.869  ; 4.869  ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 4.355  ; 4.355  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 4.206  ; 4.206  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 4.616  ; 4.616  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 4.863  ; 4.863  ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 4.869  ; 4.869  ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 4.794  ; 4.794  ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 4.676  ; 4.676  ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 4.467  ; 4.467  ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; CLOCK_50                     ; 5.282  ; 5.282  ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 5.097  ; 5.097  ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 5.078  ; 5.078  ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 4.505  ; 4.505  ; Rise       ; CLOCK_50                     ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 29.238 ; 29.238 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 28.690 ; 28.690 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 28.848 ; 28.848 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 29.098 ; 29.098 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 29.238 ; 29.238 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 28.991 ; 28.991 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 28.531 ; 28.531 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 28.571 ; 28.571 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 28.773 ; 28.773 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 28.987 ; 28.987 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 28.866 ; 28.866 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 28.822 ; 28.822 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 28.668 ; 28.668 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 28.738 ; 28.738 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 28.844 ; 28.844 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 28.828 ; 28.828 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 7.638  ; 7.638  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 6.209  ; 6.209  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 6.131  ; 6.131  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 5.971  ; 5.971  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 6.486  ; 6.486  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 6.438  ; 6.438  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 6.443  ; 6.443  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 5.834  ; 5.834  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 6.079  ; 6.079  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 7.638  ; 7.638  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 6.580  ; 6.580  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 6.779  ; 6.779  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 6.878  ; 6.878  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 7.213  ; 7.213  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 6.720  ; 6.720  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 7.547  ; 7.547  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 7.293  ; 7.293  ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 29.486 ; 29.486 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 29.468 ; 29.468 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 28.940 ; 28.940 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 14.274 ; 14.274 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 14.274 ; 14.274 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 14.074 ; 14.074 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 14.113 ; 14.113 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 14.147 ; 14.147 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 14.052 ; 14.052 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 13.938 ; 13.938 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 13.915 ; 13.915 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 13.834 ; 13.834 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 14.052 ; 14.052 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 5.907  ; 5.907  ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 14.126 ; 14.126 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 14.126 ; 14.126 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 13.918 ; 13.918 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 13.953 ; 13.953 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 14.009 ; 14.009 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 5.100  ; 5.100  ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 4.565 ; 4.565 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 4.957 ; 4.957 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 4.979 ; 4.979 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 4.692 ; 4.692 ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 4.726 ; 4.726 ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 4.807 ; 4.807 ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 4.848 ; 4.848 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 4.565 ; 4.565 ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 4.681 ; 4.681 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 4.906 ; 4.906 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 4.896 ; 4.896 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 5.036 ; 5.036 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 4.771 ; 4.771 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 4.681 ; 4.681 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 4.990 ; 4.990 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 5.127 ; 5.127 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 4.954 ; 4.954 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 4.954 ; 4.954 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 4.965 ; 4.965 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 5.197 ; 5.197 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 5.083 ; 5.083 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 5.172 ; 5.172 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 5.168 ; 5.168 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 5.196 ; 5.196 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 4.708 ; 4.708 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 4.844 ; 4.844 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 5.007 ; 5.007 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 4.986 ; 4.986 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 4.728 ; 4.728 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 4.708 ; 4.708 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 4.750 ; 4.750 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 4.873 ; 4.873 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 4.385 ; 4.385 ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 4.999 ; 4.999 ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 4.435 ; 4.435 ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 4.623 ; 4.623 ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 4.385 ; 4.385 ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 4.846 ; 4.846 ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 4.611 ; 4.611 ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 4.786 ; 4.786 ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 4.621 ; 4.621 ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 4.206 ; 4.206 ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 4.355 ; 4.355 ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 4.206 ; 4.206 ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 4.616 ; 4.616 ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 4.863 ; 4.863 ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 4.869 ; 4.869 ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 4.794 ; 4.794 ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 4.676 ; 4.676 ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 4.467 ; 4.467 ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; CLOCK_50                     ; 5.077 ; 5.077 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 5.097 ; 5.097 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 5.078 ; 5.078 ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 4.505 ; 4.505 ; Rise       ; CLOCK_50                     ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 4.114 ; 4.114 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 4.781 ; 4.781 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 4.728 ; 4.728 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 5.213 ; 5.213 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 4.626 ; 4.626 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 4.391 ; 4.391 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 4.367 ; 4.367 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 4.386 ; 4.386 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 4.877 ; 4.877 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 4.482 ; 4.482 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 4.171 ; 4.171 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 4.181 ; 4.181 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 4.114 ; 4.114 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 4.713 ; 4.713 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 5.006 ; 5.006 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 4.923 ; 4.923 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 4.387 ; 4.387 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 4.676 ; 4.676 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 4.719 ; 4.719 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 4.670 ; 4.670 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 5.059 ; 5.059 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 4.926 ; 4.926 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 4.701 ; 4.701 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 4.387 ; 4.387 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 4.740 ; 4.740 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 4.643 ; 4.643 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 4.736 ; 4.736 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 4.840 ; 4.840 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 4.526 ; 4.526 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 4.802 ; 4.802 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 4.847 ; 4.847 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 4.904 ; 4.904 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 4.968 ; 4.968 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 5.827 ; 5.827 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 5.809 ; 5.809 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 4.792 ; 4.792 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 5.040 ; 5.040 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 5.241 ; 5.241 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 5.040 ; 5.040 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 5.080 ; 5.080 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 5.113 ; 5.113 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 4.824 ; 4.824 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 4.928 ; 4.928 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 4.946 ; 4.946 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 4.824 ; 4.824 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 5.083 ; 5.083 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 4.683 ; 4.683 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 4.909 ; 4.909 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 5.118 ; 5.118 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 4.909 ; 4.909 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 4.945 ; 4.945 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 5.000 ; 5.000 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 4.568 ; 4.568 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.709  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 5.098  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 5.108  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 4.998  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 5.008  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 4.892  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 4.892  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 4.709  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 4.861  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 4.965  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 4.965  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 4.955  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 4.955  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 4.965  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 4.965  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 5.112  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 5.108  ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 29.114 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 29.503 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 29.513 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 29.403 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 29.413 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 29.297 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 29.297 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 29.114 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 29.266 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 29.369 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 29.369 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 29.359 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 29.359 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 29.369 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 29.369 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 29.516 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 29.512 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                        ;
+--------------+--------------------+-------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.709 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 5.098 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 5.108 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 4.998 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 5.008 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 4.892 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 4.892 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 4.709 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 4.861 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 4.965 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 4.965 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 4.955 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 4.955 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 4.965 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 4.965 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 5.112 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 5.108 ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 5.455 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 5.844 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 5.854 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 5.744 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 5.754 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 5.638 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 5.638 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 5.455 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 5.607 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 5.710 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 5.710 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 5.700 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 5.700 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 5.710 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 5.710 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 5.857 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 5.853 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-------+------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.709     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 5.098     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 5.108     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 4.998     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 5.008     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 4.892     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 4.892     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 4.709     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 4.861     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 4.965     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 4.965     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 4.955     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 4.955     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 4.965     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 4.965     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 5.112     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 5.108     ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 29.114    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 29.503    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 29.513    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 29.403    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 29.413    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 29.297    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 29.297    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 29.114    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 29.266    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 29.369    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 29.369    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 29.359    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 29.359    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 29.369    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 29.369    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 29.516    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 29.512    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.709     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 5.098     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 5.108     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 4.998     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 5.008     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 4.892     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 4.892     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 4.709     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 4.861     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 4.965     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 4.965     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 4.955     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 4.955     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 4.965     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 4.965     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 5.112     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 5.108     ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 5.455     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 5.844     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 5.854     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 5.744     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 5.754     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 5.638     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 5.638     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 5.455     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 5.607     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 5.710     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 5.710     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 5.700     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 5.700     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 5.710     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 5.710     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 5.857     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 5.853     ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                        ;
+------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                                                    ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                         ; -70.598    ; -2.695  ; -0.140   ; -0.039  ; -2.064              ;
;  CLOCK_50                                                                                ; -65.599    ; -2.695  ; -0.120   ; -0.039  ; -1.631              ;
;  SW[9]                                                                                   ; N/A        ; N/A     ; N/A      ; N/A     ; -1.631              ;
;  controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; -0.302     ; -0.183  ; N/A      ; N/A     ; 0.500               ;
;  counter_div_clk[2]                                                                      ; -70.598    ; 0.151   ; -0.134   ; 0.262   ; -0.611              ;
;  vga_controller:vga|clk_25mhz                                                            ; -69.783    ; 0.215   ; -0.140   ; 0.267   ; -2.064              ;
; Design-wide TNS                                                                          ; -27681.918 ; -14.667 ; -6.916   ; -0.039  ; -2351.122           ;
;  CLOCK_50                                                                                ; -572.193   ; -14.667 ; -1.577   ; -0.039  ; -186.153            ;
;  SW[9]                                                                                   ; N/A        ; N/A     ; N/A      ; N/A     ; -1.631              ;
;  controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; -0.302     ; -0.183  ; N/A      ; N/A     ; 0.000               ;
;  counter_div_clk[2]                                                                      ; -12147.879 ; 0.000   ; -2.546   ; 0.000   ; -355.602            ;
;  vga_controller:vga|clk_25mhz                                                            ; -14961.544 ; 0.000   ; -2.793   ; 0.000   ; -1807.736           ;
+------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; 6.795  ; 6.795  ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; 6.592  ; 6.592  ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; 6.205  ; 6.205  ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; 6.717  ; 6.717  ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; 6.795  ; 6.795  ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; 4.545  ; 4.545  ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; 4.995  ; 4.995  ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 3.102  ; 3.102  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 2.278  ; 2.278  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 2.366  ; 2.366  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 2.832  ; 2.832  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 2.710  ; 2.710  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 2.942  ; 2.942  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 3.102  ; 3.102  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 2.881  ; 2.881  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 1.609  ; 1.609  ; Rise       ; CLOCK_50           ;
;  SW[8]       ; CLOCK_50           ; 1.347  ; 1.347  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 1.821  ; 1.821  ; Rise       ; CLOCK_50           ;
; KEY[*]       ; SW[9]              ; 6.124  ; 6.124  ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; 5.832  ; 5.832  ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; 5.860  ; 5.860  ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; 6.124  ; 6.124  ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; 5.731  ; 5.731  ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 1.943  ; 1.943  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; 1.235  ; 1.235  ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 1.557  ; 1.557  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 1.384  ; 1.384  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; 1.152  ; 1.152  ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; 1.943  ; 1.943  ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 1.554  ; 1.554  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 1.552  ; 1.552  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 0.538  ; 0.538  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.687  ; 0.687  ; Fall       ; SW[9]              ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 11.442 ; 11.442 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 10.292 ; 10.292 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 8.913  ; 8.913  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 7.902  ; 7.902  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 7.691  ; 7.691  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 7.717  ; 7.717  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 8.472  ; 8.472  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 7.495  ; 7.495  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 9.083  ; 9.083  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 9.631  ; 9.631  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 9.721  ; 9.721  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 8.790  ; 8.790  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 8.144  ; 8.144  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 10.074 ; 10.074 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 11.442 ; 11.442 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 10.064 ; 10.064 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 9.561  ; 9.561  ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 1.701  ; 1.701  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 1.701  ; 1.701  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; -1.988 ; -1.988 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; -2.070 ; -2.070 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; -1.988 ; -1.988 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; -2.133 ; -2.133 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; -2.100 ; -2.100 ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; -1.974 ; -1.974 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; -2.126 ; -2.126 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.926  ; 0.926  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 0.500  ; 0.500  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 0.514  ; 0.514  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 0.429  ; 0.429  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 0.463  ; 0.463  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 0.349  ; 0.349  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.298  ; 0.298  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 0.335  ; 0.335  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 0.926  ; 0.926  ; Rise       ; CLOCK_50           ;
;  SW[8]       ; CLOCK_50           ; 0.796  ; 0.796  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 0.304  ; 0.304  ; Rise       ; CLOCK_50           ;
; KEY[*]       ; SW[9]              ; -2.288 ; -2.288 ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; -2.288 ; -2.288 ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; -2.293 ; -2.293 ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; -2.398 ; -2.398 ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; -2.340 ; -2.340 ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 0.656  ; 0.656  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; 0.225  ; 0.225  ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 0.193  ; 0.193  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 0.154  ; 0.154  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; 0.254  ; 0.254  ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; 0.036  ; 0.036  ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 0.088  ; 0.088  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 0.076  ; 0.076  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 0.656  ; 0.656  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.516  ; 0.516  ; Fall       ; SW[9]              ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -2.473 ; -2.473 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -3.433 ; -3.433 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -3.082 ; -3.082 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -2.680 ; -2.680 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -2.782 ; -2.782 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -2.643 ; -2.643 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -2.874 ; -2.874 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -2.494 ; -2.494 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -2.630 ; -2.630 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -2.698 ; -2.698 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -2.987 ; -2.987 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -2.912 ; -2.912 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -2.687 ; -2.687 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -2.473 ; -2.473 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -2.929 ; -2.929 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -2.639 ; -2.639 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -2.812 ; -2.812 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; -0.151 ; -0.151 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -0.151 ; -0.151 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 12.189 ; 12.189 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 10.468 ; 10.468 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 10.703 ; 10.703 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 11.803 ; 11.803 ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 12.189 ; 12.189 ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 12.091 ; 12.091 ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 12.129 ; 12.129 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 11.419 ; 11.419 ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 12.300 ; 12.300 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 11.185 ; 11.185 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 11.664 ; 11.664 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 11.955 ; 11.955 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 10.846 ; 10.846 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 10.578 ; 10.578 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 12.124 ; 12.124 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 12.300 ; 12.300 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 11.779 ; 11.779 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 11.071 ; 11.071 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 11.113 ; 11.113 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 11.779 ; 11.779 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 11.430 ; 11.430 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 11.721 ; 11.721 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 11.651 ; 11.651 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 11.759 ; 11.759 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 11.687 ; 11.687 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 11.005 ; 11.005 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 11.219 ; 11.219 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 11.208 ; 11.208 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 11.388 ; 11.388 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 11.375 ; 11.375 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 11.337 ; 11.337 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 11.687 ; 11.687 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 9.780  ; 9.780  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 9.731  ; 9.731  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 8.616  ; 8.616  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 9.216  ; 9.216  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 8.407  ; 8.407  ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 9.780  ; 9.780  ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 9.025  ; 9.025  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 9.570  ; 9.570  ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 9.111  ; 9.111  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 9.714  ; 9.714  ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 8.353  ; 8.353  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 8.000  ; 8.000  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 9.117  ; 9.117  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 9.565  ; 9.565  ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 9.714  ; 9.714  ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 9.181  ; 9.181  ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 9.242  ; 9.242  ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 8.520  ; 8.520  ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; CLOCK_50                     ; 10.690 ; 10.690 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 10.198 ; 10.198 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 10.187 ; 10.187 ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 8.783  ; 8.783  ; Rise       ; CLOCK_50                     ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 75.310 ; 75.310 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 73.963 ; 73.963 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 74.387 ; 74.387 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 75.050 ; 75.050 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 75.310 ; 75.310 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 74.574 ; 74.574 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 73.494 ; 73.494 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 73.592 ; 73.592 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 74.070 ; 74.070 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 74.688 ; 74.688 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 74.348 ; 74.348 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 74.276 ; 74.276 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 73.762 ; 73.762 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 73.859 ; 73.859 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 74.128 ; 74.128 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 74.023 ; 74.023 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 17.173 ; 17.173 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 13.767 ; 13.767 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 13.362 ; 13.362 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 13.132 ; 13.132 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 14.316 ; 14.316 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 14.204 ; 14.204 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 14.212 ; 14.212 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 12.607 ; 12.607 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 13.264 ; 13.264 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 17.119 ; 17.119 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 14.663 ; 14.663 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 15.245 ; 15.245 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 15.572 ; 15.572 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 16.254 ; 16.254 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 15.142 ; 15.142 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 17.173 ; 17.173 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 16.506 ; 16.506 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 76.069 ; 76.069 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 76.059 ; 76.059 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 74.403 ; 74.403 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 32.933 ; 32.933 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 32.933 ; 32.933 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 32.510 ; 32.510 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 32.564 ; 32.564 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 32.757 ; 32.757 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 32.280 ; 32.280 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 32.152 ; 32.152 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 31.954 ; 31.954 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 31.870 ; 31.870 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 32.280 ; 32.280 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 12.515 ; 12.515 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 32.709 ; 32.709 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 32.709 ; 32.709 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 32.128 ; 32.128 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 32.176 ; 32.176 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 32.395 ; 32.395 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 10.536 ; 10.536 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 4.565 ; 4.565 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 4.957 ; 4.957 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 4.979 ; 4.979 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 4.692 ; 4.692 ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 4.726 ; 4.726 ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 4.807 ; 4.807 ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 4.848 ; 4.848 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 4.565 ; 4.565 ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 4.681 ; 4.681 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 4.906 ; 4.906 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 4.896 ; 4.896 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 5.036 ; 5.036 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 4.771 ; 4.771 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 4.681 ; 4.681 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 4.990 ; 4.990 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 5.127 ; 5.127 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 4.954 ; 4.954 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 4.954 ; 4.954 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 4.965 ; 4.965 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 5.197 ; 5.197 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 5.083 ; 5.083 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 5.172 ; 5.172 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 5.168 ; 5.168 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 5.196 ; 5.196 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 4.708 ; 4.708 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 4.844 ; 4.844 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 5.007 ; 5.007 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 4.986 ; 4.986 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 4.728 ; 4.728 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 4.708 ; 4.708 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 4.750 ; 4.750 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 4.873 ; 4.873 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 4.385 ; 4.385 ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 4.999 ; 4.999 ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 4.435 ; 4.435 ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 4.623 ; 4.623 ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 4.385 ; 4.385 ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 4.846 ; 4.846 ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 4.611 ; 4.611 ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 4.786 ; 4.786 ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 4.621 ; 4.621 ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 4.206 ; 4.206 ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 4.355 ; 4.355 ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 4.206 ; 4.206 ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 4.616 ; 4.616 ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 4.863 ; 4.863 ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 4.869 ; 4.869 ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 4.794 ; 4.794 ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 4.676 ; 4.676 ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 4.467 ; 4.467 ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; CLOCK_50                     ; 5.077 ; 5.077 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 5.097 ; 5.097 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 5.078 ; 5.078 ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 4.505 ; 4.505 ; Rise       ; CLOCK_50                     ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 4.114 ; 4.114 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 4.781 ; 4.781 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 4.728 ; 4.728 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 5.213 ; 5.213 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 4.626 ; 4.626 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 4.391 ; 4.391 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 4.367 ; 4.367 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 4.386 ; 4.386 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 4.877 ; 4.877 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 4.482 ; 4.482 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 4.171 ; 4.171 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 4.181 ; 4.181 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 4.114 ; 4.114 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 4.713 ; 4.713 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 5.006 ; 5.006 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 4.923 ; 4.923 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 4.387 ; 4.387 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 4.676 ; 4.676 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 4.719 ; 4.719 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 4.670 ; 4.670 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 5.059 ; 5.059 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 4.926 ; 4.926 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 4.701 ; 4.701 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 4.387 ; 4.387 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 4.740 ; 4.740 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 4.643 ; 4.643 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 4.736 ; 4.736 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 4.840 ; 4.840 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 4.526 ; 4.526 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 4.802 ; 4.802 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 4.847 ; 4.847 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 4.904 ; 4.904 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 4.968 ; 4.968 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 5.827 ; 5.827 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 5.809 ; 5.809 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 4.792 ; 4.792 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 5.040 ; 5.040 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 5.241 ; 5.241 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 5.040 ; 5.040 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 5.080 ; 5.080 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 5.113 ; 5.113 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 4.824 ; 4.824 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 4.928 ; 4.928 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 4.946 ; 4.946 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 4.824 ; 4.824 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 5.083 ; 5.083 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 4.683 ; 4.683 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 4.909 ; 4.909 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 5.118 ; 5.118 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 4.909 ; 4.909 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 4.945 ; 4.945 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 5.000 ; 5.000 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 4.568 ; 4.568 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+-------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                              ; To Clock                                                                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                                                                ; CLOCK_50                                                                                ; 2785         ; 0        ; 0        ; 0        ;
; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50                                                                                ; 109          ; 108      ; 0        ; 0        ;
; counter_div_clk[2]                                                                      ; CLOCK_50                                                                                ; > 2147483647 ; 1        ; 0        ; 0        ;
; SW[9]                                                                                   ; CLOCK_50                                                                                ; 72           ; 98       ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz                                                            ; CLOCK_50                                                                                ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 2            ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                ; counter_div_clk[2]                                                                      ; 70           ; 0        ; 0        ; 0        ;
; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; counter_div_clk[2]                                                                      ; 2            ; 0        ; 0        ; 0        ;
; counter_div_clk[2]                                                                      ; counter_div_clk[2]                                                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; SW[9]                                                                                   ; counter_div_clk[2]                                                                      ; 16           ; 16       ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz                                                            ; counter_div_clk[2]                                                                      ; 1728         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]                                                                      ; vga_controller:vga|clk_25mhz                                                            ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz                                                            ; vga_controller:vga|clk_25mhz                                                            ; 3584         ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                              ; To Clock                                                                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                                                                ; CLOCK_50                                                                                ; 2785         ; 0        ; 0        ; 0        ;
; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; CLOCK_50                                                                                ; 109          ; 108      ; 0        ; 0        ;
; counter_div_clk[2]                                                                      ; CLOCK_50                                                                                ; > 2147483647 ; 1        ; 0        ; 0        ;
; SW[9]                                                                                   ; CLOCK_50                                                                                ; 72           ; 98       ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz                                                            ; CLOCK_50                                                                                ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; 2            ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                ; counter_div_clk[2]                                                                      ; 70           ; 0        ; 0        ; 0        ;
; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key ; counter_div_clk[2]                                                                      ; 2            ; 0        ; 0        ; 0        ;
; counter_div_clk[2]                                                                      ; counter_div_clk[2]                                                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; SW[9]                                                                                   ; counter_div_clk[2]                                                                      ; 16           ; 16       ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz                                                            ; counter_div_clk[2]                                                                      ; 1728         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]                                                                      ; vga_controller:vga|clk_25mhz                                                            ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz                                                            ; vga_controller:vga|clk_25mhz                                                            ; 3584         ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+------------+------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------+----------+----------+----------+----------+
; SW[9]      ; CLOCK_50                     ; 17       ; 17       ; 0        ; 0        ;
; SW[9]      ; counter_div_clk[2]           ; 19       ; 19       ; 0        ; 0        ;
; SW[9]      ; vga_controller:vga|clk_25mhz ; 20       ; 20       ; 0        ; 0        ;
+------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+------------+------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------+----------+----------+----------+----------+
; SW[9]      ; CLOCK_50                     ; 17       ; 17       ; 0        ; 0        ;
; SW[9]      ; counter_div_clk[2]           ; 19       ; 19       ; 0        ; 0        ;
; SW[9]      ; vga_controller:vga|clk_25mhz ; 20       ; 20       ; 0        ; 0        ;
+------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 31    ; 31    ;
; Unconstrained Input Port Paths  ; 392   ; 392   ;
; Unconstrained Output Ports      ; 93    ; 93    ;
; Unconstrained Output Port Paths ; 11163 ; 11163 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 12 02:20:58 2017
Info: Command: quartus_sta sisa -c sisa
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sisa.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter_div_clk[2] counter_div_clk[2]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name vga_controller:vga|clk_25mhz vga_controller:vga|clk_25mhz
    Info (332105): create_clock -period 1.000 -name SW[9] SW[9]
    Info (332105): create_clock -period 1.000 -name controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -70.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -70.598    -12147.879 counter_div_clk[2] 
    Info (332119):   -69.783    -14961.544 vga_controller:vga|clk_25mhz 
    Info (332119):   -65.599      -572.193 CLOCK_50 
    Info (332119):    -0.302        -0.302 controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key 
Info (332146): Worst-case hold slack is -2.695
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.695       -10.070 CLOCK_50 
    Info (332119):    -0.183        -0.183 controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key 
    Info (332119):     0.445         0.000 counter_div_clk[2] 
    Info (332119):     0.445         0.000 vga_controller:vga|clk_25mhz 
Info (332146): Worst-case recovery slack is -0.140
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.140        -2.793 vga_controller:vga|clk_25mhz 
    Info (332119):    -0.134        -2.546 counter_div_clk[2] 
    Info (332119):    -0.120        -1.577 CLOCK_50 
Info (332146): Worst-case removal slack is -0.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.039        -0.039 CLOCK_50 
    Info (332119):     0.386         0.000 counter_div_clk[2] 
    Info (332119):     0.391         0.000 vga_controller:vga|clk_25mhz 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1807.736 vga_controller:vga|clk_25mhz 
    Info (332119):    -1.631      -186.153 CLOCK_50 
    Info (332119):    -1.631        -1.631 SW[9] 
    Info (332119):    -0.611      -355.602 counter_div_clk[2] 
    Info (332119):     0.500         0.000 controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -25.893
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -25.893     -4395.650 counter_div_clk[2] 
    Info (332119):   -25.522     -5342.495 vga_controller:vga|clk_25mhz 
    Info (332119):   -23.834      -139.454 CLOCK_50 
    Info (332119):     0.085         0.000 controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key 
Info (332146): Worst-case hold slack is -1.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.725       -14.667 CLOCK_50 
    Info (332119):     0.151         0.000 counter_div_clk[2] 
    Info (332119):     0.215         0.000 vga_controller:vga|clk_25mhz 
    Info (332119):     0.385         0.000 controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key 
Info (332146): Worst-case recovery slack is 0.112
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.112         0.000 vga_controller:vga|clk_25mhz 
    Info (332119):     0.118         0.000 counter_div_clk[2] 
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is -0.028
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.028        -0.028 CLOCK_50 
    Info (332119):     0.262         0.000 counter_div_clk[2] 
    Info (332119):     0.267         0.000 vga_controller:vga|clk_25mhz 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1425.728 vga_controller:vga|clk_25mhz 
    Info (332119):    -1.380      -152.380 CLOCK_50 
    Info (332119):    -1.380        -1.380 SW[9] 
    Info (332119):    -0.500      -291.000 counter_div_clk[2] 
    Info (332119):     0.500         0.000 controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 523 megabytes
    Info: Processing ended: Fri May 12 02:21:02 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


