// Seed: 3675218499
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6
    , id_25,
    output logic id_7,
    output logic id_8,
    output id_9,
    output logic id_10,
    output logic id_11,
    input id_12,
    input supply1 id_13,
    input id_14,
    output id_15,
    input logic id_16,
    input id_17,
    input logic id_18,
    output logic id_19,
    output id_20,
    input id_21,
    input id_22,
    output logic id_23,
    input id_24
);
  assign id_11 = id_13[1];
  assign id_6  = 1;
endmodule
module module_1;
  logic id_25;
  logic id_26 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  type_0 id_25 (.id_0(1));
  logic id_26;
  type_38(
      id_2
  );
  assign id_8 = id_12;
  logic id_27;
  logic id_28;
  logic id_29;
  type_42(
      id_19, id_15, 1
  );
  assign id_11 = 1 != id_29;
  logic id_30 = id_21, id_31, id_32;
  assign id_9 = 1;
  assign id_20[1] = 1;
  logic id_33;
  logic id_34;
  assign id_15 = id_17;
  logic id_35 = 1;
  logic id_36;
  assign id_31 = 1 == 1;
endmodule
`define pp_25 0
