{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09949,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09984,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000506197,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000986063,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000276698,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000986063,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 2.66,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 9,
	"finish__design__instance__area__class:timing_repair_buffer": 7.182,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 19.684,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13,
	"finish__design__instance__area__class:multi_input_combinational_cell": 19.95,
	"finish__design__instance__count": 32,
	"finish__design__instance__area": 54.264,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.544282,
	"finish__clock__skew__setup": 0.000122631,
	"finish__clock__skew__hold": 0.000122631,
	"finish__timing__drv__max_slew_limit": 0.855387,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.870825,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 6.85971e-05,
	"finish__power__switching__total": 1.7353e-05,
	"finish__power__leakage__total": 1.22936e-06,
	"finish__power__total": 8.71794e-05,
	"finish__design__io": 11,
	"finish__design__die__area": 1685.1,
	"finish__design__core__area": 1465.13,
	"finish__design__instance__count": 86,
	"finish__design__instance__area": 68.628,
	"finish__design__instance__count__stdcell": 86,
	"finish__design__instance__area__stdcell": 68.628,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.046841,
	"finish__design__instance__utilization__stdcell": 0.046841,
	"finish__design__rows": 27,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 27,
	"finish__design__sites": 5508,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5508,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}