

Implementation tool: Xilinx Vivado v.2024.2
Project:             GBM
Solution:            hls
Device target:       xc7s15-cpga196-2
Report date:         Thu Jan 09 04:08:18 -0500 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          30639
FF:           34041
DSP:             71
BRAM:            16
URAM:             0
LATCH:            0
SRL:           1283
CLB:              0

#=== Final timing ===
CP required:                     8.000
CP achieved post-synthesis:      7.194
Timing met
