Initial state: (0)
Initial register assignments: rl=0, rn=0, rm=0
(0) c->a:n{n>=0/\rl'=rl/\rn'=n/\rm'=rm} (1)
(1) a->c:round{round=1/\rm=0/\rl'=rl/\rn'=rn/\rm'=rn} (1)
(1) a->b:x{rm>0/\x>rl/\rl'=x/\rn'=rn/\rm'=rm-1} (2)
(2) b->a:y{y>rl/\rl'=y/\rn'=rn/\rm'=rm} (1)
(1) a->c:quit{quit=0/\rm=0/\rl'=rl/\rn'=rn/\rm'=rm} (3)
(3) a->b:quit{quit=0/\rl'=rl/\rn'=rn/\rm'=rm} (4)
Final states: (4)