5 10 101 3 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd param6.1.vcd -o param6.1.cdd -v param6.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" param6.1.v 1 21 1
2 1 9 1f001f 1 0 1008 0 0 32 48 1 0
2 2 9 19001d 1 32 1008 0 0 32 1 SIZE0
2 3 9 19001f 1 6 1208 1 2 32 18 0 ffffffff fffffffe 0 0 1
2 4 9 130017 1 32 1008 0 0 32 1 SIZE0
2 5 9 d0011 1 32 1008 0 0 32 1 SIZE1
2 6 9 d0017 2 6 1208 4 5 32 18 0 ffffffff fffffffc 1 2 0
2 7 9 b0020 2 24 1208 3 6 2 18 0 3 0 0 0 0 b
2 8 9 70007 0 1 1410 0 0 2 1 a
2 9 9 70020 3 35 a 7 8
1 SIZE0 0 c0000 1 0 31 0 32 17 1 0 0 0 0
1 SIZE1 0 c0000 1 0 31 0 32 17 2 0 0 0 0
1 b 6 70017 1 0 3 0 4 17 0 f 0 0 0
1 a 7 60017 1 0 1 0 2 17 3 3 0 0 0
4 9 f 9 9
3 1 main.$u0 "main.$u0" param6.1.v 0 19 1
