iverilog PE.v ram.v design_1.v design_1_wrapper.v simple_fifo.v simple_fifo_32.v fifo2bram.v testbench.v
vvp a.out
