
==============================================================================
XRT Build Version: 2.3.1301
       Build Date: 2019-10-24 20:05:16
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2) on Wed Nov  6 21:39:14 MST 2019
   Version:                2.3.1301
   Kernels:                vadd
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          d8511a38-fcfa-4f05-b46c-60890d88f436
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 396 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 146 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x8000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x200400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x200800000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x200c00000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x201000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x201400000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: vadd

Definition
----------
   Signature: vadd (PQ_codes const * table_HBM0, PQ_codes const * table_HBM1, PQ_codes const * table_HBM2, PQ_codes const * table_HBM3, PQ_codes const * table_HBM4, PQ_codes const * table_HBM5, PQ_codes const * table_HBM6, PQ_codes const * table_HBM7, PQ_codes const * table_HBM8, PQ_codes const * table_HBM9, PQ_codes const * table_HBM10, PQ_codes const * table_HBM11, PQ_codes const * table_HBM12, PQ_codes const * table_HBM13, PQ_codes const * table_HBM14, PQ_codes const * table_HBM15, PQ_codes const * table_HBM16, PQ_codes const * table_HBM17, PQ_codes const * table_HBM18, PQ_codes const * table_HBM19, PQ_codes const * table_HBM20, PQ_codes const * table_HBM21, PQ_codes const * table_HBM22, PQ_codes const * table_HBM23, PQ_codes const * table_HBM24, PQ_codes const * table_HBM25, PQ_codes const * table_HBM26, PQ_codes const * table_HBM27, float* out_PLRAM)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM10
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM11
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM12
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM13
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM14
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM15
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM16
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM17
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM18
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM19
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM20
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM21
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM22
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM23
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM24
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM25
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM26
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM27
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM34
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        vadd_1
   Base Address: 0x1800000

   Argument:          table_HBM0
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          table_HBM1
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          table_HBM2
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          table_HBM3
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          table_HBM4
   Register Offset:   0x40
   Port:              M_AXI_GMEM4
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          table_HBM5
   Register Offset:   0x4C
   Port:              M_AXI_GMEM5
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          table_HBM6
   Register Offset:   0x58
   Port:              M_AXI_GMEM6
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          table_HBM7
   Register Offset:   0x64
   Port:              M_AXI_GMEM7
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          table_HBM8
   Register Offset:   0x70
   Port:              M_AXI_GMEM8
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          table_HBM9
   Register Offset:   0x7C
   Port:              M_AXI_GMEM9
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          table_HBM10
   Register Offset:   0x88
   Port:              M_AXI_GMEM10
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          table_HBM11
   Register Offset:   0x94
   Port:              M_AXI_GMEM11
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          table_HBM12
   Register Offset:   0xA0
   Port:              M_AXI_GMEM12
   Memory:            HBM[12] (MEM_DRAM)

   Argument:          table_HBM13
   Register Offset:   0xAC
   Port:              M_AXI_GMEM13
   Memory:            HBM[13] (MEM_DRAM)

   Argument:          table_HBM14
   Register Offset:   0xB8
   Port:              M_AXI_GMEM14
   Memory:            HBM[14] (MEM_DRAM)

   Argument:          table_HBM15
   Register Offset:   0xC4
   Port:              M_AXI_GMEM15
   Memory:            HBM[15] (MEM_DRAM)

   Argument:          table_HBM16
   Register Offset:   0xD0
   Port:              M_AXI_GMEM16
   Memory:            HBM[16] (MEM_DRAM)

   Argument:          table_HBM17
   Register Offset:   0xDC
   Port:              M_AXI_GMEM17
   Memory:            HBM[17] (MEM_DRAM)

   Argument:          table_HBM18
   Register Offset:   0xE8
   Port:              M_AXI_GMEM18
   Memory:            HBM[18] (MEM_DRAM)

   Argument:          table_HBM19
   Register Offset:   0xF4
   Port:              M_AXI_GMEM19
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          table_HBM20
   Register Offset:   0x100
   Port:              M_AXI_GMEM20
   Memory:            HBM[20] (MEM_DRAM)

   Argument:          table_HBM21
   Register Offset:   0x10C
   Port:              M_AXI_GMEM21
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          table_HBM22
   Register Offset:   0x118
   Port:              M_AXI_GMEM22
   Memory:            HBM[22] (MEM_DRAM)

   Argument:          table_HBM23
   Register Offset:   0x124
   Port:              M_AXI_GMEM23
   Memory:            HBM[23] (MEM_DRAM)

   Argument:          table_HBM24
   Register Offset:   0x130
   Port:              M_AXI_GMEM24
   Memory:            HBM[24] (MEM_DRAM)

   Argument:          table_HBM25
   Register Offset:   0x13C
   Port:              M_AXI_GMEM25
   Memory:            HBM[25] (MEM_DRAM)

   Argument:          table_HBM26
   Register Offset:   0x148
   Port:              M_AXI_GMEM26
   Memory:            HBM[26] (MEM_DRAM)

   Argument:          table_HBM27
   Register Offset:   0x154
   Port:              M_AXI_GMEM27
   Memory:            HBM[27] (MEM_DRAM)

   Argument:          out_PLRAM
   Register Offset:   0x160
   Port:              M_AXI_GMEM34
   Memory:            PLRAM[0] (MEM_DRAM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2 - Wed Nov  6 21:39:14 MST 2019 (SW BUILD: 2708876)
   Command Line:  v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.hw.xclbin xclbin/vadd.hw.xo 
   Options:       -t hw
                  --config design.cfg
                  --save-temps
                  --report estimate
                  --temp_dir ./_x.hw/vadd
                  -l
                  --profile_kernel data:all:all:all:all
                  -oxclbin/vadd.hw.xclbin xclbin/vadd.hw.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
