

================================================================
== Vitis HLS Report for 'conv_combined'
================================================================
* Date:           Fri May  6 15:13:16 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_28_1_VITIS_LOOP_29_2                  |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_31_3                                 |        ?|        ?|     2 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_32_4                               |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8  |        ?|        ?|         1|          1|          1|      ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 14 }
  Pipeline-1 : II = 1, D = 1, States = { 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 15 16 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 14 
15 --> 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 15 
20 --> 23 21 19 
21 --> 22 21 
22 --> 23 
23 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop" [conv_combined/main.cpp:4]   --->   Operation 24 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW" [conv_combined/main.cpp:4]   --->   Operation 25 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH" [conv_combined/main.cpp:4]   --->   Operation 26 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W" [conv_combined/main.cpp:4]   --->   Operation 27 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H" [conv_combined/main.cpp:4]   --->   Operation 28 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 29 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_1, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_1, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_1, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dwt, void @empty_1, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dwt"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_1, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_1, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %db"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %db, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_4, void @empty_6, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_4, void @empty, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%b_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b" [conv_combined/main.cpp:4]   --->   Operation 62 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i32 %H_read, i32 1" [conv_combined/main.cpp:23]   --->   Operation 63 'add' 'add_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 64 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%outH = sub i32 %add_ln23, i32 %FH_read" [conv_combined/main.cpp:23]   --->   Operation 64 'sub' 'outH' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 65 [1/1] (2.47ns)   --->   "%cmp5270 = icmp_sgt  i32 %outH, i32 0" [conv_combined/main.cpp:23]   --->   Operation 65 'icmp' 'cmp5270' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%r_V_1 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %x"   --->   Operation 66 'read' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%wt_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %wt"   --->   Operation 67 'read' 'wt_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %fwprop_read, void, void" [conv_combined/main.cpp:26]   --->   Operation 68 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %cmp5270, void %._crit_edge274, void %.lr.ph295" [conv_combined/main.cpp:42]   --->   Operation 69 'br' 'br_ln42' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i32 %FH_read" [conv_combined/main.cpp:42]   --->   Operation 70 'zext' 'zext_ln42' <Predicate = (!fwprop_read & cmp5270)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i32 %FW_read" [conv_combined/main.cpp:42]   --->   Operation 71 'zext' 'zext_ln42_1' <Predicate = (!fwprop_read & cmp5270)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (6.91ns)   --->   "%mul_ln42_1 = mul i64 %zext_ln42, i64 %zext_ln42_1" [conv_combined/main.cpp:42]   --->   Operation 72 'mul' 'mul_ln42_1' <Predicate = (!fwprop_read & cmp5270)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %cmp5270, void %._crit_edge274, void %.lr.ph273" [conv_combined/main.cpp:28]   --->   Operation 73 'br' 'br_ln28' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %r_V_1" [conv_combined/main.cpp:28]   --->   Operation 74 'sext' 'sext_ln28' <Predicate = (fwprop_read & cmp5270)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i16 %wt_read" [conv_combined/main.cpp:28]   --->   Operation 75 'sext' 'sext_ln28_1' <Predicate = (fwprop_read & cmp5270)> <Delay = 0.00>
ST_2 : Operation 76 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln28 = mul i23 %sext_ln28_1, i23 %sext_ln28" [conv_combined/main.cpp:28]   --->   Operation 76 'mul' 'mul_ln28' <Predicate = (fwprop_read & cmp5270)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42 = add i32 %W_read, i32 1" [conv_combined/main.cpp:42]   --->   Operation 77 'add' 'add_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 78 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln42 = sub i32 %add_ln42, i32 %FW_read" [conv_combined/main.cpp:42]   --->   Operation 78 'sub' 'sub_ln42' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 79 [1/2] (6.91ns)   --->   "%mul_ln42_1 = mul i64 %zext_ln42, i64 %zext_ln42_1" [conv_combined/main.cpp:42]   --->   Operation 79 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty_19 = trunc i32 %outH" [conv_combined/main.cpp:23]   --->   Operation 80 'trunc' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i32 %sub_ln42" [conv_combined/main.cpp:42]   --->   Operation 81 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i64 %mul_ln42_1" [conv_combined/main.cpp:42]   --->   Operation 82 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [5/5] (6.97ns)   --->   "%mul_ln42_2 = mul i96 %zext_ln42_2, i96 %zext_ln42_3" [conv_combined/main.cpp:42]   --->   Operation 83 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 84 [4/5] (6.97ns)   --->   "%mul_ln42_2 = mul i96 %zext_ln42_2, i96 %zext_ln42_3" [conv_combined/main.cpp:42]   --->   Operation 84 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 85 [3/5] (6.97ns)   --->   "%mul_ln42_2 = mul i96 %zext_ln42_2, i96 %zext_ln42_3" [conv_combined/main.cpp:42]   --->   Operation 85 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 86 [2/5] (6.97ns)   --->   "%mul_ln42_2 = mul i96 %zext_ln42_2, i96 %zext_ln42_3" [conv_combined/main.cpp:42]   --->   Operation 86 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 87 [1/5] (6.97ns)   --->   "%mul_ln42_2 = mul i96 %zext_ln42_2, i96 %zext_ln42_3" [conv_combined/main.cpp:42]   --->   Operation 87 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i31 %empty_19" [conv_combined/main.cpp:42]   --->   Operation 88 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i96 %mul_ln42_2" [conv_combined/main.cpp:42]   --->   Operation 89 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [5/5] (6.97ns)   --->   "%mul_ln42_3 = mul i127 %zext_ln42_4, i127 %zext_ln42_5" [conv_combined/main.cpp:42]   --->   Operation 90 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%r_V = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %dy"   --->   Operation 91 'read' 'r_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %r_V_1"   --->   Operation 92 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %r_V"   --->   Operation 93 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 94 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %wt_read"   --->   Operation 95 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln42 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1" [conv_combined/main.cpp:42]   --->   Operation 96 'mul' 'mul_ln42' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 97 [4/5] (6.97ns)   --->   "%mul_ln42_3 = mul i127 %zext_ln42_4, i127 %zext_ln42_5" [conv_combined/main.cpp:42]   --->   Operation 97 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 98 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 98 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 99 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln42 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1" [conv_combined/main.cpp:42]   --->   Operation 99 'mul' 'mul_ln42' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 100 [3/5] (6.97ns)   --->   "%mul_ln42_3 = mul i127 %zext_ln42_4, i127 %zext_ln42_5" [conv_combined/main.cpp:42]   --->   Operation 100 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 101 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 101 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 102 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln42 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1" [conv_combined/main.cpp:42]   --->   Operation 102 'mul' 'mul_ln42' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 103 [2/5] (6.97ns)   --->   "%mul_ln42_3 = mul i127 %zext_ln42_4, i127 %zext_ln42_5" [conv_combined/main.cpp:42]   --->   Operation 103 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 104 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 104 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 105 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln42 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1" [conv_combined/main.cpp:42]   --->   Operation 105 'mul' 'mul_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 106 [1/5] (6.97ns)   --->   "%mul_ln42_3 = mul i127 %zext_ln42_4, i127 %zext_ln42_5" [conv_combined/main.cpp:42]   --->   Operation 106 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (1.58ns)   --->   "%br_ln42 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51" [conv_combined/main.cpp:42]   --->   Operation 107 'br' 'br_ln42' <Predicate = true> <Delay = 1.58>

State 14 <SV = 13> <Delay = 5.32>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%indvar_flatten38 = phi i127 0, void %.lr.ph295, i127 %add_ln42_1, void %._crit_edge290.loopexit" [conv_combined/main.cpp:42]   --->   Operation 108 'phi' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (5.32ns)   --->   "%add_ln42_1 = add i127 %indvar_flatten38, i127 1" [conv_combined/main.cpp:42]   --->   Operation 109 'add' 'add_ln42_1' <Predicate = true> <Delay = 5.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (3.46ns)   --->   "%icmp_ln42 = icmp_eq  i127 %indvar_flatten38, i127 %mul_ln42_3" [conv_combined/main.cpp:42]   --->   Operation 111 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 3.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %._crit_edge290.loopexit, void %._crit_edge274.loopexit" [conv_combined/main.cpp:42]   --->   Operation 112 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8_str"   --->   Operation 113 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 114 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_6_VITIS_LOOP_44_7_VITIS_LOOP_45_8_str"   --->   Operation 115 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 116 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_7_VITIS_LOOP_45_8_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 118 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [conv_combined/main.cpp:45]   --->   Operation 119 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%lhs = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %dwt"   --->   Operation 120 'read' 'lhs' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0"   --->   Operation 121 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (2.28ns)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1118"   --->   Operation 122 'add' 'ret_V' <Predicate = (!icmp_ln42)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 123 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln708 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %dwt, i16 %trunc_ln1"   --->   Operation 124 'write' 'write_ln708' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%lhs_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %dx"   --->   Operation 125 'read' 'lhs_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs_2, i7 0"   --->   Operation 126 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (2.28ns)   --->   "%ret_V_1 = add i23 %lhs_3, i23 %mul_ln42"   --->   Operation 127 'add' 'ret_V_1' <Predicate = (!icmp_ln42)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_1, i32 7, i32 22"   --->   Operation 128 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln708 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %dx, i16 %trunc_ln708_1"   --->   Operation 129 'write' 'write_ln708' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51"   --->   Operation 130 'br' 'br_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge274"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!fwprop_read & cmp5270)> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [conv_combined/main.cpp:56]   --->   Operation 132 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 4.37>
ST_16 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28 = add i32 %W_read, i32 1" [conv_combined/main.cpp:28]   --->   Operation 133 'add' 'add_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 134 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln28 = sub i32 %add_ln28, i32 %FW_read" [conv_combined/main.cpp:28]   --->   Operation 134 'sub' 'sub_ln28' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 135 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln28 = mul i23 %sext_ln28_1, i23 %sext_ln28" [conv_combined/main.cpp:28]   --->   Operation 135 'mul' 'mul_ln28' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 3> <Delay = 6.91>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i32 %outH"   --->   Operation 136 'trunc' 'trunc_ln1116' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln28 = mul i23 %sext_ln28_1, i23 %sext_ln28" [conv_combined/main.cpp:28]   --->   Operation 137 'mul' 'mul_ln28' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%cast = zext i31 %trunc_ln1116"   --->   Operation 138 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %sub_ln28" [conv_combined/main.cpp:28]   --->   Operation 139 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 140 [2/2] (6.91ns)   --->   "%bound = mul i63 %cast, i63 %cast1"   --->   Operation 140 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 4> <Delay = 6.91>
ST_18 : Operation 141 [1/1] (2.47ns)   --->   "%cmp9258 = icmp_sgt  i32 %FW_read, i32 0" [conv_combined/main.cpp:4]   --->   Operation 141 'icmp' 'cmp9258' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln28 = mul i23 %sext_ln28_1, i23 %sext_ln28" [conv_combined/main.cpp:28]   --->   Operation 142 'mul' 'mul_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 143 [1/2] (6.91ns)   --->   "%bound = mul i63 %cast, i63 %cast1"   --->   Operation 143 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (1.58ns)   --->   "%br_ln28 = br void" [conv_combined/main.cpp:28]   --->   Operation 144 'br' 'br_ln28' <Predicate = true> <Delay = 1.58>

State 19 <SV = 5> <Delay = 3.49>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph273, i63 %add_ln28_1, void %._crit_edge264.loopexit" [conv_combined/main.cpp:28]   --->   Operation 145 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (3.49ns)   --->   "%add_ln28_1 = add i63 %indvar_flatten, i63 1" [conv_combined/main.cpp:28]   --->   Operation 146 'add' 'add_ln28_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (2.78ns)   --->   "%icmp_ln28 = icmp_eq  i63 %indvar_flatten, i63 %bound" [conv_combined/main.cpp:28]   --->   Operation 147 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %._crit_edge269.loopexit, void %._crit_edge274.loopexit51" [conv_combined/main.cpp:28]   --->   Operation 148 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_1_VITIS_LOOP_29_2_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [conv_combined/main.cpp:29]   --->   Operation 150 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %y, i16 %b_read" [conv_combined/main.cpp:30]   --->   Operation 151 'write' 'write_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (1.58ns)   --->   "%br_ln31 = br void" [conv_combined/main.cpp:31]   --->   Operation 152 'br' 'br_ln31' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge274"   --->   Operation 153 'br' 'br_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 20 <SV = 6> <Delay = 2.55>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%empty = phi i16 %empty_18, void %._crit_edge, i16 %b_read, void %._crit_edge269.loopexit"   --->   Operation 154 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%fh = phi i32 %add_ln31, void %._crit_edge, i32 0, void %._crit_edge269.loopexit" [conv_combined/main.cpp:31]   --->   Operation 155 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (2.55ns)   --->   "%add_ln31 = add i32 %fh, i32 1" [conv_combined/main.cpp:31]   --->   Operation 156 'add' 'add_ln31' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 157 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i32 %fh, i32 %FH_read" [conv_combined/main.cpp:31]   --->   Operation 157 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split, void %._crit_edge264.loopexit" [conv_combined/main.cpp:31]   --->   Operation 158 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [conv_combined/main.cpp:31]   --->   Operation 159 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (1.58ns)   --->   "%br_ln32 = br i1 %cmp9258, void %._crit_edge, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98.preheader" [conv_combined/main.cpp:32]   --->   Operation 160 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_20 : Operation 161 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln31 & cmp9258)> <Delay = 1.58>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 162 'br' 'br_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 21 <SV = 7> <Delay = 2.52>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%fw_1 = phi i31 %add_ln32, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98.split, i31 0, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98.preheader"   --->   Operation 163 'phi' 'fw_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%lhs_4 = phi i16 %trunc_ln708_2, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98.split, i16 %empty, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98.preheader"   --->   Operation 164 'phi' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (2.52ns)   --->   "%add_ln32 = add i31 %fw_1, i31 1"   --->   Operation 165 'add' 'add_ln32' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%fw_1_cast = zext i31 %fw_1"   --->   Operation 166 'zext' 'fw_1_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 167 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_eq  i32 %fw_1_cast, i32 %FW_read" [conv_combined/main.cpp:32]   --->   Operation 168 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 169 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98.split, void %._crit_edge.loopexit" [conv_combined/main.cpp:32]   --->   Operation 170 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [conv_combined/main.cpp:32]   --->   Operation 171 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%lhs_5 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs_4, i7 0"   --->   Operation 172 'bitconcatenate' 'lhs_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (2.28ns)   --->   "%ret_V_2 = add i23 %lhs_5, i23 %mul_ln28"   --->   Operation 173 'add' 'ret_V_2' <Predicate = (!icmp_ln32)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_2, i32 7, i32 22"   --->   Operation 174 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 22 <SV = 8> <Delay = 1.58>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln727 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %y, i16 %lhs_4"   --->   Operation 176 'write' 'write_ln727' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (1.58ns)   --->   "%br_ln31 = br void %._crit_edge" [conv_combined/main.cpp:31]   --->   Operation 177 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>

State 23 <SV = 9> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%empty_18 = phi i16 %lhs_4, void %._crit_edge.loopexit, i16 %empty, void %.split"   --->   Operation 178 'phi' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 179 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'fwprop' (conv_combined/main.cpp:4) [47]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_1', conv_combined/main.cpp:42) [73]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_1', conv_combined/main.cpp:42) [73]  (6.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_2', conv_combined/main.cpp:42) [76]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_2', conv_combined/main.cpp:42) [76]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_2', conv_combined/main.cpp:42) [76]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_2', conv_combined/main.cpp:42) [76]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_2', conv_combined/main.cpp:42) [76]  (6.98 ns)

 <State 9>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_3', conv_combined/main.cpp:42) [79]  (6.98 ns)

 <State 10>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_3', conv_combined/main.cpp:42) [79]  (6.98 ns)

 <State 11>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_3', conv_combined/main.cpp:42) [79]  (6.98 ns)

 <State 12>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_3', conv_combined/main.cpp:42) [79]  (6.98 ns)

 <State 13>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_3', conv_combined/main.cpp:42) [79]  (6.98 ns)

 <State 14>: 5.32ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten38', conv_combined/main.cpp:42) with incoming values : ('add_ln42_1', conv_combined/main.cpp:42) [82]  (0 ns)
	'add' operation ('add_ln42_1', conv_combined/main.cpp:42) [83]  (5.32 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln28', conv_combined/main.cpp:28) [112]  (0 ns)
	'sub' operation ('sub_ln28', conv_combined/main.cpp:28) [113]  (4.37 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [120]  (6.91 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [120]  (6.91 ns)

 <State 19>: 3.49ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', conv_combined/main.cpp:28) with incoming values : ('add_ln28_1', conv_combined/main.cpp:28) [123]  (0 ns)
	'add' operation ('add_ln28_1', conv_combined/main.cpp:28) [124]  (3.49 ns)

 <State 20>: 2.55ns
The critical path consists of the following:
	'phi' operation ('fh', conv_combined/main.cpp:31) with incoming values : ('add_ln31', conv_combined/main.cpp:31) [134]  (0 ns)
	'add' operation ('add_ln31', conv_combined/main.cpp:31) [135]  (2.55 ns)

 <State 21>: 2.52ns
The critical path consists of the following:
	'phi' operation ('fw_1') with incoming values : ('add_ln32') [144]  (0 ns)
	'add' operation ('add_ln32') [146]  (2.52 ns)

 <State 22>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('lhs') with incoming values : ('b', conv_combined/main.cpp:4) ('trunc_ln708_2') [162]  (1.59 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
