Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 86ae9a75e6f044ffa1a070bb372fbb39 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topset_behav xil_defaultlib.topset xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'frequency' [E:/lab4/lab4/lab4.srcs/sources_1/new/top.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'frequency' [E:/lab4/lab4/lab4.srcs/sources_1/new/top.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.decoder_4to16
Compiling module xil_defaultlib.show_numbers
Compiling module xil_defaultlib.fsm_controller
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.selector_2_to_1
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.data_path_top
Compiling module xil_defaultlib.topset
Compiling module xil_defaultlib.glbl
Built simulation snapshot topset_behav
