#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000232b1cd0250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000232b1d47900_0 .net "PC", 31 0, v00000232b1d0bd40_0;  1 drivers
v00000232b1d48440_0 .var "clk", 0 0;
v00000232b1d486c0_0 .net "clkout", 0 0, L_00000232b1d49710;  1 drivers
v00000232b1d47540_0 .net "cycles_consumed", 31 0, v00000232b1d48b20_0;  1 drivers
v00000232b1d48940_0 .var "rst", 0 0;
S_00000232b1cd0570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000232b1cd0250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000232b1ce5930 .param/l "RType" 0 4 2, C4<000000>;
P_00000232b1ce5968 .param/l "add" 0 4 5, C4<100000>;
P_00000232b1ce59a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000232b1ce59d8 .param/l "addu" 0 4 5, C4<100001>;
P_00000232b1ce5a10 .param/l "and_" 0 4 5, C4<100100>;
P_00000232b1ce5a48 .param/l "andi" 0 4 8, C4<001100>;
P_00000232b1ce5a80 .param/l "beq" 0 4 10, C4<000100>;
P_00000232b1ce5ab8 .param/l "bne" 0 4 10, C4<000101>;
P_00000232b1ce5af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000232b1ce5b28 .param/l "j" 0 4 12, C4<000010>;
P_00000232b1ce5b60 .param/l "jal" 0 4 12, C4<000011>;
P_00000232b1ce5b98 .param/l "jr" 0 4 6, C4<001000>;
P_00000232b1ce5bd0 .param/l "lw" 0 4 8, C4<100011>;
P_00000232b1ce5c08 .param/l "nor_" 0 4 5, C4<100111>;
P_00000232b1ce5c40 .param/l "or_" 0 4 5, C4<100101>;
P_00000232b1ce5c78 .param/l "ori" 0 4 8, C4<001101>;
P_00000232b1ce5cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000232b1ce5ce8 .param/l "sll" 0 4 6, C4<000000>;
P_00000232b1ce5d20 .param/l "slt" 0 4 5, C4<101010>;
P_00000232b1ce5d58 .param/l "slti" 0 4 8, C4<101010>;
P_00000232b1ce5d90 .param/l "srl" 0 4 6, C4<000010>;
P_00000232b1ce5dc8 .param/l "sub" 0 4 5, C4<100010>;
P_00000232b1ce5e00 .param/l "subu" 0 4 5, C4<100011>;
P_00000232b1ce5e38 .param/l "sw" 0 4 8, C4<101011>;
P_00000232b1ce5e70 .param/l "xor_" 0 4 5, C4<100110>;
P_00000232b1ce5ea8 .param/l "xori" 0 4 8, C4<001110>;
L_00000232b1d49940 .functor NOT 1, v00000232b1d48940_0, C4<0>, C4<0>, C4<0>;
L_00000232b1d498d0 .functor NOT 1, v00000232b1d48940_0, C4<0>, C4<0>, C4<0>;
L_00000232b1d499b0 .functor NOT 1, v00000232b1d48940_0, C4<0>, C4<0>, C4<0>;
L_00000232b1d497f0 .functor NOT 1, v00000232b1d48940_0, C4<0>, C4<0>, C4<0>;
L_00000232b1d48fa0 .functor NOT 1, v00000232b1d48940_0, C4<0>, C4<0>, C4<0>;
L_00000232b1d49320 .functor NOT 1, v00000232b1d48940_0, C4<0>, C4<0>, C4<0>;
L_00000232b1d49a20 .functor NOT 1, v00000232b1d48940_0, C4<0>, C4<0>, C4<0>;
L_00000232b1d48d70 .functor NOT 1, v00000232b1d48940_0, C4<0>, C4<0>, C4<0>;
L_00000232b1d49710 .functor OR 1, v00000232b1d48440_0, v00000232b1cd7fa0_0, C4<0>, C4<0>;
L_00000232b1d49240 .functor OR 1, L_00000232b1d93330, L_00000232b1d92890, C4<0>, C4<0>;
L_00000232b1d48f30 .functor AND 1, L_00000232b1d93470, L_00000232b1d93150, C4<1>, C4<1>;
L_00000232b1d49010 .functor NOT 1, v00000232b1d48940_0, C4<0>, C4<0>, C4<0>;
L_00000232b1d48de0 .functor OR 1, L_00000232b1d938d0, L_00000232b1d91f30, C4<0>, C4<0>;
L_00000232b1d49b00 .functor OR 1, L_00000232b1d48de0, L_00000232b1d92bb0, C4<0>, C4<0>;
L_00000232b1d49160 .functor OR 1, L_00000232b1d92d90, L_00000232b1da53f0, C4<0>, C4<0>;
L_00000232b1d49080 .functor AND 1, L_00000232b1d91df0, L_00000232b1d49160, C4<1>, C4<1>;
L_00000232b1d49b70 .functor OR 1, L_00000232b1da4770, L_00000232b1da4e50, C4<0>, C4<0>;
L_00000232b1d49390 .functor AND 1, L_00000232b1da4310, L_00000232b1d49b70, C4<1>, C4<1>;
L_00000232b1d490f0 .functor NOT 1, L_00000232b1d49710, C4<0>, C4<0>, C4<0>;
v00000232b1d0bde0_0 .net "ALUOp", 3 0, v00000232b1cd7f00_0;  1 drivers
v00000232b1d0b3e0_0 .net "ALUResult", 31 0, v00000232b1d0a6c0_0;  1 drivers
v00000232b1d0be80_0 .net "ALUSrc", 0 0, v00000232b1cd8b80_0;  1 drivers
v00000232b1d0c270_0 .net "ALUin2", 31 0, L_00000232b1da3d70;  1 drivers
v00000232b1d0de90_0 .net "MemReadEn", 0 0, v00000232b1cd7780_0;  1 drivers
v00000232b1d0bff0_0 .net "MemWriteEn", 0 0, v00000232b1cd8680_0;  1 drivers
v00000232b1d0cf90_0 .net "MemtoReg", 0 0, v00000232b1cd8860_0;  1 drivers
v00000232b1d0ce50_0 .net "PC", 31 0, v00000232b1d0bd40_0;  alias, 1 drivers
v00000232b1d0c090_0 .net "PCPlus1", 31 0, L_00000232b1d93290;  1 drivers
v00000232b1d0d670_0 .net "PCsrc", 0 0, v00000232b1d0a800_0;  1 drivers
v00000232b1d0cef0_0 .net "RegDst", 0 0, v00000232b1cd78c0_0;  1 drivers
v00000232b1d0d0d0_0 .net "RegWriteEn", 0 0, v00000232b1cd8e00_0;  1 drivers
v00000232b1d0d5d0_0 .net "WriteRegister", 4 0, L_00000232b1d93010;  1 drivers
v00000232b1d0d8f0_0 .net *"_ivl_0", 0 0, L_00000232b1d49940;  1 drivers
L_00000232b1d49ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000232b1d0d490_0 .net/2u *"_ivl_10", 4 0, L_00000232b1d49ca0;  1 drivers
L_00000232b1d4a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d0d710_0 .net *"_ivl_101", 15 0, L_00000232b1d4a090;  1 drivers
v00000232b1d0c450_0 .net *"_ivl_102", 31 0, L_00000232b1d92070;  1 drivers
L_00000232b1d4a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d0cd10_0 .net *"_ivl_105", 25 0, L_00000232b1d4a0d8;  1 drivers
L_00000232b1d4a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d0d7b0_0 .net/2u *"_ivl_106", 31 0, L_00000232b1d4a120;  1 drivers
v00000232b1d0c3b0_0 .net *"_ivl_108", 0 0, L_00000232b1d93470;  1 drivers
L_00000232b1d4a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000232b1d0dcb0_0 .net/2u *"_ivl_110", 5 0, L_00000232b1d4a168;  1 drivers
v00000232b1d0c4f0_0 .net *"_ivl_112", 0 0, L_00000232b1d93150;  1 drivers
v00000232b1d0c310_0 .net *"_ivl_115", 0 0, L_00000232b1d48f30;  1 drivers
v00000232b1d0dad0_0 .net *"_ivl_116", 47 0, L_00000232b1d92430;  1 drivers
L_00000232b1d4a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d0d530_0 .net *"_ivl_119", 15 0, L_00000232b1d4a1b0;  1 drivers
L_00000232b1d49ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000232b1d0dd50_0 .net/2u *"_ivl_12", 5 0, L_00000232b1d49ce8;  1 drivers
v00000232b1d0d990_0 .net *"_ivl_120", 47 0, L_00000232b1d91d50;  1 drivers
L_00000232b1d4a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d0d850_0 .net *"_ivl_123", 15 0, L_00000232b1d4a1f8;  1 drivers
v00000232b1d0d2b0_0 .net *"_ivl_125", 0 0, L_00000232b1d92750;  1 drivers
v00000232b1d0ca90_0 .net *"_ivl_126", 31 0, L_00000232b1d92f70;  1 drivers
v00000232b1d0d030_0 .net *"_ivl_128", 47 0, L_00000232b1d93830;  1 drivers
v00000232b1d0ddf0_0 .net *"_ivl_130", 47 0, L_00000232b1d936f0;  1 drivers
v00000232b1d0cc70_0 .net *"_ivl_132", 47 0, L_00000232b1d93a10;  1 drivers
v00000232b1d0d170_0 .net *"_ivl_134", 47 0, L_00000232b1d929d0;  1 drivers
v00000232b1d0da30_0 .net *"_ivl_14", 0 0, L_00000232b1d477c0;  1 drivers
v00000232b1d0d210_0 .net *"_ivl_140", 0 0, L_00000232b1d49010;  1 drivers
L_00000232b1d4a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d0c1d0_0 .net/2u *"_ivl_142", 31 0, L_00000232b1d4a288;  1 drivers
L_00000232b1d4a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000232b1d0db70_0 .net/2u *"_ivl_146", 5 0, L_00000232b1d4a360;  1 drivers
v00000232b1d0dc10_0 .net *"_ivl_148", 0 0, L_00000232b1d938d0;  1 drivers
L_00000232b1d4a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000232b1d0c590_0 .net/2u *"_ivl_150", 5 0, L_00000232b1d4a3a8;  1 drivers
v00000232b1d0c130_0 .net *"_ivl_152", 0 0, L_00000232b1d91f30;  1 drivers
v00000232b1d0cdb0_0 .net *"_ivl_155", 0 0, L_00000232b1d48de0;  1 drivers
L_00000232b1d4a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000232b1d0cb30_0 .net/2u *"_ivl_156", 5 0, L_00000232b1d4a3f0;  1 drivers
v00000232b1d0d350_0 .net *"_ivl_158", 0 0, L_00000232b1d92bb0;  1 drivers
L_00000232b1d49d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000232b1d0c630_0 .net/2u *"_ivl_16", 4 0, L_00000232b1d49d30;  1 drivers
v00000232b1d0d3f0_0 .net *"_ivl_161", 0 0, L_00000232b1d49b00;  1 drivers
L_00000232b1d4a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d0c6d0_0 .net/2u *"_ivl_162", 15 0, L_00000232b1d4a438;  1 drivers
v00000232b1d0c770_0 .net *"_ivl_164", 31 0, L_00000232b1d93ab0;  1 drivers
v00000232b1d0cbd0_0 .net *"_ivl_167", 0 0, L_00000232b1d93b50;  1 drivers
v00000232b1d0c810_0 .net *"_ivl_168", 15 0, L_00000232b1d92cf0;  1 drivers
v00000232b1d0c8b0_0 .net *"_ivl_170", 31 0, L_00000232b1d92570;  1 drivers
v00000232b1d0c9f0_0 .net *"_ivl_174", 31 0, L_00000232b1d921b0;  1 drivers
L_00000232b1d4a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d0c950_0 .net *"_ivl_177", 25 0, L_00000232b1d4a480;  1 drivers
L_00000232b1d4a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d45670_0 .net/2u *"_ivl_178", 31 0, L_00000232b1d4a4c8;  1 drivers
v00000232b1d467f0_0 .net *"_ivl_180", 0 0, L_00000232b1d91df0;  1 drivers
L_00000232b1d4a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d44f90_0 .net/2u *"_ivl_182", 5 0, L_00000232b1d4a510;  1 drivers
v00000232b1d45b70_0 .net *"_ivl_184", 0 0, L_00000232b1d92d90;  1 drivers
L_00000232b1d4a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000232b1d46930_0 .net/2u *"_ivl_186", 5 0, L_00000232b1d4a558;  1 drivers
v00000232b1d45df0_0 .net *"_ivl_188", 0 0, L_00000232b1da53f0;  1 drivers
v00000232b1d45710_0 .net *"_ivl_19", 4 0, L_00000232b1d47fe0;  1 drivers
v00000232b1d46750_0 .net *"_ivl_191", 0 0, L_00000232b1d49160;  1 drivers
v00000232b1d45210_0 .net *"_ivl_193", 0 0, L_00000232b1d49080;  1 drivers
L_00000232b1d4a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000232b1d466b0_0 .net/2u *"_ivl_194", 5 0, L_00000232b1d4a5a0;  1 drivers
v00000232b1d45c10_0 .net *"_ivl_196", 0 0, L_00000232b1da5210;  1 drivers
L_00000232b1d4a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000232b1d46110_0 .net/2u *"_ivl_198", 31 0, L_00000232b1d4a5e8;  1 drivers
L_00000232b1d49c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d46430_0 .net/2u *"_ivl_2", 5 0, L_00000232b1d49c58;  1 drivers
v00000232b1d45fd0_0 .net *"_ivl_20", 4 0, L_00000232b1d48260;  1 drivers
v00000232b1d461b0_0 .net *"_ivl_200", 31 0, L_00000232b1da46d0;  1 drivers
v00000232b1d45030_0 .net *"_ivl_204", 31 0, L_00000232b1da5990;  1 drivers
L_00000232b1d4a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d457b0_0 .net *"_ivl_207", 25 0, L_00000232b1d4a630;  1 drivers
L_00000232b1d4a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d45e90_0 .net/2u *"_ivl_208", 31 0, L_00000232b1d4a678;  1 drivers
v00000232b1d46250_0 .net *"_ivl_210", 0 0, L_00000232b1da4310;  1 drivers
L_00000232b1d4a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d462f0_0 .net/2u *"_ivl_212", 5 0, L_00000232b1d4a6c0;  1 drivers
v00000232b1d469d0_0 .net *"_ivl_214", 0 0, L_00000232b1da4770;  1 drivers
L_00000232b1d4a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000232b1d46610_0 .net/2u *"_ivl_216", 5 0, L_00000232b1d4a708;  1 drivers
v00000232b1d46890_0 .net *"_ivl_218", 0 0, L_00000232b1da4e50;  1 drivers
v00000232b1d46a70_0 .net *"_ivl_221", 0 0, L_00000232b1d49b70;  1 drivers
v00000232b1d45f30_0 .net *"_ivl_223", 0 0, L_00000232b1d49390;  1 drivers
L_00000232b1d4a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000232b1d46b10_0 .net/2u *"_ivl_224", 5 0, L_00000232b1d4a750;  1 drivers
v00000232b1d464d0_0 .net *"_ivl_226", 0 0, L_00000232b1da5a30;  1 drivers
v00000232b1d45850_0 .net *"_ivl_228", 31 0, L_00000232b1da5350;  1 drivers
v00000232b1d452b0_0 .net *"_ivl_24", 0 0, L_00000232b1d499b0;  1 drivers
L_00000232b1d49d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000232b1d458f0_0 .net/2u *"_ivl_26", 4 0, L_00000232b1d49d78;  1 drivers
v00000232b1d46390_0 .net *"_ivl_29", 4 0, L_00000232b1d484e0;  1 drivers
v00000232b1d45ad0_0 .net *"_ivl_32", 0 0, L_00000232b1d497f0;  1 drivers
L_00000232b1d49dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000232b1d45170_0 .net/2u *"_ivl_34", 4 0, L_00000232b1d49dc0;  1 drivers
v00000232b1d45cb0_0 .net *"_ivl_37", 4 0, L_00000232b1d48620;  1 drivers
v00000232b1d45d50_0 .net *"_ivl_40", 0 0, L_00000232b1d48fa0;  1 drivers
L_00000232b1d49e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d45a30_0 .net/2u *"_ivl_42", 15 0, L_00000232b1d49e08;  1 drivers
v00000232b1d44d10_0 .net *"_ivl_45", 15 0, L_00000232b1d92e30;  1 drivers
v00000232b1d46570_0 .net *"_ivl_48", 0 0, L_00000232b1d49320;  1 drivers
v00000232b1d44c70_0 .net *"_ivl_5", 5 0, L_00000232b1d47ea0;  1 drivers
L_00000232b1d49e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d44db0_0 .net/2u *"_ivl_50", 36 0, L_00000232b1d49e50;  1 drivers
L_00000232b1d49e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d44e50_0 .net/2u *"_ivl_52", 31 0, L_00000232b1d49e98;  1 drivers
v00000232b1d44ef0_0 .net *"_ivl_55", 4 0, L_00000232b1d935b0;  1 drivers
v00000232b1d450d0_0 .net *"_ivl_56", 36 0, L_00000232b1d92250;  1 drivers
v00000232b1d45350_0 .net *"_ivl_58", 36 0, L_00000232b1d92ed0;  1 drivers
v00000232b1d45990_0 .net *"_ivl_62", 0 0, L_00000232b1d49a20;  1 drivers
L_00000232b1d49ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d453f0_0 .net/2u *"_ivl_64", 5 0, L_00000232b1d49ee0;  1 drivers
v00000232b1d46070_0 .net *"_ivl_67", 5 0, L_00000232b1d91e90;  1 drivers
v00000232b1d45490_0 .net *"_ivl_70", 0 0, L_00000232b1d48d70;  1 drivers
L_00000232b1d49f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d45530_0 .net/2u *"_ivl_72", 57 0, L_00000232b1d49f28;  1 drivers
L_00000232b1d49f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d455d0_0 .net/2u *"_ivl_74", 31 0, L_00000232b1d49f70;  1 drivers
v00000232b1d47180_0 .net *"_ivl_77", 25 0, L_00000232b1d922f0;  1 drivers
v00000232b1d48120_0 .net *"_ivl_78", 57 0, L_00000232b1d92610;  1 drivers
v00000232b1d47b80_0 .net *"_ivl_8", 0 0, L_00000232b1d498d0;  1 drivers
v00000232b1d489e0_0 .net *"_ivl_80", 57 0, L_00000232b1d93970;  1 drivers
L_00000232b1d49fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000232b1d479a0_0 .net/2u *"_ivl_84", 31 0, L_00000232b1d49fb8;  1 drivers
L_00000232b1d4a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000232b1d46f00_0 .net/2u *"_ivl_88", 5 0, L_00000232b1d4a000;  1 drivers
v00000232b1d46e60_0 .net *"_ivl_90", 0 0, L_00000232b1d93330;  1 drivers
L_00000232b1d4a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000232b1d470e0_0 .net/2u *"_ivl_92", 5 0, L_00000232b1d4a048;  1 drivers
v00000232b1d47cc0_0 .net *"_ivl_94", 0 0, L_00000232b1d92890;  1 drivers
v00000232b1d47a40_0 .net *"_ivl_97", 0 0, L_00000232b1d49240;  1 drivers
v00000232b1d47c20_0 .net *"_ivl_98", 47 0, L_00000232b1d91fd0;  1 drivers
v00000232b1d48a80_0 .net "adderResult", 31 0, L_00000232b1d924d0;  1 drivers
v00000232b1d46d20_0 .net "address", 31 0, L_00000232b1d930b0;  1 drivers
v00000232b1d46fa0_0 .net "clk", 0 0, L_00000232b1d49710;  alias, 1 drivers
v00000232b1d48b20_0 .var "cycles_consumed", 31 0;
v00000232b1d47ae0_0 .net "extImm", 31 0, L_00000232b1d91cb0;  1 drivers
v00000232b1d47360_0 .net "funct", 5 0, L_00000232b1d93650;  1 drivers
v00000232b1d48300_0 .net "hlt", 0 0, v00000232b1cd7fa0_0;  1 drivers
v00000232b1d46c80_0 .net "imm", 15 0, L_00000232b1d926b0;  1 drivers
v00000232b1d48080_0 .net "immediate", 31 0, L_00000232b1da5530;  1 drivers
v00000232b1d483a0_0 .net "input_clk", 0 0, v00000232b1d48440_0;  1 drivers
v00000232b1d48760_0 .net "instruction", 31 0, L_00000232b1d933d0;  1 drivers
v00000232b1d46dc0_0 .net "memoryReadData", 31 0, v00000232b1d0b0c0_0;  1 drivers
v00000232b1d47d60_0 .net "nextPC", 31 0, L_00000232b1d927f0;  1 drivers
v00000232b1d48800_0 .net "opcode", 5 0, L_00000232b1d47720;  1 drivers
v00000232b1d488a0_0 .net "rd", 4 0, L_00000232b1d47860;  1 drivers
v00000232b1d474a0_0 .net "readData1", 31 0, L_00000232b1d49400;  1 drivers
v00000232b1d47040_0 .net "readData1_w", 31 0, L_00000232b1da5490;  1 drivers
v00000232b1d47f40_0 .net "readData2", 31 0, L_00000232b1d49a90;  1 drivers
v00000232b1d47220_0 .net "rs", 4 0, L_00000232b1d48580;  1 drivers
v00000232b1d47e00_0 .net "rst", 0 0, v00000232b1d48940_0;  1 drivers
v00000232b1d472c0_0 .net "rt", 4 0, L_00000232b1d92a70;  1 drivers
v00000232b1d481c0_0 .net "shamt", 31 0, L_00000232b1d92390;  1 drivers
v00000232b1d47680_0 .net "wire_instruction", 31 0, L_00000232b1d49550;  1 drivers
v00000232b1d475e0_0 .net "writeData", 31 0, L_00000232b1da4270;  1 drivers
v00000232b1d47400_0 .net "zero", 0 0, L_00000232b1da50d0;  1 drivers
L_00000232b1d47ea0 .part L_00000232b1d933d0, 26, 6;
L_00000232b1d47720 .functor MUXZ 6, L_00000232b1d47ea0, L_00000232b1d49c58, L_00000232b1d49940, C4<>;
L_00000232b1d477c0 .cmp/eq 6, L_00000232b1d47720, L_00000232b1d49ce8;
L_00000232b1d47fe0 .part L_00000232b1d933d0, 11, 5;
L_00000232b1d48260 .functor MUXZ 5, L_00000232b1d47fe0, L_00000232b1d49d30, L_00000232b1d477c0, C4<>;
L_00000232b1d47860 .functor MUXZ 5, L_00000232b1d48260, L_00000232b1d49ca0, L_00000232b1d498d0, C4<>;
L_00000232b1d484e0 .part L_00000232b1d933d0, 21, 5;
L_00000232b1d48580 .functor MUXZ 5, L_00000232b1d484e0, L_00000232b1d49d78, L_00000232b1d499b0, C4<>;
L_00000232b1d48620 .part L_00000232b1d933d0, 16, 5;
L_00000232b1d92a70 .functor MUXZ 5, L_00000232b1d48620, L_00000232b1d49dc0, L_00000232b1d497f0, C4<>;
L_00000232b1d92e30 .part L_00000232b1d933d0, 0, 16;
L_00000232b1d926b0 .functor MUXZ 16, L_00000232b1d92e30, L_00000232b1d49e08, L_00000232b1d48fa0, C4<>;
L_00000232b1d935b0 .part L_00000232b1d933d0, 6, 5;
L_00000232b1d92250 .concat [ 5 32 0 0], L_00000232b1d935b0, L_00000232b1d49e98;
L_00000232b1d92ed0 .functor MUXZ 37, L_00000232b1d92250, L_00000232b1d49e50, L_00000232b1d49320, C4<>;
L_00000232b1d92390 .part L_00000232b1d92ed0, 0, 32;
L_00000232b1d91e90 .part L_00000232b1d933d0, 0, 6;
L_00000232b1d93650 .functor MUXZ 6, L_00000232b1d91e90, L_00000232b1d49ee0, L_00000232b1d49a20, C4<>;
L_00000232b1d922f0 .part L_00000232b1d933d0, 0, 26;
L_00000232b1d92610 .concat [ 26 32 0 0], L_00000232b1d922f0, L_00000232b1d49f70;
L_00000232b1d93970 .functor MUXZ 58, L_00000232b1d92610, L_00000232b1d49f28, L_00000232b1d48d70, C4<>;
L_00000232b1d930b0 .part L_00000232b1d93970, 0, 32;
L_00000232b1d93290 .arith/sum 32, v00000232b1d0bd40_0, L_00000232b1d49fb8;
L_00000232b1d93330 .cmp/eq 6, L_00000232b1d47720, L_00000232b1d4a000;
L_00000232b1d92890 .cmp/eq 6, L_00000232b1d47720, L_00000232b1d4a048;
L_00000232b1d91fd0 .concat [ 32 16 0 0], L_00000232b1d930b0, L_00000232b1d4a090;
L_00000232b1d92070 .concat [ 6 26 0 0], L_00000232b1d47720, L_00000232b1d4a0d8;
L_00000232b1d93470 .cmp/eq 32, L_00000232b1d92070, L_00000232b1d4a120;
L_00000232b1d93150 .cmp/eq 6, L_00000232b1d93650, L_00000232b1d4a168;
L_00000232b1d92430 .concat [ 32 16 0 0], L_00000232b1d49400, L_00000232b1d4a1b0;
L_00000232b1d91d50 .concat [ 32 16 0 0], v00000232b1d0bd40_0, L_00000232b1d4a1f8;
L_00000232b1d92750 .part L_00000232b1d926b0, 15, 1;
LS_00000232b1d92f70_0_0 .concat [ 1 1 1 1], L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750;
LS_00000232b1d92f70_0_4 .concat [ 1 1 1 1], L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750;
LS_00000232b1d92f70_0_8 .concat [ 1 1 1 1], L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750;
LS_00000232b1d92f70_0_12 .concat [ 1 1 1 1], L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750;
LS_00000232b1d92f70_0_16 .concat [ 1 1 1 1], L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750;
LS_00000232b1d92f70_0_20 .concat [ 1 1 1 1], L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750;
LS_00000232b1d92f70_0_24 .concat [ 1 1 1 1], L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750;
LS_00000232b1d92f70_0_28 .concat [ 1 1 1 1], L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750, L_00000232b1d92750;
LS_00000232b1d92f70_1_0 .concat [ 4 4 4 4], LS_00000232b1d92f70_0_0, LS_00000232b1d92f70_0_4, LS_00000232b1d92f70_0_8, LS_00000232b1d92f70_0_12;
LS_00000232b1d92f70_1_4 .concat [ 4 4 4 4], LS_00000232b1d92f70_0_16, LS_00000232b1d92f70_0_20, LS_00000232b1d92f70_0_24, LS_00000232b1d92f70_0_28;
L_00000232b1d92f70 .concat [ 16 16 0 0], LS_00000232b1d92f70_1_0, LS_00000232b1d92f70_1_4;
L_00000232b1d93830 .concat [ 16 32 0 0], L_00000232b1d926b0, L_00000232b1d92f70;
L_00000232b1d936f0 .arith/sum 48, L_00000232b1d91d50, L_00000232b1d93830;
L_00000232b1d93a10 .functor MUXZ 48, L_00000232b1d936f0, L_00000232b1d92430, L_00000232b1d48f30, C4<>;
L_00000232b1d929d0 .functor MUXZ 48, L_00000232b1d93a10, L_00000232b1d91fd0, L_00000232b1d49240, C4<>;
L_00000232b1d924d0 .part L_00000232b1d929d0, 0, 32;
L_00000232b1d927f0 .functor MUXZ 32, L_00000232b1d93290, L_00000232b1d924d0, v00000232b1d0a800_0, C4<>;
L_00000232b1d933d0 .functor MUXZ 32, L_00000232b1d49550, L_00000232b1d4a288, L_00000232b1d49010, C4<>;
L_00000232b1d938d0 .cmp/eq 6, L_00000232b1d47720, L_00000232b1d4a360;
L_00000232b1d91f30 .cmp/eq 6, L_00000232b1d47720, L_00000232b1d4a3a8;
L_00000232b1d92bb0 .cmp/eq 6, L_00000232b1d47720, L_00000232b1d4a3f0;
L_00000232b1d93ab0 .concat [ 16 16 0 0], L_00000232b1d926b0, L_00000232b1d4a438;
L_00000232b1d93b50 .part L_00000232b1d926b0, 15, 1;
LS_00000232b1d92cf0_0_0 .concat [ 1 1 1 1], L_00000232b1d93b50, L_00000232b1d93b50, L_00000232b1d93b50, L_00000232b1d93b50;
LS_00000232b1d92cf0_0_4 .concat [ 1 1 1 1], L_00000232b1d93b50, L_00000232b1d93b50, L_00000232b1d93b50, L_00000232b1d93b50;
LS_00000232b1d92cf0_0_8 .concat [ 1 1 1 1], L_00000232b1d93b50, L_00000232b1d93b50, L_00000232b1d93b50, L_00000232b1d93b50;
LS_00000232b1d92cf0_0_12 .concat [ 1 1 1 1], L_00000232b1d93b50, L_00000232b1d93b50, L_00000232b1d93b50, L_00000232b1d93b50;
L_00000232b1d92cf0 .concat [ 4 4 4 4], LS_00000232b1d92cf0_0_0, LS_00000232b1d92cf0_0_4, LS_00000232b1d92cf0_0_8, LS_00000232b1d92cf0_0_12;
L_00000232b1d92570 .concat [ 16 16 0 0], L_00000232b1d926b0, L_00000232b1d92cf0;
L_00000232b1d91cb0 .functor MUXZ 32, L_00000232b1d92570, L_00000232b1d93ab0, L_00000232b1d49b00, C4<>;
L_00000232b1d921b0 .concat [ 6 26 0 0], L_00000232b1d47720, L_00000232b1d4a480;
L_00000232b1d91df0 .cmp/eq 32, L_00000232b1d921b0, L_00000232b1d4a4c8;
L_00000232b1d92d90 .cmp/eq 6, L_00000232b1d93650, L_00000232b1d4a510;
L_00000232b1da53f0 .cmp/eq 6, L_00000232b1d93650, L_00000232b1d4a558;
L_00000232b1da5210 .cmp/eq 6, L_00000232b1d47720, L_00000232b1d4a5a0;
L_00000232b1da46d0 .functor MUXZ 32, L_00000232b1d91cb0, L_00000232b1d4a5e8, L_00000232b1da5210, C4<>;
L_00000232b1da5530 .functor MUXZ 32, L_00000232b1da46d0, L_00000232b1d92390, L_00000232b1d49080, C4<>;
L_00000232b1da5990 .concat [ 6 26 0 0], L_00000232b1d47720, L_00000232b1d4a630;
L_00000232b1da4310 .cmp/eq 32, L_00000232b1da5990, L_00000232b1d4a678;
L_00000232b1da4770 .cmp/eq 6, L_00000232b1d93650, L_00000232b1d4a6c0;
L_00000232b1da4e50 .cmp/eq 6, L_00000232b1d93650, L_00000232b1d4a708;
L_00000232b1da5a30 .cmp/eq 6, L_00000232b1d47720, L_00000232b1d4a750;
L_00000232b1da5350 .functor MUXZ 32, L_00000232b1d49400, v00000232b1d0bd40_0, L_00000232b1da5a30, C4<>;
L_00000232b1da5490 .functor MUXZ 32, L_00000232b1da5350, L_00000232b1d49a90, L_00000232b1d49390, C4<>;
S_00000232b1cd0700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000232b1cd0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000232b1cc77f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000232b1d49470 .functor NOT 1, v00000232b1cd8b80_0, C4<0>, C4<0>, C4<0>;
v00000232b1cd7e60_0 .net *"_ivl_0", 0 0, L_00000232b1d49470;  1 drivers
v00000232b1cd93a0_0 .net "in1", 31 0, L_00000232b1d49a90;  alias, 1 drivers
v00000232b1cd9120_0 .net "in2", 31 0, L_00000232b1da5530;  alias, 1 drivers
v00000232b1cd9440_0 .net "out", 31 0, L_00000232b1da3d70;  alias, 1 drivers
v00000232b1cd8a40_0 .net "s", 0 0, v00000232b1cd8b80_0;  alias, 1 drivers
L_00000232b1da3d70 .functor MUXZ 32, L_00000232b1da5530, L_00000232b1d49a90, L_00000232b1d49470, C4<>;
S_00000232b1c74520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000232b1cd0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000232b1d40090 .param/l "RType" 0 4 2, C4<000000>;
P_00000232b1d400c8 .param/l "add" 0 4 5, C4<100000>;
P_00000232b1d40100 .param/l "addi" 0 4 8, C4<001000>;
P_00000232b1d40138 .param/l "addu" 0 4 5, C4<100001>;
P_00000232b1d40170 .param/l "and_" 0 4 5, C4<100100>;
P_00000232b1d401a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000232b1d401e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000232b1d40218 .param/l "bne" 0 4 10, C4<000101>;
P_00000232b1d40250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000232b1d40288 .param/l "j" 0 4 12, C4<000010>;
P_00000232b1d402c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000232b1d402f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000232b1d40330 .param/l "lw" 0 4 8, C4<100011>;
P_00000232b1d40368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000232b1d403a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000232b1d403d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000232b1d40410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000232b1d40448 .param/l "sll" 0 4 6, C4<000000>;
P_00000232b1d40480 .param/l "slt" 0 4 5, C4<101010>;
P_00000232b1d404b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000232b1d404f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000232b1d40528 .param/l "sub" 0 4 5, C4<100010>;
P_00000232b1d40560 .param/l "subu" 0 4 5, C4<100011>;
P_00000232b1d40598 .param/l "sw" 0 4 8, C4<101011>;
P_00000232b1d405d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000232b1d40608 .param/l "xori" 0 4 8, C4<001110>;
v00000232b1cd7f00_0 .var "ALUOp", 3 0;
v00000232b1cd8b80_0 .var "ALUSrc", 0 0;
v00000232b1cd7780_0 .var "MemReadEn", 0 0;
v00000232b1cd8680_0 .var "MemWriteEn", 0 0;
v00000232b1cd8860_0 .var "MemtoReg", 0 0;
v00000232b1cd78c0_0 .var "RegDst", 0 0;
v00000232b1cd8e00_0 .var "RegWriteEn", 0 0;
v00000232b1cd8360_0 .net "funct", 5 0, L_00000232b1d93650;  alias, 1 drivers
v00000232b1cd7fa0_0 .var "hlt", 0 0;
v00000232b1cd94e0_0 .net "opcode", 5 0, L_00000232b1d47720;  alias, 1 drivers
v00000232b1cd8cc0_0 .net "rst", 0 0, v00000232b1d48940_0;  alias, 1 drivers
E_00000232b1cc7070 .event anyedge, v00000232b1cd8cc0_0, v00000232b1cd94e0_0, v00000232b1cd8360_0;
S_00000232b1c74770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000232b1cd0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000232b1cc7870 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000232b1d49550 .functor BUFZ 32, L_00000232b1d92b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000232b1cd9580_0 .net "Data_Out", 31 0, L_00000232b1d49550;  alias, 1 drivers
v00000232b1cd8040 .array "InstMem", 0 1023, 31 0;
v00000232b1cd80e0_0 .net *"_ivl_0", 31 0, L_00000232b1d92b10;  1 drivers
v00000232b1cd8180_0 .net *"_ivl_3", 9 0, L_00000232b1d92930;  1 drivers
v00000232b1cd8220_0 .net *"_ivl_4", 11 0, L_00000232b1d92c50;  1 drivers
L_00000232b1d4a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000232b1cd82c0_0 .net *"_ivl_7", 1 0, L_00000232b1d4a240;  1 drivers
v00000232b1cd8400_0 .net "addr", 31 0, v00000232b1d0bd40_0;  alias, 1 drivers
v00000232b1cd84a0_0 .var/i "i", 31 0;
L_00000232b1d92b10 .array/port v00000232b1cd8040, L_00000232b1d92c50;
L_00000232b1d92930 .part v00000232b1d0bd40_0, 0, 10;
L_00000232b1d92c50 .concat [ 10 2 0 0], L_00000232b1d92930, L_00000232b1d4a240;
S_00000232b1c069c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000232b1cd0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000232b1d49400 .functor BUFZ 32, L_00000232b1d92110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000232b1d49a90 .functor BUFZ 32, L_00000232b1d93510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000232b1cd8c20_0 .net *"_ivl_0", 31 0, L_00000232b1d92110;  1 drivers
v00000232b1cd8d60_0 .net *"_ivl_10", 6 0, L_00000232b1d93790;  1 drivers
L_00000232b1d4a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000232b1cb4ef0_0 .net *"_ivl_13", 1 0, L_00000232b1d4a318;  1 drivers
v00000232b1cb48b0_0 .net *"_ivl_2", 6 0, L_00000232b1d931f0;  1 drivers
L_00000232b1d4a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000232b1d0b7a0_0 .net *"_ivl_5", 1 0, L_00000232b1d4a2d0;  1 drivers
v00000232b1d0abc0_0 .net *"_ivl_8", 31 0, L_00000232b1d93510;  1 drivers
v00000232b1d0a3a0_0 .net "clk", 0 0, L_00000232b1d49710;  alias, 1 drivers
v00000232b1d09fe0_0 .var/i "i", 31 0;
v00000232b1d0a620_0 .net "readData1", 31 0, L_00000232b1d49400;  alias, 1 drivers
v00000232b1d0a440_0 .net "readData2", 31 0, L_00000232b1d49a90;  alias, 1 drivers
v00000232b1d0af80_0 .net "readRegister1", 4 0, L_00000232b1d48580;  alias, 1 drivers
v00000232b1d0a1c0_0 .net "readRegister2", 4 0, L_00000232b1d92a70;  alias, 1 drivers
v00000232b1d0b8e0 .array "registers", 31 0, 31 0;
v00000232b1d0b2a0_0 .net "rst", 0 0, v00000232b1d48940_0;  alias, 1 drivers
v00000232b1d0a260_0 .net "we", 0 0, v00000232b1cd8e00_0;  alias, 1 drivers
v00000232b1d0b840_0 .net "writeData", 31 0, L_00000232b1da4270;  alias, 1 drivers
v00000232b1d0b520_0 .net "writeRegister", 4 0, L_00000232b1d93010;  alias, 1 drivers
E_00000232b1cc6a30/0 .event negedge, v00000232b1cd8cc0_0;
E_00000232b1cc6a30/1 .event posedge, v00000232b1d0a3a0_0;
E_00000232b1cc6a30 .event/or E_00000232b1cc6a30/0, E_00000232b1cc6a30/1;
L_00000232b1d92110 .array/port v00000232b1d0b8e0, L_00000232b1d931f0;
L_00000232b1d931f0 .concat [ 5 2 0 0], L_00000232b1d48580, L_00000232b1d4a2d0;
L_00000232b1d93510 .array/port v00000232b1d0b8e0, L_00000232b1d93790;
L_00000232b1d93790 .concat [ 5 2 0 0], L_00000232b1d92a70, L_00000232b1d4a318;
S_00000232b1c06b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000232b1c069c0;
 .timescale 0 0;
v00000232b1cd8720_0 .var/i "i", 31 0;
S_00000232b1c71bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000232b1cd0570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000232b1cc7370 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000232b1d492b0 .functor NOT 1, v00000232b1cd78c0_0, C4<0>, C4<0>, C4<0>;
v00000232b1d0ada0_0 .net *"_ivl_0", 0 0, L_00000232b1d492b0;  1 drivers
v00000232b1d0a4e0_0 .net "in1", 4 0, L_00000232b1d92a70;  alias, 1 drivers
v00000232b1d0a120_0 .net "in2", 4 0, L_00000232b1d47860;  alias, 1 drivers
v00000232b1d0a080_0 .net "out", 4 0, L_00000232b1d93010;  alias, 1 drivers
v00000232b1d0b480_0 .net "s", 0 0, v00000232b1cd78c0_0;  alias, 1 drivers
L_00000232b1d93010 .functor MUXZ 5, L_00000232b1d47860, L_00000232b1d92a70, L_00000232b1d492b0, C4<>;
S_00000232b1c71d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000232b1cd0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000232b1cc6a70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000232b1d48c90 .functor NOT 1, v00000232b1cd8860_0, C4<0>, C4<0>, C4<0>;
v00000232b1d0b980_0 .net *"_ivl_0", 0 0, L_00000232b1d48c90;  1 drivers
v00000232b1d0bca0_0 .net "in1", 31 0, v00000232b1d0a6c0_0;  alias, 1 drivers
v00000232b1d0ad00_0 .net "in2", 31 0, v00000232b1d0b0c0_0;  alias, 1 drivers
v00000232b1d0b5c0_0 .net "out", 31 0, L_00000232b1da4270;  alias, 1 drivers
v00000232b1d0a300_0 .net "s", 0 0, v00000232b1cd8860_0;  alias, 1 drivers
L_00000232b1da4270 .functor MUXZ 32, v00000232b1d0b0c0_0, v00000232b1d0a6c0_0, L_00000232b1d48c90, C4<>;
S_00000232b1c5dd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000232b1cd0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000232b1c5def0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000232b1c5df28 .param/l "AND" 0 9 12, C4<0010>;
P_00000232b1c5df60 .param/l "NOR" 0 9 12, C4<0101>;
P_00000232b1c5df98 .param/l "OR" 0 9 12, C4<0011>;
P_00000232b1c5dfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000232b1c5e008 .param/l "SLL" 0 9 12, C4<1000>;
P_00000232b1c5e040 .param/l "SLT" 0 9 12, C4<0110>;
P_00000232b1c5e078 .param/l "SRL" 0 9 12, C4<1001>;
P_00000232b1c5e0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000232b1c5e0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000232b1c5e120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000232b1c5e158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000232b1d4a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000232b1d0a8a0_0 .net/2u *"_ivl_0", 31 0, L_00000232b1d4a798;  1 drivers
v00000232b1d0ae40_0 .net "opSel", 3 0, v00000232b1cd7f00_0;  alias, 1 drivers
v00000232b1d0a580_0 .net "operand1", 31 0, L_00000232b1da5490;  alias, 1 drivers
v00000232b1d0b160_0 .net "operand2", 31 0, L_00000232b1da3d70;  alias, 1 drivers
v00000232b1d0a6c0_0 .var "result", 31 0;
v00000232b1d0a760_0 .net "zero", 0 0, L_00000232b1da50d0;  alias, 1 drivers
E_00000232b1cc6af0 .event anyedge, v00000232b1cd7f00_0, v00000232b1d0a580_0, v00000232b1cd9440_0;
L_00000232b1da50d0 .cmp/eq 32, v00000232b1d0a6c0_0, L_00000232b1d4a798;
S_00000232b1ca4a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000232b1cd0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000232b1d40650 .param/l "RType" 0 4 2, C4<000000>;
P_00000232b1d40688 .param/l "add" 0 4 5, C4<100000>;
P_00000232b1d406c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000232b1d406f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000232b1d40730 .param/l "and_" 0 4 5, C4<100100>;
P_00000232b1d40768 .param/l "andi" 0 4 8, C4<001100>;
P_00000232b1d407a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000232b1d407d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000232b1d40810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000232b1d40848 .param/l "j" 0 4 12, C4<000010>;
P_00000232b1d40880 .param/l "jal" 0 4 12, C4<000011>;
P_00000232b1d408b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000232b1d408f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000232b1d40928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000232b1d40960 .param/l "or_" 0 4 5, C4<100101>;
P_00000232b1d40998 .param/l "ori" 0 4 8, C4<001101>;
P_00000232b1d409d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000232b1d40a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000232b1d40a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000232b1d40a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000232b1d40ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000232b1d40ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000232b1d40b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000232b1d40b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000232b1d40b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000232b1d40bc8 .param/l "xori" 0 4 8, C4<001110>;
v00000232b1d0a800_0 .var "PCsrc", 0 0;
v00000232b1d0b660_0 .net "funct", 5 0, L_00000232b1d93650;  alias, 1 drivers
v00000232b1d0a940_0 .net "opcode", 5 0, L_00000232b1d47720;  alias, 1 drivers
v00000232b1d0ba20_0 .net "operand1", 31 0, L_00000232b1d49400;  alias, 1 drivers
v00000232b1d0bb60_0 .net "operand2", 31 0, L_00000232b1da3d70;  alias, 1 drivers
v00000232b1d0bac0_0 .net "rst", 0 0, v00000232b1d48940_0;  alias, 1 drivers
E_00000232b1cc6b30/0 .event anyedge, v00000232b1cd8cc0_0, v00000232b1cd94e0_0, v00000232b1d0a620_0, v00000232b1cd9440_0;
E_00000232b1cc6b30/1 .event anyedge, v00000232b1cd8360_0;
E_00000232b1cc6b30 .event/or E_00000232b1cc6b30/0, E_00000232b1cc6b30/1;
S_00000232b1ca4bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000232b1cd0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000232b1d0a9e0 .array "DataMem", 0 1023, 31 0;
v00000232b1d0aee0_0 .net "address", 31 0, v00000232b1d0a6c0_0;  alias, 1 drivers
v00000232b1d0aa80_0 .net "clock", 0 0, L_00000232b1d490f0;  1 drivers
v00000232b1d0bc00_0 .net "data", 31 0, L_00000232b1d49a90;  alias, 1 drivers
v00000232b1d0b020_0 .var/i "i", 31 0;
v00000232b1d0b0c0_0 .var "q", 31 0;
v00000232b1d0ab20_0 .net "rden", 0 0, v00000232b1cd7780_0;  alias, 1 drivers
v00000232b1d0b700_0 .net "wren", 0 0, v00000232b1cd8680_0;  alias, 1 drivers
E_00000232b1cc73b0 .event posedge, v00000232b1d0aa80_0;
S_00000232b1c8d0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000232b1cd0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000232b1cc6bf0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000232b1d0b200_0 .net "PCin", 31 0, L_00000232b1d927f0;  alias, 1 drivers
v00000232b1d0bd40_0 .var "PCout", 31 0;
v00000232b1d0b340_0 .net "clk", 0 0, L_00000232b1d49710;  alias, 1 drivers
v00000232b1d0ac60_0 .net "rst", 0 0, v00000232b1d48940_0;  alias, 1 drivers
    .scope S_00000232b1ca4a20;
T_0 ;
    %wait E_00000232b1cc6b30;
    %load/vec4 v00000232b1d0bac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000232b1d0a800_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000232b1d0a940_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000232b1d0ba20_0;
    %load/vec4 v00000232b1d0bb60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000232b1d0a940_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000232b1d0ba20_0;
    %load/vec4 v00000232b1d0bb60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000232b1d0a940_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000232b1d0a940_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000232b1d0a940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000232b1d0b660_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000232b1d0a800_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000232b1c8d0b0;
T_1 ;
    %wait E_00000232b1cc6a30;
    %load/vec4 v00000232b1d0ac60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000232b1d0bd40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000232b1d0b200_0;
    %assign/vec4 v00000232b1d0bd40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000232b1c74770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000232b1cd84a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000232b1cd84a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000232b1cd84a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %load/vec4 v00000232b1cd84a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000232b1cd84a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1cd8040, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000232b1c74520;
T_3 ;
    %wait E_00000232b1cc7070;
    %load/vec4 v00000232b1cd8cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000232b1cd7fa0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000232b1cd8b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000232b1cd8e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000232b1cd8680_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000232b1cd8860_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000232b1cd7780_0, 0;
    %assign/vec4 v00000232b1cd78c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000232b1cd7fa0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000232b1cd7f00_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000232b1cd8b80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000232b1cd8e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000232b1cd8680_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000232b1cd8860_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000232b1cd7780_0, 0, 1;
    %store/vec4 v00000232b1cd78c0_0, 0, 1;
    %load/vec4 v00000232b1cd94e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd7fa0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8e00_0, 0;
    %load/vec4 v00000232b1cd8360_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8b80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8b80_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8b80_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000232b1cd78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8b80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8b80_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8b80_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8b80_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8b80_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd7780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8860_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000232b1cd8b80_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000232b1cd7f00_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000232b1c069c0;
T_4 ;
    %wait E_00000232b1cc6a30;
    %fork t_1, S_00000232b1c06b50;
    %jmp t_0;
    .scope S_00000232b1c06b50;
t_1 ;
    %load/vec4 v00000232b1d0b2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000232b1cd8720_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000232b1cd8720_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000232b1cd8720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0b8e0, 0, 4;
    %load/vec4 v00000232b1cd8720_0;
    %addi 1, 0, 32;
    %store/vec4 v00000232b1cd8720_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000232b1d0a260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000232b1d0b840_0;
    %load/vec4 v00000232b1d0b520_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0b8e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0b8e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000232b1c069c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000232b1c069c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000232b1d09fe0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000232b1d09fe0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000232b1d09fe0_0;
    %ix/getv/s 4, v00000232b1d09fe0_0;
    %load/vec4a v00000232b1d0b8e0, 4;
    %ix/getv/s 4, v00000232b1d09fe0_0;
    %load/vec4a v00000232b1d0b8e0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000232b1d09fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000232b1d09fe0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000232b1c5dd60;
T_6 ;
    %wait E_00000232b1cc6af0;
    %load/vec4 v00000232b1d0ae40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000232b1d0a6c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000232b1d0a580_0;
    %load/vec4 v00000232b1d0b160_0;
    %add;
    %assign/vec4 v00000232b1d0a6c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000232b1d0a580_0;
    %load/vec4 v00000232b1d0b160_0;
    %sub;
    %assign/vec4 v00000232b1d0a6c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000232b1d0a580_0;
    %load/vec4 v00000232b1d0b160_0;
    %and;
    %assign/vec4 v00000232b1d0a6c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000232b1d0a580_0;
    %load/vec4 v00000232b1d0b160_0;
    %or;
    %assign/vec4 v00000232b1d0a6c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000232b1d0a580_0;
    %load/vec4 v00000232b1d0b160_0;
    %xor;
    %assign/vec4 v00000232b1d0a6c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000232b1d0a580_0;
    %load/vec4 v00000232b1d0b160_0;
    %or;
    %inv;
    %assign/vec4 v00000232b1d0a6c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000232b1d0a580_0;
    %load/vec4 v00000232b1d0b160_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000232b1d0a6c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000232b1d0b160_0;
    %load/vec4 v00000232b1d0a580_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000232b1d0a6c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000232b1d0a580_0;
    %ix/getv 4, v00000232b1d0b160_0;
    %shiftl 4;
    %assign/vec4 v00000232b1d0a6c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000232b1d0a580_0;
    %ix/getv 4, v00000232b1d0b160_0;
    %shiftr 4;
    %assign/vec4 v00000232b1d0a6c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000232b1ca4bb0;
T_7 ;
    %wait E_00000232b1cc73b0;
    %load/vec4 v00000232b1d0ab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000232b1d0aee0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000232b1d0a9e0, 4;
    %assign/vec4 v00000232b1d0b0c0_0, 0;
T_7.0 ;
    %load/vec4 v00000232b1d0b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000232b1d0bc00_0;
    %ix/getv 3, v00000232b1d0aee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0a9e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000232b1ca4bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000232b1d0b020_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000232b1d0b020_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000232b1d0b020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0a9e0, 0, 4;
    %load/vec4 v00000232b1d0b020_0;
    %addi 1, 0, 32;
    %store/vec4 v00000232b1d0b020_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0a9e0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0a9e0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0a9e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0a9e0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0a9e0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0a9e0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0a9e0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0a9e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0a9e0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232b1d0a9e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000232b1ca4bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000232b1d0b020_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000232b1d0b020_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000232b1d0b020_0;
    %load/vec4a v00000232b1d0a9e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000232b1d0b020_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000232b1d0b020_0;
    %addi 1, 0, 32;
    %store/vec4 v00000232b1d0b020_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000232b1cd0570;
T_10 ;
    %wait E_00000232b1cc6a30;
    %load/vec4 v00000232b1d47e00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000232b1d48b20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000232b1d48b20_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000232b1d48b20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000232b1cd0250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232b1d48440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232b1d48940_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000232b1cd0250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000232b1d48440_0;
    %inv;
    %assign/vec4 v00000232b1d48440_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000232b1cd0250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232b1d48940_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232b1d48940_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000232b1d47540_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
