
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.571562                       # Number of seconds simulated
sim_ticks                                571562440000                       # Number of ticks simulated
final_tick                               1244414057500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188963                       # Simulator instruction rate (inst/s)
host_op_rate                                   233899                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54002027                       # Simulator tick rate (ticks/s)
host_mem_usage                                2266136                       # Number of bytes of host memory used
host_seconds                                 10584.09                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2475610366                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher     25943616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst     21662208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    100857664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          148463488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     21662208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21662208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     19566784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19566784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher       405369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst       338472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1575901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2319742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        305731                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             305731                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher      45390694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst     37899985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    176459573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             259750252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     37899985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37899985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        34233852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34233852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        34233852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     45390694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     37899985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    176459573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            293984104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2319742                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     305731                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2319742                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   305731                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              148321664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  141824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19564608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               148463488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19566784                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            100056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            103695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            130646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            134932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            131665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            244700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            141101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            309772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           177508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           131471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           108109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           127589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           142703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16728                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  571561837000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2319742                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               305731                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1136099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  493987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  290694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  165177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   88125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   49368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   32315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   25518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   19320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1930410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.969098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.028390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    82.562077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1635694     84.73%     84.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       224109     11.61%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        31602      1.64%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12696      0.66%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12801      0.66%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8171      0.42%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2848      0.15%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1048      0.05%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1441      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1930410                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.881249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.615807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            452      2.49%      2.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1230      6.79%      9.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          3432     18.94%     28.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         4487     24.76%     52.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         3932     21.70%     74.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         2521     13.91%     88.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         1231      6.79%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          536      2.96%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          176      0.97%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           79      0.44%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           23      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            6      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            5      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            5      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18122                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.868833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.831464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.145244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10828     59.75%     59.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              598      3.30%     63.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5418     29.90%     92.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              930      5.13%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              252      1.39%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               68      0.38%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18122                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  80072284856                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            123525897356                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                11587630000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34550.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53300.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       259.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    259.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   614929                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   77880                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 26.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                25.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     217698.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    26.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6597759840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3506788725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              7601229720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              849857760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         45137317680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          29498327070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1008817920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    195674391420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     28553128320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        264331035                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           318692477220                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            557.581207                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         504255265819                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    456958501                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   19094580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    777216750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  74354465220                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   47755140680                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 429124078849                       # Time in different power states
system.mem_ctrls_1.actEnergy               7185396120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3819117225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8945905920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              745880580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         45220908720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          30427068540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1022184480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    198278663280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     25416026400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        467722305                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           321530813280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            562.547135                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         502174626016                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    507334493                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   19131314000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1160974500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  66194527304                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   49748092991                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 434820196712                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   226                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8079980                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           442022928                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8081004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.699011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.219918                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.780082                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000215                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999785                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          524                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         917582126                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        917582126                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    281618935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       281618935                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    158416497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      158416497                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1295864                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1295864                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       181889                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       181889                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       184712                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       184712                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    440035432                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        440035432                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    441331296                       # number of overall hits
system.cpu.dcache.overall_hits::total       441331296                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     10714047                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10714047                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2333034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2333034                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data         3272                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3272                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         2823                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2823                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     13047081                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13047081                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     13050353                       # number of overall misses
system.cpu.dcache.overall_misses::total      13050353                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 270445736500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 270445736500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  62671416825                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  62671416825                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     25539500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     25539500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 333117153325                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 333117153325                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 333117153325                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 333117153325                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    292332982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    292332982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    160749531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    160749531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1299136                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1299136                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       184712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       184712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       184712                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       184712                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    453082513                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    453082513                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    454381649                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    454381649                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.036650                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036650                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.014513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014513                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.002519                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002519                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.015283                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015283                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.028796                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028796                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.028721                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028721                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25242.164469                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25242.164469                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 26862.624730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26862.624730                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  9046.935884                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9046.935884                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 25531.929581                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25531.929581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 25525.528185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25525.528185                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6162133                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      9243255                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            850008                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          136586                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.249500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.673517                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8079980                       # number of writebacks
system.cpu.dcache.writebacks::total           8079980                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3335857                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3335857                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1632248                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1632248                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4968105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4968105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4968105                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4968105                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7378190                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7378190                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       700786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       700786                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         2710                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2710                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2823                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2823                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      8078976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8078976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      8081686                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8081686                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 187671607500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 187671607500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  17207972466                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17207972466                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data     46706500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     46706500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     22716500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22716500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 204879579966                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 204879579966                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 204926286466                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 204926286466                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.025239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.002086                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002086                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.015283                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015283                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017831                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017786                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 25435.995481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25435.995481                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 24555.245775                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24555.245775                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 17234.870849                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 17234.870849                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data  8046.935884                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8046.935884                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25359.597549                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25359.597549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25356.873116                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25356.873116                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          13772015                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.520703                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           778855482                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          13772517                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.551426                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   215.098139                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   289.422564                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.420114                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.565278                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985392                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         719788546                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        719788546                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    338617829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       338617829                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    338617829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        338617829                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    338617829                       # number of overall hits
system.cpu.icache.overall_hits::total       338617829                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     14390288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      14390288                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     14390288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       14390288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     14390288                       # number of overall misses
system.cpu.icache.overall_misses::total      14390288                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 138321831904                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 138321831904                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 138321831904                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 138321831904                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 138321831904                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 138321831904                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    353008117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    353008117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    353008117                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    353008117                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    353008117                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    353008117                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.040765                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040765                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.040765                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040765                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.040765                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040765                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  9612.165643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9612.165643                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  9612.165643                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9612.165643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  9612.165643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9612.165643                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      6217441                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs            526531                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.808309                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     13772015                       # number of writebacks
system.cpu.icache.writebacks::total          13772015                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       617976                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       617976                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       617976                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       617976                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       617976                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       617976                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     13772312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     13772312                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     13772312                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     13772312                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     13772312                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     13772312                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 129043510932                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 129043510932                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 129043510932                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 129043510932                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 129043510932                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 129043510932                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.039014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.039014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.039014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.039014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.039014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.039014                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  9369.778359                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9369.778359                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  9369.778359                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9369.778359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  9369.778359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9369.778359                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          4369323                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             4369375                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   23                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                656721                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1911480                       # number of replacements
system.l2.tags.tagsinuse                 31876.818631                       # Cycle average of tags in use
system.l2.tags.total_refs                    20385742                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1943327                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.490124                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    29584.059024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  2292.759607                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.902834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.069969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972803                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1523                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          587                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          465                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5088                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12417                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046478                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.925415                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 368176896                       # Number of tag accesses
system.l2.tags.data_accesses                368176896                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1270747                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1270747                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     20168626                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20168626                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       550324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                550324                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst     13429299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13429299                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      5953214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5953214                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst      13429299                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6503538                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19932837                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     13429299                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6503538                       # number of overall hits
system.l2.overall_hits::total                19932837                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data         4542                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4542                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       146148                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              146148                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst       338475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           338475                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1430294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1430294                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst       338475                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1576442                       # number of demand (read+write) misses
system.l2.demand_misses::total                1914917                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       338475                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1576442                       # number of overall misses
system.l2.overall_misses::total               1914917                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data      1241000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1241000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  12419300500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12419300500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst  27383581500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  27383581500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 134740781500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 134740781500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  27383581500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 147160082000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     174543663500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  27383581500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 147160082000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    174543663500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1270747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1270747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     20168626                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20168626                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data         4546                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4546                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       696472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            696472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst     13767774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13767774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      7383508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7383508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     13767774                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      8079980                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21847754                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     13767774                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      8079980                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21847754                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.999120                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999120                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.209840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.209840                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.024585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.024585                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.193715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.193715                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.024585                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.195105                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087648                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.024585                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.195105                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087648                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   273.227653                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   273.227653                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84977.560418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84977.560418                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 80902.818524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80902.818524                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 94204.954716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94204.954716                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80902.818524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 93349.506040                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91149.466792                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80902.818524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 93349.506040                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91149.466792                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    155096                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks               305731                       # number of writebacks
system.l2.writebacks::total                    305731                       # number of writebacks
system.l2.UpgradeReq_mshr_hits::switch_cpus.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus.data           73                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               73                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data          461                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          461                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data          534                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 537                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data          534                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                537                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       508981                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         508981                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data         4541                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4541                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       146075                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         146075                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst       338472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       338472                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1429833                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1429833                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       338472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1575908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1914380                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       508981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       338472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1575908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2423361                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  31893300532                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  31893300532                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data     47874498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     47874498                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  11538909500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11538909500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst  25352538002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  25352538002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 126141896000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 126141896000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  25352538002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 137680805500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 163033343502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  31893300532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  25352538002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 137680805500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 194926644034                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.998900                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998900                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.209736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.209736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.024584                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.024584                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.193652                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.193652                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.024584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.195039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087624                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.024584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.195039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.110920                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 62661.082697                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62661.082697                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 10542.721427                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 10542.721427                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78993.048092                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78993.048092                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 74902.910734                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74902.910734                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 88221.418865                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88221.418865                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 74902.910734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 87366.017242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85162.477409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 62661.082697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 74902.910734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 87366.017242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80436.486365                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       4235771                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2324334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2173674                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       305731                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1605749                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4549                       # Transaction distribution
system.membus.trans_dist::ReadExReq            146068                       # Transaction distribution
system.membus.trans_dist::ReadExResp           146068                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2173674                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6555513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6555513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    168030272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               168030272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2324291                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2324291    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2324291                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2795096273                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6203735644                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       306607308                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    221739521                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     15637024                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    164451530                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       133679505                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     81.288088                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        29691584                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        72815                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     12541882                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      9134396                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      3407486                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       692192                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1244414057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1143124880                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    207792432                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1338948521                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           306607308                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    172505485                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             880232147                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        31344350                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles        43152                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         5421                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles       229609                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         353011348                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2768251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1103974936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.493417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.325304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        414446623     37.54%     37.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        147469561     13.36%     50.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        124950693     11.32%     62.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        417108059     37.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1103974936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.268219                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.171306                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        242279872                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     252842281                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         548375910                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      49284715                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       11192157                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    127034886                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       4644121                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1462393586                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      67885231                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       11192157                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        303122243                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       133051435                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     12096338                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         534924680                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     109588082                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1420453741                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      18301882                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      68711913                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        5053660                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       37912231                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       15461566                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   1666054391                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6273901452                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1576773963                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1994516                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1426916418                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        239137914                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       185347                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       185342                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         104783399                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    326314637                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    178598542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      9557161                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     25175893                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1400163815                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       555239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1333061910                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8078098                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    164636662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    420772759                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          877                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1103974936                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.207511                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.173971                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    430775304     39.02%     39.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    224104315     20.30%     59.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    266764852     24.16%     83.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    153894456     13.94%     97.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     28435522      2.58%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          487      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1103974936                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu       123845396     39.48%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv             206      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      109211134     34.82%     74.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      75680450     24.13%     98.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1972583      0.63%     99.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite      2955134      0.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     841040677     63.09%     63.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       931525      0.07%     63.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        839685      0.06%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         3519      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc       460139      0.03%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    316464394     23.74%     87.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    169408609     12.71%     99.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2097770      0.16%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      1815590      0.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1333061910                       # Type of FU issued
system.switch_cpus.iq.rate                   1.166156                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           313664903                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.235297                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4078105024                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1560438212                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1294595482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     13736731                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      4957281                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4276860                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1637422076                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         9304737                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      8140465                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     42085984                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       180559                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        39847                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     15933962                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      5830548                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1470324                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       11192157                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        17759659                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      24002640                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1400880891                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     326314637                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    178598542                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       185322                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          92311                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      23845150                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        39847                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3764031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      8448033                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     12212064                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1313830285                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     309950099                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     19231623                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                161837                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            478055822                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        240519898                       # Number of branches executed
system.switch_cpus.iew.exec_stores          168105723                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.149332                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1300817614                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1298872342                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         679674931                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1077864078                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.136247                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.630576                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    146485521                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       554362                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     11157006                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1079886572                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.144641                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.849894                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    580976764     53.80%     53.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    229782335     21.28%     75.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    103751820      9.61%     84.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     64490816      5.97%     90.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     24451303      2.26%     92.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     22704991      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     12599719      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     10635133      0.98%     97.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     30493691      2.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1079886572                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1236082363                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              446893230                       # Number of memory references committed
system.switch_cpus.commit.loads             284228650                       # Number of loads committed
system.switch_cpus.commit.membars              369424                       # Number of memory barriers committed
system.switch_cpus.commit.branches          229561221                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            4081261                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1074918867                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     22890765                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    786991380     63.67%     63.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       929785      0.08%     63.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       814935      0.07%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            4      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc       453027      0.04%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            2      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    282414536     22.85%     86.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    160850466     13.01%     99.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1814114      0.15%     99.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1814114      0.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1236082363                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      30493691                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2431957827                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2789283937                       # The number of ROB writes
system.switch_cpus.timesIdled                  747397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                39149944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1236082363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.143125                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.143125                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.874795                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.874795                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1451887592                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       809080266                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1815626                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2972151                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4716597476                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        687819949                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       492796946                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         738854                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     43708833                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     21856282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       433109                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         103915                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       103902                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1244414057500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21155820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1576478                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     20581248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1605749                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           747132                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4546                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4546                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           696472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          696472                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13772312                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7383508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     41312101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24249033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              65561134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1762546496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1034237504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2796784000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2663151                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19857280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24515450                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021907                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.146383                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23978410     97.81%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 537027      2.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     13      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24515450                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        43706422478                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20659350232                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12122586811                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
