{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1474869317584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474869317584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 13:55:17 2016 " "Processing started: Mon Sep 26 13:55:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474869317584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1474869317584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off exp21 -c exp21 --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off exp21 -c exp21 --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1474869317584 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1474869317678 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317772 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1474869317803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1474869317818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317818 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1474869317912 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_OTRA " "No output dependent on input pin \"AD_OTRA\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_OTRA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[0\] " "No output dependent on input pin \"AD_DA\[0\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[1\] " "No output dependent on input pin \"AD_DA\[1\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[2\] " "No output dependent on input pin \"AD_DA\[2\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[3\] " "No output dependent on input pin \"AD_DA\[3\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[4\] " "No output dependent on input pin \"AD_DA\[4\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[5\] " "No output dependent on input pin \"AD_DA\[5\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[6\] " "No output dependent on input pin \"AD_DA\[6\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[7\] " "No output dependent on input pin \"AD_DA\[7\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[8\] " "No output dependent on input pin \"AD_DA\[8\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[9\] " "No output dependent on input pin \"AD_DA\[9\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[10\] " "No output dependent on input pin \"AD_DA\[10\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[11\] " "No output dependent on input pin \"AD_DA\[11\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[12\] " "No output dependent on input pin \"AD_DA\[12\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DA\[13\] " "No output dependent on input pin \"AD_DA\[13\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|AD_DA[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "exp21.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp21/exp21.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474869317912 "|exp21|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1474869317912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1474869317928 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1474869317928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1474869317928 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1474869317928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1474869317928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 21 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474869317990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 13:55:17 2016 " "Processing ended: Mon Sep 26 13:55:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474869317990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474869317990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474869317990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1474869317990 ""}
