 
****************************************
Report : area
Design : Switch
Version: O-2018.06-SP4
Date   : Mon Dec 20 17:27:31 2021
****************************************

Library(s) Used:

    saed32lvt_ff1p16v125c (File: /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ff1p16v125c.db)
    saed32hvt_ff1p16v125c (File: /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff1p16v125c.db)

Number of ports:                         2098
Number of nets:                          3436
Number of cells:                         1322
Number of combinational cells:            950
Number of sequential cells:               277
Number of macros/black boxes:               0
Number of buf/inv:                        189
Number of references:                       3

Combinational area:               2785.418203
Buf/Inv area:                      240.166081
Noncombinational area:            1840.256759
Macro/Black Box area:                0.000000
Net Interconnect area:             855.285826

Total cell area:                  4625.674962
Total area:                       5480.960788
1
