#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Oct 12 09:13:07 2020
# Process ID: 1832
# Log file: D:/FPGA/CHITANSOENALE/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/CHITANSOENALE/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/CHITANSOENALE/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  CKHT]]
startgroup
set_property package_pin P129 [get_ports CKHT]
endgroup
set_property iostandard LVCMOS25 [get_ports [list CKHT]]
set_property iostandard LVTTL [get_ports [list CKHT]]
startgroup
set_property package_pin P46 [get_ports CK1HZ]
endgroup
set_property iostandard LVTTL [get_ports [list CK1HZ]]
startgroup
set_property package_pin P47 [get_ports {ENA1HZ[0]}]
endgroup
save_constraints
