-- Copyright (C) 2022  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

-- DATE "12/01/2022 17:24:47"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for QuestaSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE10_LITE IS
    PORT (
	KEY : IN std_logic_vector(1 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	ARDUINO_IO : INOUT std_logic_vector(15 DOWNTO 0);
	MAX10_CLK1_50 : IN std_logic;
	GPIO : INOUT std_logic_vector(35 DOWNTO 0)
	);
END DE10_LITE;

-- Design Ports Information
-- KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[2]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[4]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[8]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[9]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[10]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[11]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[12]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[13]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[14]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[15]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[2]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[3]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[4]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[6]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[7]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[9]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[10]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[12]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[13]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[14]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[16]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[18]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[20]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[22]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[24]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[29]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[30]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[31]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[32]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[33]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[34]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[35]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[0]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[1]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[11]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[15]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[17]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[19]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[21]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[23]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[25]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[26]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[27]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[28]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
-- MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF DE10_LITE IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_KEY : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_MAX10_CLK1_50 : std_logic;
SIGNAL \master_clock_gen|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \master_clock_gen|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \master_reset~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[2]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[3]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[4]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[5]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[6]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[7]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[8]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[9]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[10]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[11]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[12]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[13]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[14]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[15]~input_o\ : std_logic;
SIGNAL \GPIO[2]~input_o\ : std_logic;
SIGNAL \GPIO[3]~input_o\ : std_logic;
SIGNAL \GPIO[4]~input_o\ : std_logic;
SIGNAL \GPIO[5]~input_o\ : std_logic;
SIGNAL \GPIO[6]~input_o\ : std_logic;
SIGNAL \GPIO[7]~input_o\ : std_logic;
SIGNAL \GPIO[9]~input_o\ : std_logic;
SIGNAL \GPIO[10]~input_o\ : std_logic;
SIGNAL \GPIO[12]~input_o\ : std_logic;
SIGNAL \GPIO[13]~input_o\ : std_logic;
SIGNAL \GPIO[14]~input_o\ : std_logic;
SIGNAL \GPIO[16]~input_o\ : std_logic;
SIGNAL \GPIO[18]~input_o\ : std_logic;
SIGNAL \GPIO[20]~input_o\ : std_logic;
SIGNAL \GPIO[22]~input_o\ : std_logic;
SIGNAL \GPIO[24]~input_o\ : std_logic;
SIGNAL \GPIO[29]~input_o\ : std_logic;
SIGNAL \GPIO[30]~input_o\ : std_logic;
SIGNAL \GPIO[31]~input_o\ : std_logic;
SIGNAL \GPIO[32]~input_o\ : std_logic;
SIGNAL \GPIO[33]~input_o\ : std_logic;
SIGNAL \GPIO[34]~input_o\ : std_logic;
SIGNAL \GPIO[35]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[0]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[1]~input_o\ : std_logic;
SIGNAL \GPIO[0]~input_o\ : std_logic;
SIGNAL \GPIO[1]~input_o\ : std_logic;
SIGNAL \GPIO[8]~input_o\ : std_logic;
SIGNAL \GPIO[11]~input_o\ : std_logic;
SIGNAL \GPIO[15]~input_o\ : std_logic;
SIGNAL \GPIO[19]~input_o\ : std_logic;
SIGNAL \GPIO[21]~input_o\ : std_logic;
SIGNAL \GPIO[23]~input_o\ : std_logic;
SIGNAL \GPIO[26]~input_o\ : std_logic;
SIGNAL \GPIO[27]~input_o\ : std_logic;
SIGNAL \GPIO[28]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_TDO~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \~ALTERA_TDO~~obuf_o\ : std_logic;
SIGNAL \MAX10_CLK1_50~input_o\ : std_logic;
SIGNAL \master_clock_gen|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \state_ads.ADS_DELAY~feeder_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[0]~1_combout\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[0]~2\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[1]~1_combout\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[1]~q\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[1]~2\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[2]~1_combout\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[2]~q\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[2]~2\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[3]~1_combout\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[3]~q\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[3]~2\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[4]~1_combout\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[4]~q\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[4]~2\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[5]~1_combout\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[5]~q\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[5]~2\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[6]~1_combout\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[6]~q\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[6]~2\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[7]~1_combout\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[7]~q\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \master_reset_proc:master_reset_count[0]~q\ : std_logic;
SIGNAL \master_reset~0_combout\ : std_logic;
SIGNAL \master_reset~q\ : std_logic;
SIGNAL \fsm_ads_init~0_combout\ : std_logic;
SIGNAL \state_ads.ADS_DELAY~q\ : std_logic;
SIGNAL \Selector33~0_combout\ : std_logic;
SIGNAL \state_ads.ADS_DELAY_IN_PROGRESS~q\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \Selector30~0_combout\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \Selector29~0_combout\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \Selector28~0_combout\ : std_logic;
SIGNAL \Add1~5\ : std_logic;
SIGNAL \Add1~6_combout\ : std_logic;
SIGNAL \Selector27~0_combout\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~8_combout\ : std_logic;
SIGNAL \Selector26~0_combout\ : std_logic;
SIGNAL \Add1~9\ : std_logic;
SIGNAL \Add1~10_combout\ : std_logic;
SIGNAL \Selector25~0_combout\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~12_combout\ : std_logic;
SIGNAL \Selector24~0_combout\ : std_logic;
SIGNAL \Add1~13\ : std_logic;
SIGNAL \Add1~14_combout\ : std_logic;
SIGNAL \Selector23~0_combout\ : std_logic;
SIGNAL \Add1~15\ : std_logic;
SIGNAL \Add1~16_combout\ : std_logic;
SIGNAL \Selector22~0_combout\ : std_logic;
SIGNAL \Add1~17\ : std_logic;
SIGNAL \Add1~18_combout\ : std_logic;
SIGNAL \Selector21~0_combout\ : std_logic;
SIGNAL \Add1~19\ : std_logic;
SIGNAL \Add1~20_combout\ : std_logic;
SIGNAL \Selector20~0_combout\ : std_logic;
SIGNAL \Add1~21\ : std_logic;
SIGNAL \Add1~22_combout\ : std_logic;
SIGNAL \Selector19~0_combout\ : std_logic;
SIGNAL \Add1~23\ : std_logic;
SIGNAL \Add1~24_combout\ : std_logic;
SIGNAL \Selector18~0_combout\ : std_logic;
SIGNAL \Add1~25\ : std_logic;
SIGNAL \Add1~26_combout\ : std_logic;
SIGNAL \Selector17~0_combout\ : std_logic;
SIGNAL \Add1~27\ : std_logic;
SIGNAL \Add1~28_combout\ : std_logic;
SIGNAL \Selector16~0_combout\ : std_logic;
SIGNAL \Add1~29\ : std_logic;
SIGNAL \Add1~30_combout\ : std_logic;
SIGNAL \Selector15~0_combout\ : std_logic;
SIGNAL \Add1~31\ : std_logic;
SIGNAL \Add1~32_combout\ : std_logic;
SIGNAL \Selector14~0_combout\ : std_logic;
SIGNAL \Add1~33\ : std_logic;
SIGNAL \Add1~34_combout\ : std_logic;
SIGNAL \Selector13~0_combout\ : std_logic;
SIGNAL \Add1~35\ : std_logic;
SIGNAL \Add1~36_combout\ : std_logic;
SIGNAL \Selector12~0_combout\ : std_logic;
SIGNAL \Add1~37\ : std_logic;
SIGNAL \Add1~38_combout\ : std_logic;
SIGNAL \Selector11~0_combout\ : std_logic;
SIGNAL \Add1~39\ : std_logic;
SIGNAL \Add1~40_combout\ : std_logic;
SIGNAL \Selector10~0_combout\ : std_logic;
SIGNAL \Add1~41\ : std_logic;
SIGNAL \Add1~42_combout\ : std_logic;
SIGNAL \Selector9~0_combout\ : std_logic;
SIGNAL \Add1~43\ : std_logic;
SIGNAL \Add1~44_combout\ : std_logic;
SIGNAL \Selector8~0_combout\ : std_logic;
SIGNAL \Add1~45\ : std_logic;
SIGNAL \Add1~46_combout\ : std_logic;
SIGNAL \Selector7~0_combout\ : std_logic;
SIGNAL \Add1~47\ : std_logic;
SIGNAL \Add1~48_combout\ : std_logic;
SIGNAL \Selector6~0_combout\ : std_logic;
SIGNAL \Add1~49\ : std_logic;
SIGNAL \Add1~50_combout\ : std_logic;
SIGNAL \Selector5~0_combout\ : std_logic;
SIGNAL \Add1~51\ : std_logic;
SIGNAL \Add1~52_combout\ : std_logic;
SIGNAL \Selector4~0_combout\ : std_logic;
SIGNAL \Add1~53\ : std_logic;
SIGNAL \Add1~54_combout\ : std_logic;
SIGNAL \Selector3~0_combout\ : std_logic;
SIGNAL \Add1~55\ : std_logic;
SIGNAL \Add1~56_combout\ : std_logic;
SIGNAL \Selector2~0_combout\ : std_logic;
SIGNAL \Add1~57\ : std_logic;
SIGNAL \Add1~58_combout\ : std_logic;
SIGNAL \Selector1~0_combout\ : std_logic;
SIGNAL \Add1~59\ : std_logic;
SIGNAL \Add1~60_combout\ : std_logic;
SIGNAL \Selector0~0_combout\ : std_logic;
SIGNAL \Equal1~10_combout\ : std_logic;
SIGNAL \Equal1~11_combout\ : std_logic;
SIGNAL \Equal1~12_combout\ : std_logic;
SIGNAL \Equal1~13_combout\ : std_logic;
SIGNAL \GPIO[17]~input_o\ : std_logic;
SIGNAL \ads_drdy~q\ : std_logic;
SIGNAL \Selector88~1_combout\ : std_logic;
SIGNAL \Selector167~0_combout\ : std_logic;
SIGNAL \ads_return_wreg.ads_c7~q\ : std_logic;
SIGNAL \Selector64~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c7~q\ : std_logic;
SIGNAL \Selector168~0_combout\ : std_logic;
SIGNAL \ads_return_wreg.ads_c10~q\ : std_logic;
SIGNAL \Selector67~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c10~q\ : std_logic;
SIGNAL \state_ads.ads_pch1~q\ : std_logic;
SIGNAL \Selector170~0_combout\ : std_logic;
SIGNAL \ads_return_wreg.ads_pch2~q\ : std_logic;
SIGNAL \Selector88~2_combout\ : std_logic;
SIGNAL \state_ads.ads_pch2~q\ : std_logic;
SIGNAL \Selector171~0_combout\ : std_logic;
SIGNAL \ads_return_wreg.ads_pch3~q\ : std_logic;
SIGNAL \Selector89~0_combout\ : std_logic;
SIGNAL \state_ads.ads_pch3~q\ : std_logic;
SIGNAL \WideOr14~1_combout\ : std_logic;
SIGNAL \Selector172~0_combout\ : std_logic;
SIGNAL \ads_return_wreg.ads_pch4~q\ : std_logic;
SIGNAL \Selector90~0_combout\ : std_logic;
SIGNAL \state_ads.ads_pch4~q\ : std_logic;
SIGNAL \Selector173~0_combout\ : std_logic;
SIGNAL \ads_return_wreg.ads_pch5~q\ : std_logic;
SIGNAL \Selector91~0_combout\ : std_logic;
SIGNAL \state_ads.ads_pch5~q\ : std_logic;
SIGNAL \Selector174~0_combout\ : std_logic;
SIGNAL \ads_return_wreg.ads_pch6~q\ : std_logic;
SIGNAL \Selector92~0_combout\ : std_logic;
SIGNAL \state_ads.ads_pch6~q\ : std_logic;
SIGNAL \Selector175~0_combout\ : std_logic;
SIGNAL \ads_return_wreg.ads_pch7~q\ : std_logic;
SIGNAL \Selector93~0_combout\ : std_logic;
SIGNAL \state_ads.ads_pch7~q\ : std_logic;
SIGNAL \WideOr14~0_combout\ : std_logic;
SIGNAL \Selector176~0_combout\ : std_logic;
SIGNAL \ads_return_wreg.ads_pch8~q\ : std_logic;
SIGNAL \Selector94~0_combout\ : std_logic;
SIGNAL \state_ads.ads_pch8~q\ : std_logic;
SIGNAL \WideOr66~combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \Selector158~0_combout\ : std_logic;
SIGNAL \Selector158~1_combout\ : std_logic;
SIGNAL \txpc|spipc|clk_cnt~1_combout\ : std_logic;
SIGNAL \txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[0]~q\ : std_logic;
SIGNAL \txpc|spipc|clk_cnt~0_combout\ : std_logic;
SIGNAL \txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[1]~q\ : std_logic;
SIGNAL \txpc|spipc|Equal0~0_combout\ : std_logic;
SIGNAL \txpc|spipc|spi_2x_ce~q\ : std_logic;
SIGNAL \txpc|spipc|core_n_clk~0_combout\ : std_logic;
SIGNAL \txpc|spipc|core_n_clk~q\ : std_logic;
SIGNAL \txpc|spipc|core_ce~0_combout\ : std_logic;
SIGNAL \txpc|spipc|core_ce~q\ : std_logic;
SIGNAL \spi1|Equal1~0_combout\ : std_logic;
SIGNAL \spi1|state_reg~2_combout\ : std_logic;
SIGNAL \spi1|Selector2~0_combout\ : std_logic;
SIGNAL \spi1|wr_ack_reg~q\ : std_logic;
SIGNAL \Selector103~0_combout\ : std_logic;
SIGNAL \Selector103~1_combout\ : std_logic;
SIGNAL \ads_spi_tx_en~q\ : std_logic;
SIGNAL \spi1|wren~0_combout\ : std_logic;
SIGNAL \spi1|wren~q\ : std_logic;
SIGNAL \spi1|state_reg~0_combout\ : std_logic;
SIGNAL \spi1|state_reg~1_combout\ : std_logic;
SIGNAL \spi1|Selector3~0_combout\ : std_logic;
SIGNAL \spi1|state_reg[2]~3_combout\ : std_logic;
SIGNAL \spi1|Selector4~0_combout\ : std_logic;
SIGNAL \spi1|WideOr1~0_combout\ : std_logic;
SIGNAL \Selector138~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ADS_WREG_NREG~q\ : std_logic;
SIGNAL \Selector42~0_combout\ : std_logic;
SIGNAL \state_ads.ADS_WREG_NREG~q\ : std_logic;
SIGNAL \Selector139~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ADS_WREG_WRITEVAL~q\ : std_logic;
SIGNAL \Selector43~0_combout\ : std_logic;
SIGNAL \state_ads.ADS_WREG_WRITEVAL~q\ : std_logic;
SIGNAL \Selector140~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ADS_WREG_VERIFY_START~q\ : std_logic;
SIGNAL \Selector44~0_combout\ : std_logic;
SIGNAL \state_ads.ADS_WREG_VERIFY_START~q\ : std_logic;
SIGNAL \Selector146~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ads_c4~q\ : std_logic;
SIGNAL \Selector61~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c4~q\ : std_logic;
SIGNAL \Selector165~0_combout\ : std_logic;
SIGNAL \ads_return_wreg.ads_c5~q\ : std_logic;
SIGNAL \Selector62~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c5~q\ : std_logic;
SIGNAL \Selector159~0_combout\ : std_logic;
SIGNAL \Selector159~1_combout\ : std_logic;
SIGNAL \Selector132~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ads_pch8~2_combout\ : std_logic;
SIGNAL \Selector97~0_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \Selector162~0_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \Selector162~1_combout\ : std_logic;
SIGNAL \Selector162~2_combout\ : std_logic;
SIGNAL \Selector135~0_combout\ : std_logic;
SIGNAL \WideOr14~2_combout\ : std_logic;
SIGNAL \Selector154~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ads_off~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ads_off~q\ : std_logic;
SIGNAL \ads_return_wreg.ads_off~2_combout\ : std_logic;
SIGNAL \ads_return_wreg.ads_off~q\ : std_logic;
SIGNAL \ads_return_read.ads_off~feeder_combout\ : std_logic;
SIGNAL \ads_return_read.ads_pch8~0_combout\ : std_logic;
SIGNAL \ads_return_read.ads_off~q\ : std_logic;
SIGNAL \Selector149~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ads_c21~q\ : std_logic;
SIGNAL \Selector78~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c21~q\ : std_logic;
SIGNAL \WideOr4~0_combout\ : std_logic;
SIGNAL \Selector105~0_combout\ : std_logic;
SIGNAL \ads_return_delay.ADS_READ_END~q\ : std_logic;
SIGNAL \Selector39~0_combout\ : std_logic;
SIGNAL \state_ads.ADS_READ_END~q\ : std_logic;
SIGNAL \Selector31~0_combout\ : std_logic;
SIGNAL \Selector141~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ADS_WREG_VERIFY_NREG~q\ : std_logic;
SIGNAL \Selector45~0_combout\ : std_logic;
SIGNAL \state_ads.ADS_WREG_VERIFY_NREG~q\ : std_logic;
SIGNAL \Selector142~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ADS_WREG_VERIFY_READ~q\ : std_logic;
SIGNAL \Selector46~0_combout\ : std_logic;
SIGNAL \state_ads.ADS_WREG_VERIFY_READ~q\ : std_logic;
SIGNAL \Selector143~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ADS_WREG_VERIFY_CHECK~q\ : std_logic;
SIGNAL \Selector47~0_combout\ : std_logic;
SIGNAL \state_ads.ADS_WREG_VERIFY_CHECK~q\ : std_logic;
SIGNAL \Selector49~3_combout\ : std_logic;
SIGNAL \state_ads.ADS_WREG_VERIFY_FAIL~q\ : std_logic;
SIGNAL \Selector31~1_combout\ : std_logic;
SIGNAL \ads_return_delay.ads_off~feeder_combout\ : std_logic;
SIGNAL \ads_return_delay.ads_pch8~0_combout\ : std_logic;
SIGNAL \ads_return_delay.ads_off~q\ : std_logic;
SIGNAL \Selector31~2_combout\ : std_logic;
SIGNAL \state_ads.ads_off~q\ : std_logic;
SIGNAL \Selector106~0_combout\ : std_logic;
SIGNAL \ads_return_delay.ads_c1~q\ : std_logic;
SIGNAL \Selector58~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c1~q\ : std_logic;
SIGNAL \Selector107~0_combout\ : std_logic;
SIGNAL \ads_return_delay.ads_c2~q\ : std_logic;
SIGNAL \Selector59~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c2~q\ : std_logic;
SIGNAL \Selector145~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ads_c3~q\ : std_logic;
SIGNAL \Selector60~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c3~q\ : std_logic;
SIGNAL \Selector148~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ads_c20~q\ : std_logic;
SIGNAL \Selector77~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c20~q\ : std_logic;
SIGNAL \Selector135~1_combout\ : std_logic;
SIGNAL \Selector135~2_combout\ : std_logic;
SIGNAL \Selector100~0_combout\ : std_logic;
SIGNAL \spi1|di_reg[2]~feeder_combout\ : std_logic;
SIGNAL \Selector163~0_combout\ : std_logic;
SIGNAL \Selector163~1_combout\ : std_logic;
SIGNAL \Selector136~1_combout\ : std_logic;
SIGNAL \Selector155~0_combout\ : std_logic;
SIGNAL \Selector155~1_combout\ : std_logic;
SIGNAL \Selector155~2_combout\ : std_logic;
SIGNAL \Selector136~0_combout\ : std_logic;
SIGNAL \Selector136~2_combout\ : std_logic;
SIGNAL \Selector101~0_combout\ : std_logic;
SIGNAL \Selector156~0_combout\ : std_logic;
SIGNAL \Selector156~1_combout\ : std_logic;
SIGNAL \Selector137~0_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \Selector164~0_combout\ : std_logic;
SIGNAL \Selector164~1_combout\ : std_logic;
SIGNAL \Selector164~2_combout\ : std_logic;
SIGNAL \Selector109~0_combout\ : std_logic;
SIGNAL \ads_return_delay.ads_c22~q\ : std_logic;
SIGNAL \Selector79~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c22~q\ : std_logic;
SIGNAL \Selector137~1_combout\ : std_logic;
SIGNAL \Selector137~2_combout\ : std_logic;
SIGNAL \Selector102~0_combout\ : std_logic;
SIGNAL \spi1|di_reg[0]~feeder_combout\ : std_logic;
SIGNAL \GPIO[25]~input_o\ : std_logic;
SIGNAL \spi1|rx_bit_reg~feeder_combout\ : std_logic;
SIGNAL \txpc|spipc|core_n_ce~0_combout\ : std_logic;
SIGNAL \txpc|spipc|core_n_ce~q\ : std_logic;
SIGNAL \spi1|rx_bit_reg~q\ : std_logic;
SIGNAL \spi1|Selector13~0_combout\ : std_logic;
SIGNAL \spi1|Equal3~0_combout\ : std_logic;
SIGNAL \spi1|sh_reg[6]~0_combout\ : std_logic;
SIGNAL \spi1|Selector12~0_combout\ : std_logic;
SIGNAL \spi1|Selector11~0_combout\ : std_logic;
SIGNAL \Selector161~0_combout\ : std_logic;
SIGNAL \Selector153~0_combout\ : std_logic;
SIGNAL \Selector134~1_combout\ : std_logic;
SIGNAL \Selector134~2_combout\ : std_logic;
SIGNAL \Selector134~3_combout\ : std_logic;
SIGNAL \Selector99~0_combout\ : std_logic;
SIGNAL \spi1|di_reg[3]~feeder_combout\ : std_logic;
SIGNAL \spi1|Selector10~0_combout\ : std_logic;
SIGNAL \Selector169~0_combout\ : std_logic;
SIGNAL \ads_return_wreg.ads_c12~q\ : std_logic;
SIGNAL \Selector69~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c12~q\ : std_logic;
SIGNAL \Selector147~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ads_c13~q\ : std_logic;
SIGNAL \Selector70~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c13~q\ : std_logic;
SIGNAL \Selector160~1_combout\ : std_logic;
SIGNAL \Selector160~0_combout\ : std_logic;
SIGNAL \Selector160~2_combout\ : std_logic;
SIGNAL \Selector133~0_combout\ : std_logic;
SIGNAL \Selector133~1_combout\ : std_logic;
SIGNAL \Selector98~0_combout\ : std_logic;
SIGNAL \spi1|di_reg[4]~feeder_combout\ : std_logic;
SIGNAL \spi1|Selector9~0_combout\ : std_logic;
SIGNAL \spi1|Selector8~0_combout\ : std_logic;
SIGNAL \Selector131~3_combout\ : std_logic;
SIGNAL \Selector96~0_combout\ : std_logic;
SIGNAL \spi1|di_reg[6]~feeder_combout\ : std_logic;
SIGNAL \spi1|Selector7~0_combout\ : std_logic;
SIGNAL \spi1|do_buffer_reg[7]~feeder_combout\ : std_logic;
SIGNAL \spi1|do_buffer_reg[7]~0_combout\ : std_logic;
SIGNAL \Selector157~0_combout\ : std_logic;
SIGNAL \Equal2~3_combout\ : std_logic;
SIGNAL \spi1|do_buffer_reg[2]~feeder_combout\ : std_logic;
SIGNAL \Equal2~1_combout\ : std_logic;
SIGNAL \spi1|do_buffer_reg[5]~feeder_combout\ : std_logic;
SIGNAL \Equal2~2_combout\ : std_logic;
SIGNAL \spi1|do_buffer_reg[0]~feeder_combout\ : std_logic;
SIGNAL \Equal2~0_combout\ : std_logic;
SIGNAL \Equal2~4_combout\ : std_logic;
SIGNAL \Selector48~0_combout\ : std_logic;
SIGNAL \state_ads.ADS_WREG_VERIFY_OK~q\ : std_logic;
SIGNAL \Selector166~0_combout\ : std_logic;
SIGNAL \ads_return_wreg.ads_c6~q\ : std_logic;
SIGNAL \Selector63~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c6~q\ : std_logic;
SIGNAL \WideOr14~3_combout\ : std_logic;
SIGNAL \WideOr14~4_combout\ : std_logic;
SIGNAL \state_ads.ADS_WREG_START~q\ : std_logic;
SIGNAL \WideOr7~combout\ : std_logic;
SIGNAL \state_ads.ADS_TRANSMIT_START~q\ : std_logic;
SIGNAL \state_ads.ADS_TRANSMIT_CLRFLAG~q\ : std_logic;
SIGNAL \Selector128~0_combout\ : std_logic;
SIGNAL \Selector129~0_combout\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \Equal1~1_combout\ : std_logic;
SIGNAL \Selector122~0_combout\ : std_logic;
SIGNAL \ads_delay_count[9]~feeder_combout\ : std_logic;
SIGNAL \Equal1~3_combout\ : std_logic;
SIGNAL \Selector117~0_combout\ : std_logic;
SIGNAL \Equal1~2_combout\ : std_logic;
SIGNAL \Equal1~4_combout\ : std_logic;
SIGNAL \Selector31~3_combout\ : std_logic;
SIGNAL \Selector104~0_combout\ : std_logic;
SIGNAL \ads_return_delay.ADS_TRANSMIT_END~q\ : std_logic;
SIGNAL \Selector36~0_combout\ : std_logic;
SIGNAL \state_ads.ADS_TRANSMIT_END~q\ : std_logic;
SIGNAL \Selector150~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.ads_c23~q\ : std_logic;
SIGNAL \Selector80~0_combout\ : std_logic;
SIGNAL \state_ads.ads_c23~q\ : std_logic;
SIGNAL \Selector134~0_combout\ : std_logic;
SIGNAL \Selector131~0_combout\ : std_logic;
SIGNAL \Selector131~1_combout\ : std_logic;
SIGNAL \Selector131~2_combout\ : std_logic;
SIGNAL \Selector144~0_combout\ : std_logic;
SIGNAL \ads_return_transmit.WAIT_FOR_DRDY~q\ : std_logic;
SIGNAL \Selector55~0_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \Selector211~2_combout\ : std_logic;
SIGNAL \Add2~1\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \Selector210~2_combout\ : std_logic;
SIGNAL \Add2~3\ : std_logic;
SIGNAL \Add2~4_combout\ : std_logic;
SIGNAL \Selector209~2_combout\ : std_logic;
SIGNAL \Add2~5\ : std_logic;
SIGNAL \Add2~6_combout\ : std_logic;
SIGNAL \Selector208~2_combout\ : std_logic;
SIGNAL \Add2~7\ : std_logic;
SIGNAL \Add2~8_combout\ : std_logic;
SIGNAL \Selector207~2_combout\ : std_logic;
SIGNAL \Add2~9\ : std_logic;
SIGNAL \Add2~10_combout\ : std_logic;
SIGNAL \Selector206~2_combout\ : std_logic;
SIGNAL \Add2~11\ : std_logic;
SIGNAL \Add2~12_combout\ : std_logic;
SIGNAL \Selector205~2_combout\ : std_logic;
SIGNAL \Add2~13\ : std_logic;
SIGNAL \Add2~14_combout\ : std_logic;
SIGNAL \Selector204~2_combout\ : std_logic;
SIGNAL \Add2~15\ : std_logic;
SIGNAL \Add2~16_combout\ : std_logic;
SIGNAL \Selector203~2_combout\ : std_logic;
SIGNAL \Add2~17\ : std_logic;
SIGNAL \Add2~18_combout\ : std_logic;
SIGNAL \Selector202~2_combout\ : std_logic;
SIGNAL \Add2~19\ : std_logic;
SIGNAL \Add2~20_combout\ : std_logic;
SIGNAL \Selector201~2_combout\ : std_logic;
SIGNAL \Add2~21\ : std_logic;
SIGNAL \Add2~22_combout\ : std_logic;
SIGNAL \Selector200~2_combout\ : std_logic;
SIGNAL \Add2~23\ : std_logic;
SIGNAL \Add2~24_combout\ : std_logic;
SIGNAL \Selector199~2_combout\ : std_logic;
SIGNAL \Add2~25\ : std_logic;
SIGNAL \Add2~26_combout\ : std_logic;
SIGNAL \Selector198~2_combout\ : std_logic;
SIGNAL \Add2~27\ : std_logic;
SIGNAL \Add2~28_combout\ : std_logic;
SIGNAL \Selector197~2_combout\ : std_logic;
SIGNAL \Add2~29\ : std_logic;
SIGNAL \Add2~30_combout\ : std_logic;
SIGNAL \Selector196~2_combout\ : std_logic;
SIGNAL \Add2~31\ : std_logic;
SIGNAL \Add2~32_combout\ : std_logic;
SIGNAL \Selector195~2_combout\ : std_logic;
SIGNAL \Add2~33\ : std_logic;
SIGNAL \Add2~34_combout\ : std_logic;
SIGNAL \Selector194~2_combout\ : std_logic;
SIGNAL \Add2~35\ : std_logic;
SIGNAL \Add2~36_combout\ : std_logic;
SIGNAL \Selector193~2_combout\ : std_logic;
SIGNAL \Add2~37\ : std_logic;
SIGNAL \Add2~38_combout\ : std_logic;
SIGNAL \Selector192~2_combout\ : std_logic;
SIGNAL \Add2~39\ : std_logic;
SIGNAL \Add2~40_combout\ : std_logic;
SIGNAL \Selector191~2_combout\ : std_logic;
SIGNAL \Add2~41\ : std_logic;
SIGNAL \Add2~42_combout\ : std_logic;
SIGNAL \Selector190~2_combout\ : std_logic;
SIGNAL \Add2~43\ : std_logic;
SIGNAL \Add2~44_combout\ : std_logic;
SIGNAL \Selector189~2_combout\ : std_logic;
SIGNAL \Add2~45\ : std_logic;
SIGNAL \Add2~46_combout\ : std_logic;
SIGNAL \Selector188~2_combout\ : std_logic;
SIGNAL \Equal3~4_combout\ : std_logic;
SIGNAL \Add2~47\ : std_logic;
SIGNAL \Add2~48_combout\ : std_logic;
SIGNAL \Selector187~2_combout\ : std_logic;
SIGNAL \Add2~49\ : std_logic;
SIGNAL \Add2~50_combout\ : std_logic;
SIGNAL \Selector186~2_combout\ : std_logic;
SIGNAL \Add2~51\ : std_logic;
SIGNAL \Add2~52_combout\ : std_logic;
SIGNAL \Selector185~2_combout\ : std_logic;
SIGNAL \Add2~53\ : std_logic;
SIGNAL \Add2~54_combout\ : std_logic;
SIGNAL \Selector184~2_combout\ : std_logic;
SIGNAL \Equal3~3_combout\ : std_logic;
SIGNAL \Equal3~7_combout\ : std_logic;
SIGNAL \Equal3~8_combout\ : std_logic;
SIGNAL \Equal3~6_combout\ : std_logic;
SIGNAL \Equal3~5_combout\ : std_logic;
SIGNAL \Equal3~9_combout\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \Add2~55\ : std_logic;
SIGNAL \Add2~56_combout\ : std_logic;
SIGNAL \Selector183~2_combout\ : std_logic;
SIGNAL \Add2~57\ : std_logic;
SIGNAL \Add2~58_combout\ : std_logic;
SIGNAL \Selector182~2_combout\ : std_logic;
SIGNAL \Add2~59\ : std_logic;
SIGNAL \Add2~60_combout\ : std_logic;
SIGNAL \Selector181~2_combout\ : std_logic;
SIGNAL \Add2~61\ : std_logic;
SIGNAL \Add2~62_combout\ : std_logic;
SIGNAL \Selector180~2_combout\ : std_logic;
SIGNAL \Equal3~1_combout\ : std_logic;
SIGNAL \Equal3~2_combout\ : std_logic;
SIGNAL \Equal3~10_combout\ : std_logic;
SIGNAL \ads_return_read.READING_BYTES_STORING~feeder_combout\ : std_logic;
SIGNAL \ads_return_read.READING_BYTES_STORING~q\ : std_logic;
SIGNAL \Selector53~0_combout\ : std_logic;
SIGNAL \state_ads.READING_BYTES_STORING~q\ : std_logic;
SIGNAL \Selector51~0_combout\ : std_logic;
SIGNAL \state_ads.READING_BYTES_END~q\ : std_logic;
SIGNAL \Selector40~0_combout\ : std_logic;
SIGNAL \state_ads.ADS_WAIT_SUM~q\ : std_logic;
SIGNAL \Selector178~0_combout\ : std_logic;
SIGNAL \sumador_data_en~q\ : std_logic;
SIGNAL \sumador|b1[0]~0_combout\ : std_logic;
SIGNAL \sumador|state_sum.SUM_CVT_S24~q\ : std_logic;
SIGNAL \sumador|state_sum.SUM_CVT_S32~q\ : std_logic;
SIGNAL \sumador|state_sum.SUM_SUM1~q\ : std_logic;
SIGNAL \sumador|state_sum.SUM_SUMOUT~feeder_combout\ : std_logic;
SIGNAL \sumador|state_sum.SUM_SUMOUT~q\ : std_logic;
SIGNAL \sumador|state_sum.SUM_CVT_SUMOUT~q\ : std_logic;
SIGNAL \sumador|state_sum.SUM_NOTIFY~feeder_combout\ : std_logic;
SIGNAL \sumador|state_sum.SUM_NOTIFY~q\ : std_logic;
SIGNAL \sumador|Selector1~0_combout\ : std_logic;
SIGNAL \sumador|state_sum.SUM_WAIT_EN~q\ : std_logic;
SIGNAL \sumador|Selector0~0_combout\ : std_logic;
SIGNAL \master_reset~clkctrl_outclk\ : std_logic;
SIGNAL \sumador|sum_ready~q\ : std_logic;
SIGNAL \Selector54~0_combout\ : std_logic;
SIGNAL \state_ads.READING_BYTES_TX~q\ : std_logic;
SIGNAL \Selector55~1_combout\ : std_logic;
SIGNAL \state_ads.WAIT_FOR_DRDY~q\ : std_logic;
SIGNAL \Selector49~0_combout\ : std_logic;
SIGNAL \Selector49~1_combout\ : std_logic;
SIGNAL \Selector49~2_combout\ : std_logic;
SIGNAL \Selector52~0_combout\ : std_logic;
SIGNAL \state_ads.READING_BYTES_INC~q\ : std_logic;
SIGNAL \state_ads~196_combout\ : std_logic;
SIGNAL \state_ads.READING_BYTES~q\ : std_logic;
SIGNAL \state_ads.ADS_READ_START~feeder_combout\ : std_logic;
SIGNAL \state_ads.ADS_READ_START~q\ : std_logic;
SIGNAL \state_ads.ADS_READ_CLRFLAG~q\ : std_logic;
SIGNAL \WideOr4~combout\ : std_logic;
SIGNAL \Selector120~0_combout\ : std_logic;
SIGNAL \Equal1~7_combout\ : std_logic;
SIGNAL \Selector121~0_combout\ : std_logic;
SIGNAL \ads_delay_count[14]~feeder_combout\ : std_logic;
SIGNAL \Equal1~6_combout\ : std_logic;
SIGNAL \Equal1~8_combout\ : std_logic;
SIGNAL \Equal1~5_combout\ : std_logic;
SIGNAL \Equal1~9_combout\ : std_logic;
SIGNAL \Equal1~14_combout\ : std_logic;
SIGNAL \Selector88~0_combout\ : std_logic;
SIGNAL \Selector56~2_combout\ : std_logic;
SIGNAL \state_ads.ADS_DRDY_PRE~q\ : std_logic;
SIGNAL \Selector50~0_combout\ : std_logic;
SIGNAL \state_ads.READING_BYTES_START~q\ : std_logic;
SIGNAL \Selector177~0_combout\ : std_logic;
SIGNAL \Selector177~1_combout\ : std_logic;
SIGNAL \debugA[1]~0_combout\ : std_logic;
SIGNAL \GPIO~72_combout\ : std_logic;
SIGNAL \GPIO[8]~reg0_q\ : std_logic;
SIGNAL \Selector152~0_combout\ : std_logic;
SIGNAL \ads_rp~q\ : std_logic;
SIGNAL \spi1|Equal4~0_combout\ : std_logic;
SIGNAL \Selector130~0_combout\ : std_logic;
SIGNAL \Selector95~0_combout\ : std_logic;
SIGNAL \spi1|Selector6~1_combout\ : std_logic;
SIGNAL \spi1|Selector6~0_combout\ : std_logic;
SIGNAL \spi1|Selector6~2_combout\ : std_logic;
SIGNAL \spi1|spi_mosi_o~0_combout\ : std_logic;
SIGNAL \spi1|Selector1~0_combout\ : std_logic;
SIGNAL \spi1|Selector1~1_combout\ : std_logic;
SIGNAL \spi1|sck_ena_reg~q\ : std_logic;
SIGNAL \spi1|spi_clk_reg~0_combout\ : std_logic;
SIGNAL \spi1|spi_clk_reg~q\ : std_logic;
SIGNAL \txpc|spipc|Selector4~0_combout\ : std_logic;
SIGNAL \txpc|spipc|state_reg[2]~3_combout\ : std_logic;
SIGNAL \txpc|spipc|Equal1~0_combout\ : std_logic;
SIGNAL \txpc|spipc|state_reg~2_combout\ : std_logic;
SIGNAL \txpc|spipc|wr_ack_reg~q\ : std_logic;
SIGNAL \txpc|state_txpc.TXPC_TRANSMIT_CLRFLAG~q\ : std_logic;
SIGNAL \txpc|state_txpc.TXPC_TRANSMIT_END~q\ : std_logic;
SIGNAL \txpc|state_txpc.TXPC_DELAY~q\ : std_logic;
SIGNAL \txpc|state_txpc.TXPC_BUFFER_SENDING~feeder_combout\ : std_logic;
SIGNAL \txpc|state_txpc.TXPC_BUFFER_SENDING~q\ : std_logic;
SIGNAL \txpc|Selector40~0_combout\ : std_logic;
SIGNAL \txpc|state_txpc.TXPC_BUFFER_SEND_END~q\ : std_logic;
SIGNAL \txpc|Selector31~0_combout\ : std_logic;
SIGNAL \txpc|txpc_return_transmit.TXPC_IDLE~0_combout\ : std_logic;
SIGNAL \txpc|txpc_return_transmit.TXPC_IDLE~q\ : std_logic;
SIGNAL \txpc|txpc_return_delay.TXPCEc6~0_combout\ : std_logic;
SIGNAL \txpc|txpc_return_delay.TXPC_IDLE~q\ : std_logic;
SIGNAL \txpc|Selector31~1_combout\ : std_logic;
SIGNAL \txpc|state_txpc.TXPC_IDLE~q\ : std_logic;
SIGNAL \txpc|Selector38~0_combout\ : std_logic;
SIGNAL \txpc|state_txpc.TXPC_BUFFER_SEND_START~q\ : std_logic;
SIGNAL \txpc|txpc_return_transmit.TXPC_BUFFER_SENDING_DATA_REQ~feeder_combout\ : std_logic;
SIGNAL \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~0_combout\ : std_logic;
SIGNAL \txpc|txpc_return_transmit.TXPC_BUFFER_SENDING_DATA_REQ~q\ : std_logic;
SIGNAL \txpc|txpc_return_delay.TXPC_BUFFER_SENDING_DATA_REQ~feeder_combout\ : std_logic;
SIGNAL \txpc|txpc_return_delay.TXPC_BUFFER_SENDING_DATA_REQ~q\ : std_logic;
SIGNAL \txpc|Selector41~0_combout\ : std_logic;
SIGNAL \txpc|state_txpc.TXPC_BUFFER_SENDING_DATA_REQ~q\ : std_logic;
SIGNAL \txpc|Selector50~2_combout\ : std_logic;
SIGNAL \txpc|Selector50~0_combout\ : std_logic;
SIGNAL \txpc|WideOr1~combout\ : std_logic;
SIGNAL \txpc|Add0~0_combout\ : std_logic;
SIGNAL \txpc|Selector30~0_combout\ : std_logic;
SIGNAL \txpc|Add0~1\ : std_logic;
SIGNAL \txpc|Add0~2_combout\ : std_logic;
SIGNAL \txpc|Selector29~0_combout\ : std_logic;
SIGNAL \txpc|Add0~3\ : std_logic;
SIGNAL \txpc|Add0~4_combout\ : std_logic;
SIGNAL \txpc|Selector28~0_combout\ : std_logic;
SIGNAL \txpc|Add0~5\ : std_logic;
SIGNAL \txpc|Add0~6_combout\ : std_logic;
SIGNAL \txpc|Selector27~0_combout\ : std_logic;
SIGNAL \txpc|Add0~7\ : std_logic;
SIGNAL \txpc|Add0~8_combout\ : std_logic;
SIGNAL \txpc|Selector26~0_combout\ : std_logic;
SIGNAL \txpc|Add0~9\ : std_logic;
SIGNAL \txpc|Add0~10_combout\ : std_logic;
SIGNAL \txpc|Selector25~0_combout\ : std_logic;
SIGNAL \txpc|Add0~11\ : std_logic;
SIGNAL \txpc|Add0~12_combout\ : std_logic;
SIGNAL \txpc|Selector24~0_combout\ : std_logic;
SIGNAL \txpc|Add0~13\ : std_logic;
SIGNAL \txpc|Add0~14_combout\ : std_logic;
SIGNAL \txpc|Selector23~0_combout\ : std_logic;
SIGNAL \txpc|Add0~15\ : std_logic;
SIGNAL \txpc|Add0~16_combout\ : std_logic;
SIGNAL \txpc|Selector22~0_combout\ : std_logic;
SIGNAL \txpc|Add0~17\ : std_logic;
SIGNAL \txpc|Add0~18_combout\ : std_logic;
SIGNAL \txpc|Selector21~0_combout\ : std_logic;
SIGNAL \txpc|Add0~19\ : std_logic;
SIGNAL \txpc|Add0~20_combout\ : std_logic;
SIGNAL \txpc|Selector20~0_combout\ : std_logic;
SIGNAL \txpc|Add0~21\ : std_logic;
SIGNAL \txpc|Add0~22_combout\ : std_logic;
SIGNAL \txpc|Selector19~0_combout\ : std_logic;
SIGNAL \txpc|Add0~23\ : std_logic;
SIGNAL \txpc|Add0~24_combout\ : std_logic;
SIGNAL \txpc|Selector18~0_combout\ : std_logic;
SIGNAL \txpc|Add0~25\ : std_logic;
SIGNAL \txpc|Add0~26_combout\ : std_logic;
SIGNAL \txpc|Selector17~0_combout\ : std_logic;
SIGNAL \txpc|Add0~27\ : std_logic;
SIGNAL \txpc|Add0~28_combout\ : std_logic;
SIGNAL \txpc|Selector16~0_combout\ : std_logic;
SIGNAL \txpc|Add0~29\ : std_logic;
SIGNAL \txpc|Add0~30_combout\ : std_logic;
SIGNAL \txpc|Selector15~0_combout\ : std_logic;
SIGNAL \txpc|Add0~31\ : std_logic;
SIGNAL \txpc|Add0~32_combout\ : std_logic;
SIGNAL \txpc|Selector14~0_combout\ : std_logic;
SIGNAL \txpc|Add0~33\ : std_logic;
SIGNAL \txpc|Add0~34_combout\ : std_logic;
SIGNAL \txpc|Selector13~0_combout\ : std_logic;
SIGNAL \txpc|Add0~35\ : std_logic;
SIGNAL \txpc|Add0~36_combout\ : std_logic;
SIGNAL \txpc|Selector12~0_combout\ : std_logic;
SIGNAL \txpc|Add0~37\ : std_logic;
SIGNAL \txpc|Add0~38_combout\ : std_logic;
SIGNAL \txpc|Selector11~0_combout\ : std_logic;
SIGNAL \txpc|Add0~39\ : std_logic;
SIGNAL \txpc|Add0~40_combout\ : std_logic;
SIGNAL \txpc|Selector10~0_combout\ : std_logic;
SIGNAL \txpc|Add0~41\ : std_logic;
SIGNAL \txpc|Add0~42_combout\ : std_logic;
SIGNAL \txpc|Selector9~0_combout\ : std_logic;
SIGNAL \txpc|Add0~43\ : std_logic;
SIGNAL \txpc|Add0~44_combout\ : std_logic;
SIGNAL \txpc|Selector8~0_combout\ : std_logic;
SIGNAL \txpc|Add0~45\ : std_logic;
SIGNAL \txpc|Add0~46_combout\ : std_logic;
SIGNAL \txpc|Selector7~0_combout\ : std_logic;
SIGNAL \txpc|Add0~47\ : std_logic;
SIGNAL \txpc|Add0~48_combout\ : std_logic;
SIGNAL \txpc|Selector6~0_combout\ : std_logic;
SIGNAL \txpc|Add0~49\ : std_logic;
SIGNAL \txpc|Add0~50_combout\ : std_logic;
SIGNAL \txpc|Selector5~0_combout\ : std_logic;
SIGNAL \txpc|Add0~51\ : std_logic;
SIGNAL \txpc|Add0~52_combout\ : std_logic;
SIGNAL \txpc|Selector4~0_combout\ : std_logic;
SIGNAL \txpc|Add0~53\ : std_logic;
SIGNAL \txpc|Add0~54_combout\ : std_logic;
SIGNAL \txpc|Selector3~0_combout\ : std_logic;
SIGNAL \txpc|Add0~55\ : std_logic;
SIGNAL \txpc|Add0~56_combout\ : std_logic;
SIGNAL \txpc|Selector2~0_combout\ : std_logic;
SIGNAL \txpc|Equal0~2_combout\ : std_logic;
SIGNAL \txpc|Add0~57\ : std_logic;
SIGNAL \txpc|Add0~58_combout\ : std_logic;
SIGNAL \txpc|Selector1~0_combout\ : std_logic;
SIGNAL \txpc|txpc_delay_count[10]~feeder_combout\ : std_logic;
SIGNAL \txpc|Add0~59\ : std_logic;
SIGNAL \txpc|Add0~60_combout\ : std_logic;
SIGNAL \txpc|Selector0~0_combout\ : std_logic;
SIGNAL \txpc|Equal0~1_combout\ : std_logic;
SIGNAL \txpc|Equal0~0_combout\ : std_logic;
SIGNAL \txpc|Equal0~3_combout\ : std_logic;
SIGNAL \txpc|Equal0~4_combout\ : std_logic;
SIGNAL \txpc|Equal0~6_combout\ : std_logic;
SIGNAL \txpc|Equal0~5_combout\ : std_logic;
SIGNAL \txpc|Equal0~7_combout\ : std_logic;
SIGNAL \txpc|Equal0~8_combout\ : std_logic;
SIGNAL \txpc|Equal0~9_combout\ : std_logic;
SIGNAL \txpc|Equal0~10_combout\ : std_logic;
SIGNAL \txpc|Selector33~0_combout\ : std_logic;
SIGNAL \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ : std_logic;
SIGNAL \txpc|Selector50~1_combout\ : std_logic;
SIGNAL \txpc|Selector50~3_combout\ : std_logic;
SIGNAL \txpc|data_req~q\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[0]~32_combout\ : std_logic;
SIGNAL \txpc|buf|state_bpp.BPP_INIT~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|state_bpp.BPP_INIT~q\ : std_logic;
SIGNAL \Selector179~0_combout\ : std_logic;
SIGNAL \txpc_data_en~q\ : std_logic;
SIGNAL \txpc|buf|state_bpp.BPP_INC_WORD2~0_combout\ : std_logic;
SIGNAL \txpc|buf|state_bpp.BPP_INC_WORD2~q\ : std_logic;
SIGNAL \txpc|buf|Selector7~0_combout\ : std_logic;
SIGNAL \txpc|buf|state_bpp.BPP_WAIT_CEF2~q\ : std_logic;
SIGNAL \txpc|buf|Selector3~0_combout\ : std_logic;
SIGNAL \txpc|buf|Selector3~1_combout\ : std_logic;
SIGNAL \txpc|buf|state_bpp.BPP_FILL2~q\ : std_logic;
SIGNAL \txpc|buf|Selector9~0_combout\ : std_logic;
SIGNAL \txpc|buf|Selector2~0_combout\ : std_logic;
SIGNAL \txpc|buf|Selector2~1_combout\ : std_logic;
SIGNAL \txpc|buf|state_bpp.BPP_FILL1~q\ : std_logic;
SIGNAL \txpc|buf|Selector9~1_combout\ : std_logic;
SIGNAL \txpc|buf|Selector8~0_combout\ : std_logic;
SIGNAL \txpc|buf|Selector8~1_combout\ : std_logic;
SIGNAL \txpc|buf|state_bpp.BPP_INC_WORD1~q\ : std_logic;
SIGNAL \txpc|buf|Selector6~0_combout\ : std_logic;
SIGNAL \txpc|buf|state_bpp.BPP_WAIT_CEF1~q\ : std_logic;
SIGNAL \txpc|buf|Selector4~0_combout\ : std_logic;
SIGNAL \txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\ : std_logic;
SIGNAL \txpc|buf|WideOr7~combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[31]~34_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[0]~33\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[1]~35_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[1]~36\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[2]~37_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[2]~38\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[3]~39_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[3]~40\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[4]~41_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[4]~42\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[5]~43_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[5]~44\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[6]~45_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[6]~46\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[7]~47_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[7]~48\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[8]~49_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[8]~50\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[9]~51_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[9]~52\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[10]~53_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[10]~54\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[11]~55_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[11]~56\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[12]~57_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[12]~58\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[13]~59_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[13]~60\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[14]~61_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[14]~62\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[15]~63_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[15]~64\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[16]~65_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[16]~66\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[17]~67_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[17]~68\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[18]~69_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[18]~70\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[19]~71_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[19]~72\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[20]~73_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[20]~74\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[21]~75_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[21]~76\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[22]~77_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[22]~78\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[23]~79_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[23]~80\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[24]~81_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[24]~82\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[25]~83_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[25]~84\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[26]~85_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[26]~86\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[27]~87_combout\ : std_logic;
SIGNAL \txpc|buf|Equal0~8_combout\ : std_logic;
SIGNAL \txpc|buf|Equal0~5_combout\ : std_logic;
SIGNAL \txpc|buf|Equal0~6_combout\ : std_logic;
SIGNAL \txpc|buf|Equal0~7_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[27]~88\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[28]~89_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[28]~90\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[29]~91_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[29]~92\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[30]~93_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[30]~94\ : std_logic;
SIGNAL \txpc|buf|bpp_idx_w[31]~95_combout\ : std_logic;
SIGNAL \txpc|buf|Equal0~9_combout\ : std_logic;
SIGNAL \txpc|buf|Equal0~1_combout\ : std_logic;
SIGNAL \txpc|buf|Equal0~0_combout\ : std_logic;
SIGNAL \txpc|buf|Equal0~3_combout\ : std_logic;
SIGNAL \txpc|buf|Equal0~2_combout\ : std_logic;
SIGNAL \txpc|buf|Equal0~4_combout\ : std_logic;
SIGNAL \txpc|buf|Equal0~10_combout\ : std_logic;
SIGNAL \txpc|buf|Selector5~0_combout\ : std_logic;
SIGNAL \txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1~q\ : std_logic;
SIGNAL \txpc|buf|Selector0~0_combout\ : std_logic;
SIGNAL \txpc|buf|Selector0~1_combout\ : std_logic;
SIGNAL \txpc|buf|signal_buf_available~q\ : std_logic;
SIGNAL \txpc|buf|Selector135~0_combout\ : std_logic;
SIGNAL \txpc|buf|Selector138~0_combout\ : std_logic;
SIGNAL \txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\ : std_logic;
SIGNAL \txpc|buf|Selector135~1_combout\ : std_logic;
SIGNAL \txpc|buf|state_bppr.BPPR_NEXT_BYTE~0_combout\ : std_logic;
SIGNAL \txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\ : std_logic;
SIGNAL \txpc|buf|Add1~0_combout\ : std_logic;
SIGNAL \txpc|buf|byte_sel[1]~1_combout\ : std_logic;
SIGNAL \txpc|buf|Add1~1_combout\ : std_logic;
SIGNAL \txpc|buf|byte_sel[2]~3_combout\ : std_logic;
SIGNAL \txpc|buf|Selector139~0_combout\ : std_logic;
SIGNAL \txpc|buf|byte_sel[0]~0_combout\ : std_logic;
SIGNAL \txpc|buf|byte_sel[0]~2_combout\ : std_logic;
SIGNAL \txpc|buf|Selector137~0_combout\ : std_logic;
SIGNAL \txpc|buf|state_bppr.BPPR_END_WORD~q\ : std_logic;
SIGNAL \txpc|buf|Selector134~0_combout\ : std_logic;
SIGNAL \txpc|buf|state_bppr.BPPR_NEXT_WORD~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|state_bppr.BPPR_NEXT_WORD~q\ : std_logic;
SIGNAL \txpc|buf|Add2~0_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~5_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~1\ : std_logic;
SIGNAL \txpc|buf|Add2~2_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~4_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~3\ : std_logic;
SIGNAL \txpc|buf|Add2~6_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~11_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~7\ : std_logic;
SIGNAL \txpc|buf|Add2~8_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~10_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~9\ : std_logic;
SIGNAL \txpc|buf|Add2~12_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~95_combout\ : std_logic;
SIGNAL \txpc|buf|bppr_idx_word[31]~0_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~13\ : std_logic;
SIGNAL \txpc|buf|Add2~14_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~94_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~15\ : std_logic;
SIGNAL \txpc|buf|Add2~16_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~93_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~17\ : std_logic;
SIGNAL \txpc|buf|Add2~18_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~92_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~19\ : std_logic;
SIGNAL \txpc|buf|Add2~20_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~91_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~21\ : std_logic;
SIGNAL \txpc|buf|Add2~22_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~90_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~23\ : std_logic;
SIGNAL \txpc|buf|Add2~24_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~89_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~25\ : std_logic;
SIGNAL \txpc|buf|Add2~26_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~88_combout\ : std_logic;
SIGNAL \txpc|buf|Equal4~6_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~27\ : std_logic;
SIGNAL \txpc|buf|Add2~28_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~87_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~29\ : std_logic;
SIGNAL \txpc|buf|Add2~30_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~86_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~31\ : std_logic;
SIGNAL \txpc|buf|Add2~32_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~85_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~33\ : std_logic;
SIGNAL \txpc|buf|Add2~34_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~84_combout\ : std_logic;
SIGNAL \txpc|buf|Equal4~5_combout\ : std_logic;
SIGNAL \txpc|buf|Equal4~7_combout\ : std_logic;
SIGNAL \txpc|buf|Equal4~8_combout\ : std_logic;
SIGNAL \txpc|buf|Equal4~9_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~35\ : std_logic;
SIGNAL \txpc|buf|Add2~36_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~83_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~37\ : std_logic;
SIGNAL \txpc|buf|Add2~38_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~82_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~39\ : std_logic;
SIGNAL \txpc|buf|Add2~40_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~81_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~41\ : std_logic;
SIGNAL \txpc|buf|Add2~42_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~80_combout\ : std_logic;
SIGNAL \txpc|buf|Equal4~3_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~43\ : std_logic;
SIGNAL \txpc|buf|Add2~44_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~79_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~45\ : std_logic;
SIGNAL \txpc|buf|Add2~46_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~78_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~47\ : std_logic;
SIGNAL \txpc|buf|Add2~48_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~77_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~49\ : std_logic;
SIGNAL \txpc|buf|Add2~50_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~76_combout\ : std_logic;
SIGNAL \txpc|buf|Equal4~2_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~51\ : std_logic;
SIGNAL \txpc|buf|Add2~52_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~75_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~53\ : std_logic;
SIGNAL \txpc|buf|Add2~54_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~74_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~55\ : std_logic;
SIGNAL \txpc|buf|Add2~56_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~73_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~57\ : std_logic;
SIGNAL \txpc|buf|Add2~58_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~72_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~59\ : std_logic;
SIGNAL \txpc|buf|Add2~60_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~71_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~61\ : std_logic;
SIGNAL \txpc|buf|Add2~62_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~70_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~63\ : std_logic;
SIGNAL \txpc|buf|Add2~64_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~69_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~65\ : std_logic;
SIGNAL \txpc|buf|Add2~66_combout\ : std_logic;
SIGNAL \txpc|buf|Add2~68_combout\ : std_logic;
SIGNAL \txpc|buf|Equal4~0_combout\ : std_logic;
SIGNAL \txpc|buf|Equal4~1_combout\ : std_logic;
SIGNAL \txpc|buf|Equal4~4_combout\ : std_logic;
SIGNAL \txpc|buf|Equal4~10_combout\ : std_logic;
SIGNAL \txpc|buf|Selector134~1_combout\ : std_logic;
SIGNAL \txpc|buf|state_bppr.BPPR_NEW_WORD~q\ : std_logic;
SIGNAL \txpc|buf|Selector137~1_combout\ : std_logic;
SIGNAL \txpc|buf|state_bppr.BPPR_WAIT_REQ~q\ : std_logic;
SIGNAL \txpc|buf|Selector133~1_combout\ : std_logic;
SIGNAL \txpc|buf|Selector133~2_combout\ : std_logic;
SIGNAL \txpc|buf|Selector133~3_combout\ : std_logic;
SIGNAL \txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\ : std_logic;
SIGNAL \txpc|buf|Selector133~0_combout\ : std_logic;
SIGNAL \txpc|buf|buf_available~0_combout\ : std_logic;
SIGNAL \txpc|buf|buf_available~1_combout\ : std_logic;
SIGNAL \txpc|buf|buf_available~q\ : std_logic;
SIGNAL \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~1_combout\ : std_logic;
SIGNAL \txpc|state_txpc.TXPC_TRANSMIT_START~q\ : std_logic;
SIGNAL \txpc|Selector48~0_combout\ : std_logic;
SIGNAL \txpc|pc_spi_data_en~q\ : std_logic;
SIGNAL \txpc|spipc|wren~0_combout\ : std_logic;
SIGNAL \txpc|spipc|wren~q\ : std_logic;
SIGNAL \txpc|spipc|state_reg~0_combout\ : std_logic;
SIGNAL \txpc|spipc|state_reg~1_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector3~0_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector2~0_combout\ : std_logic;
SIGNAL \txpc|spipc|WideOr1~0_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector1~0_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector1~1_combout\ : std_logic;
SIGNAL \txpc|spipc|sck_ena_reg~q\ : std_logic;
SIGNAL \txpc|spipc|spi_clk_reg~0_combout\ : std_logic;
SIGNAL \txpc|spipc|spi_clk_reg~q\ : std_logic;
SIGNAL \txpc|buf|buf_to_read[0]~1_combout\ : std_logic;
SIGNAL \txpc|buf|signal_buf_available~0_combout\ : std_logic;
SIGNAL \txpc|buf|buf_to_read[31]~0_combout\ : std_logic;
SIGNAL \txpc|buf|Equal1~0_combout\ : std_logic;
SIGNAL \memoria[22][7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~13_combout\ : std_logic;
SIGNAL \Decoder0~14_combout\ : std_logic;
SIGNAL \Decoder0~17_combout\ : std_logic;
SIGNAL \memoria[22][7]~q\ : std_logic;
SIGNAL \sumador|b7[15]~feeder_combout\ : std_logic;
SIGNAL \sumador|b1[0]~1_combout\ : std_logic;
SIGNAL \sumador|s7[15]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[0]~0_combout\ : std_logic;
SIGNAL \memoria[25][7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~11_combout\ : std_logic;
SIGNAL \Decoder0~16_combout\ : std_logic;
SIGNAL \memoria[25][7]~q\ : std_logic;
SIGNAL \sumador|s8[15]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][6]~q\ : std_logic;
SIGNAL \sumador|b7[14]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[14]~feeder_combout\ : std_logic;
SIGNAL \memoria[25][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[25][6]~q\ : std_logic;
SIGNAL \sumador|b8[14]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[14]~feeder_combout\ : std_logic;
SIGNAL \memoria[25][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[25][5]~q\ : std_logic;
SIGNAL \sumador|b8[13]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[13]~feeder_combout\ : std_logic;
SIGNAL \sumador|e8[13]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][5]~q\ : std_logic;
SIGNAL \memoria[25][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[25][4]~q\ : std_logic;
SIGNAL \sumador|b8[12]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[12]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][4]~q\ : std_logic;
SIGNAL \sumador|b7[12]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[12]~feeder_combout\ : std_logic;
SIGNAL \sumador|e7[12]~feeder_combout\ : std_logic;
SIGNAL \memoria[25][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[25][3]~q\ : std_logic;
SIGNAL \sumador|b8[11]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[11]~feeder_combout\ : std_logic;
SIGNAL \sumador|e8[11]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][3]~q\ : std_logic;
SIGNAL \sumador|b7[11]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[11]~feeder_combout\ : std_logic;
SIGNAL \memoria[25][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[25][2]~q\ : std_logic;
SIGNAL \sumador|b8[10]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][2]~q\ : std_logic;
SIGNAL \sumador|b7[10]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[10]~feeder_combout\ : std_logic;
SIGNAL \sumador|e7[10]~feeder_combout\ : std_logic;
SIGNAL \memoria[25][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[25][1]~q\ : std_logic;
SIGNAL \sumador|b8[9]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[9]~feeder_combout\ : std_logic;
SIGNAL \sumador|e8[9]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][1]~q\ : std_logic;
SIGNAL \sumador|b7[9]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[9]~feeder_combout\ : std_logic;
SIGNAL \memoria[25][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[25][0]~q\ : std_logic;
SIGNAL \sumador|s8[8]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[22][0]~q\ : std_logic;
SIGNAL \sumador|s7[8]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~18_combout\ : std_logic;
SIGNAL \memoria[26][7]~q\ : std_logic;
SIGNAL \sumador|b8[7]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[7]~feeder_combout\ : std_logic;
SIGNAL \sumador|e8[7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~34_combout\ : std_logic;
SIGNAL \memoria[23][7]~q\ : std_logic;
SIGNAL \sumador|b7[7]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[7]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][6]~q\ : std_logic;
SIGNAL \sumador|b7[6]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[6]~feeder_combout\ : std_logic;
SIGNAL \sumador|e7[6]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][6]~q\ : std_logic;
SIGNAL \sumador|b8[6]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[6]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][5]~q\ : std_logic;
SIGNAL \sumador|b8[5]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[5]~feeder_combout\ : std_logic;
SIGNAL \sumador|e8[5]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][5]~q\ : std_logic;
SIGNAL \sumador|b7[5]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[5]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][4]~q\ : std_logic;
SIGNAL \sumador|b7[4]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[4]~feeder_combout\ : std_logic;
SIGNAL \sumador|e7[4]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][4]~q\ : std_logic;
SIGNAL \sumador|b8[4]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[4]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][3]~q\ : std_logic;
SIGNAL \sumador|b7[3]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[3]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][3]~q\ : std_logic;
SIGNAL \sumador|b8[3]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[3]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][2]~q\ : std_logic;
SIGNAL \sumador|b8[2]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[2]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][2]~q\ : std_logic;
SIGNAL \sumador|b7[2]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[2]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][1]~q\ : std_logic;
SIGNAL \sumador|b7[1]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[1]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][1]~q\ : std_logic;
SIGNAL \sumador|s8[1]~feeder_combout\ : std_logic;
SIGNAL \sumador|e8[1]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[26][0]~q\ : std_logic;
SIGNAL \sumador|s8[0]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[23][0]~q\ : std_logic;
SIGNAL \sumador|b7[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|e7[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add4~1\ : std_logic;
SIGNAL \sumador|Add4~3\ : std_logic;
SIGNAL \sumador|Add4~5\ : std_logic;
SIGNAL \sumador|Add4~7\ : std_logic;
SIGNAL \sumador|Add4~9\ : std_logic;
SIGNAL \sumador|Add4~11\ : std_logic;
SIGNAL \sumador|Add4~13\ : std_logic;
SIGNAL \sumador|Add4~15\ : std_logic;
SIGNAL \sumador|Add4~17\ : std_logic;
SIGNAL \sumador|Add4~19\ : std_logic;
SIGNAL \sumador|Add4~21\ : std_logic;
SIGNAL \sumador|Add4~23\ : std_logic;
SIGNAL \sumador|Add4~25\ : std_logic;
SIGNAL \sumador|Add4~27\ : std_logic;
SIGNAL \sumador|Add4~29\ : std_logic;
SIGNAL \sumador|Add4~30_combout\ : std_logic;
SIGNAL \Decoder0~19_combout\ : std_logic;
SIGNAL \Decoder0~22_combout\ : std_logic;
SIGNAL \memoria[16][7]~q\ : std_logic;
SIGNAL \sumador|s5[15]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~35_combout\ : std_logic;
SIGNAL \memoria[19][7]~q\ : std_logic;
SIGNAL \sumador|b6[15]~feeder_combout\ : std_logic;
SIGNAL \sumador|e6[15]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][6]~q\ : std_logic;
SIGNAL \sumador|b5[14]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[14]~feeder_combout\ : std_logic;
SIGNAL \sumador|e5[14]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][6]~q\ : std_logic;
SIGNAL \sumador|b6[14]~feeder_combout\ : std_logic;
SIGNAL \sumador|s6[14]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][5]~q\ : std_logic;
SIGNAL \sumador|b6[13]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][5]~q\ : std_logic;
SIGNAL \sumador|b5[13]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][4]~q\ : std_logic;
SIGNAL \sumador|b5[12]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][4]~q\ : std_logic;
SIGNAL \sumador|b6[12]~feeder_combout\ : std_logic;
SIGNAL \sumador|s6[12]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][3]~q\ : std_logic;
SIGNAL \sumador|b5[11]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[11]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][3]~q\ : std_logic;
SIGNAL \sumador|b6[11]~feeder_combout\ : std_logic;
SIGNAL \sumador|s6[11]~feeder_combout\ : std_logic;
SIGNAL \sumador|e6[11]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][2]~q\ : std_logic;
SIGNAL \sumador|b5[10]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[10]~feeder_combout\ : std_logic;
SIGNAL \sumador|e5[10]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][2]~q\ : std_logic;
SIGNAL \sumador|b6[10]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][1]~q\ : std_logic;
SIGNAL \sumador|b5[9]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[9]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][1]~q\ : std_logic;
SIGNAL \sumador|b6[9]~feeder_combout\ : std_logic;
SIGNAL \sumador|s6[9]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[16][0]~q\ : std_logic;
SIGNAL \sumador|s5[8]~feeder_combout\ : std_logic;
SIGNAL \sumador|e5[8]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[19][0]~q\ : std_logic;
SIGNAL \sumador|b6[8]~feeder_combout\ : std_logic;
SIGNAL \sumador|s6[8]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~24_combout\ : std_logic;
SIGNAL \memoria[17][7]~q\ : std_logic;
SIGNAL \sumador|s5[7]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~23_combout\ : std_logic;
SIGNAL \memoria[20][7]~q\ : std_logic;
SIGNAL \sumador|b6[7]~feeder_combout\ : std_logic;
SIGNAL \sumador|s6[7]~feeder_combout\ : std_logic;
SIGNAL \sumador|e6[7]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][6]~q\ : std_logic;
SIGNAL \sumador|b5[6]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[6]~feeder_combout\ : std_logic;
SIGNAL \sumador|e5[6]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][6]~q\ : std_logic;
SIGNAL \memoria[20][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][5]~q\ : std_logic;
SIGNAL \sumador|b6[5]~feeder_combout\ : std_logic;
SIGNAL \sumador|s6[5]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][5]~q\ : std_logic;
SIGNAL \sumador|b5[5]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[5]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][4]~q\ : std_logic;
SIGNAL \sumador|b5[4]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[4]~feeder_combout\ : std_logic;
SIGNAL \sumador|e5[4]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][4]~q\ : std_logic;
SIGNAL \sumador|s6[4]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][3]~q\ : std_logic;
SIGNAL \sumador|b6[3]~feeder_combout\ : std_logic;
SIGNAL \sumador|s6[3]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][3]~q\ : std_logic;
SIGNAL \sumador|b5[3]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[3]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][2]~q\ : std_logic;
SIGNAL \sumador|b6[2]~feeder_combout\ : std_logic;
SIGNAL \sumador|s6[2]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][2]~q\ : std_logic;
SIGNAL \sumador|b5[2]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[2]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][1]~q\ : std_logic;
SIGNAL \sumador|b5[1]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[1]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][1]~q\ : std_logic;
SIGNAL \sumador|b6[1]~feeder_combout\ : std_logic;
SIGNAL \sumador|e6[1]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[17][0]~q\ : std_logic;
SIGNAL \sumador|b5[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|e5[0]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[20][0]~q\ : std_logic;
SIGNAL \sumador|s6[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add3~1\ : std_logic;
SIGNAL \sumador|Add3~3\ : std_logic;
SIGNAL \sumador|Add3~5\ : std_logic;
SIGNAL \sumador|Add3~7\ : std_logic;
SIGNAL \sumador|Add3~9\ : std_logic;
SIGNAL \sumador|Add3~11\ : std_logic;
SIGNAL \sumador|Add3~13\ : std_logic;
SIGNAL \sumador|Add3~15\ : std_logic;
SIGNAL \sumador|Add3~17\ : std_logic;
SIGNAL \sumador|Add3~19\ : std_logic;
SIGNAL \sumador|Add3~21\ : std_logic;
SIGNAL \sumador|Add3~23\ : std_logic;
SIGNAL \sumador|Add3~25\ : std_logic;
SIGNAL \sumador|Add3~27\ : std_logic;
SIGNAL \sumador|Add3~29\ : std_logic;
SIGNAL \sumador|Add3~30_combout\ : std_logic;
SIGNAL \sumador|Add4~28_combout\ : std_logic;
SIGNAL \sumador|Add3~28_combout\ : std_logic;
SIGNAL \sumador|Add3~26_combout\ : std_logic;
SIGNAL \sumador|Add4~26_combout\ : std_logic;
SIGNAL \sumador|Add4~24_combout\ : std_logic;
SIGNAL \sumador|Add3~24_combout\ : std_logic;
SIGNAL \sumador|Add3~22_combout\ : std_logic;
SIGNAL \sumador|Add4~22_combout\ : std_logic;
SIGNAL \sumador|Add3~20_combout\ : std_logic;
SIGNAL \sumador|Add4~20_combout\ : std_logic;
SIGNAL \sumador|Add3~18_combout\ : std_logic;
SIGNAL \sumador|Add4~18_combout\ : std_logic;
SIGNAL \sumador|Add3~16_combout\ : std_logic;
SIGNAL \sumador|Add4~16_combout\ : std_logic;
SIGNAL \sumador|Add4~14_combout\ : std_logic;
SIGNAL \sumador|Add3~14_combout\ : std_logic;
SIGNAL \sumador|Add3~12_combout\ : std_logic;
SIGNAL \sumador|Add4~12_combout\ : std_logic;
SIGNAL \sumador|Add3~10_combout\ : std_logic;
SIGNAL \sumador|Add4~10_combout\ : std_logic;
SIGNAL \sumador|Add3~8_combout\ : std_logic;
SIGNAL \sumador|Add4~8_combout\ : std_logic;
SIGNAL \sumador|Add3~6_combout\ : std_logic;
SIGNAL \sumador|Add4~6_combout\ : std_logic;
SIGNAL \sumador|Add3~4_combout\ : std_logic;
SIGNAL \sumador|Add4~4_combout\ : std_logic;
SIGNAL \sumador|Add3~2_combout\ : std_logic;
SIGNAL \sumador|Add4~2_combout\ : std_logic;
SIGNAL \sumador|Add4~0_combout\ : std_logic;
SIGNAL \sumador|Add3~0_combout\ : std_logic;
SIGNAL \sumador|ps2[0]~27\ : std_logic;
SIGNAL \sumador|ps2[1]~29\ : std_logic;
SIGNAL \sumador|ps2[2]~31\ : std_logic;
SIGNAL \sumador|ps2[3]~33\ : std_logic;
SIGNAL \sumador|ps2[4]~35\ : std_logic;
SIGNAL \sumador|ps2[5]~37\ : std_logic;
SIGNAL \sumador|ps2[6]~39\ : std_logic;
SIGNAL \sumador|ps2[7]~41\ : std_logic;
SIGNAL \sumador|ps2[8]~43\ : std_logic;
SIGNAL \sumador|ps2[9]~45\ : std_logic;
SIGNAL \sumador|ps2[10]~47\ : std_logic;
SIGNAL \sumador|ps2[11]~49\ : std_logic;
SIGNAL \sumador|ps2[12]~51\ : std_logic;
SIGNAL \sumador|ps2[13]~53\ : std_logic;
SIGNAL \sumador|ps2[14]~55\ : std_logic;
SIGNAL \sumador|ps2[15]~56_combout\ : std_logic;
SIGNAL \sumador|ps2[0]~74_combout\ : std_logic;
SIGNAL \memoria[7][7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~6_combout\ : std_logic;
SIGNAL \Decoder0~32_combout\ : std_logic;
SIGNAL \memoria[7][7]~q\ : std_logic;
SIGNAL \sumador|b2[15]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[15]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~8_combout\ : std_logic;
SIGNAL \Decoder0~9_combout\ : std_logic;
SIGNAL \memoria[4][7]~q\ : std_logic;
SIGNAL \sumador|b1[15]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[15]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[15]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][6]~q\ : std_logic;
SIGNAL \sumador|s1[14]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][6]~q\ : std_logic;
SIGNAL \sumador|s2[14]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][5]~q\ : std_logic;
SIGNAL \sumador|s1[13]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[13]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][5]~q\ : std_logic;
SIGNAL \sumador|b2[13]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[13]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][4]~q\ : std_logic;
SIGNAL \sumador|b1[12]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[12]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[12]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][4]~q\ : std_logic;
SIGNAL \sumador|s2[12]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][3]~q\ : std_logic;
SIGNAL \sumador|b2[11]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[11]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][3]~q\ : std_logic;
SIGNAL \sumador|b1[11]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[11]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[11]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][2]~q\ : std_logic;
SIGNAL \sumador|b1[10]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[10]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[10]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][2]~q\ : std_logic;
SIGNAL \sumador|b2[10]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[10]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][1]~q\ : std_logic;
SIGNAL \sumador|b1[9]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[9]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[9]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][1]~q\ : std_logic;
SIGNAL \sumador|b2[9]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[9]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[4][0]~q\ : std_logic;
SIGNAL \sumador|s1[8]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[7][0]~q\ : std_logic;
SIGNAL \sumador|b2[8]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[8]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~33_combout\ : std_logic;
SIGNAL \memoria[8][7]~q\ : std_logic;
SIGNAL \sumador|b2[7]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[7]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~10_combout\ : std_logic;
SIGNAL \memoria[5][7]~q\ : std_logic;
SIGNAL \sumador|b1[7]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[7]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[7]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][6]~q\ : std_logic;
SIGNAL \sumador|s1[6]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[6]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][6]~q\ : std_logic;
SIGNAL \sumador|b2[6]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[6]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][5]~q\ : std_logic;
SIGNAL \sumador|b1[5]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[5]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[5]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][5]~q\ : std_logic;
SIGNAL \sumador|s2[5]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][4]~q\ : std_logic;
SIGNAL \sumador|s1[4]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[4]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][4]~q\ : std_logic;
SIGNAL \sumador|s2[4]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][3]~q\ : std_logic;
SIGNAL \sumador|b1[3]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[3]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[3]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][3]~q\ : std_logic;
SIGNAL \sumador|b2[3]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[3]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][2]~q\ : std_logic;
SIGNAL \sumador|b2[2]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[2]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][2]~q\ : std_logic;
SIGNAL \sumador|b1[2]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[2]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][1]~q\ : std_logic;
SIGNAL \sumador|b2[1]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[1]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][1]~q\ : std_logic;
SIGNAL \sumador|b1[1]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[1]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[1]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[5][0]~q\ : std_logic;
SIGNAL \sumador|b1[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[0]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[8][0]~q\ : std_logic;
SIGNAL \sumador|s2[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add0~1\ : std_logic;
SIGNAL \sumador|Add0~3\ : std_logic;
SIGNAL \sumador|Add0~5\ : std_logic;
SIGNAL \sumador|Add0~7\ : std_logic;
SIGNAL \sumador|Add0~9\ : std_logic;
SIGNAL \sumador|Add0~11\ : std_logic;
SIGNAL \sumador|Add0~13\ : std_logic;
SIGNAL \sumador|Add0~15\ : std_logic;
SIGNAL \sumador|Add0~17\ : std_logic;
SIGNAL \sumador|Add0~19\ : std_logic;
SIGNAL \sumador|Add0~21\ : std_logic;
SIGNAL \sumador|Add0~23\ : std_logic;
SIGNAL \sumador|Add0~25\ : std_logic;
SIGNAL \sumador|Add0~27\ : std_logic;
SIGNAL \sumador|Add0~29\ : std_logic;
SIGNAL \sumador|Add0~30_combout\ : std_logic;
SIGNAL \memoria[13][7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~25_combout\ : std_logic;
SIGNAL \Decoder0~28_combout\ : std_logic;
SIGNAL \memoria[13][7]~q\ : std_logic;
SIGNAL \sumador|b4[15]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[15]~feeder_combout\ : std_logic;
SIGNAL \sumador|e4[15]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~29_combout\ : std_logic;
SIGNAL \memoria[10][7]~q\ : std_logic;
SIGNAL \sumador|b3[15]~feeder_combout\ : std_logic;
SIGNAL \sumador|s3[15]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][6]~q\ : std_logic;
SIGNAL \sumador|b3[14]~feeder_combout\ : std_logic;
SIGNAL \sumador|s3[14]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][6]~q\ : std_logic;
SIGNAL \sumador|b4[14]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[14]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][5]~q\ : std_logic;
SIGNAL \sumador|b4[13]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[13]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][5]~q\ : std_logic;
SIGNAL \sumador|s3[13]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][4]~q\ : std_logic;
SIGNAL \sumador|s4[12]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][4]~q\ : std_logic;
SIGNAL \sumador|s3[12]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][3]~q\ : std_logic;
SIGNAL \sumador|b4[11]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[11]~feeder_combout\ : std_logic;
SIGNAL \sumador|e4[11]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][3]~q\ : std_logic;
SIGNAL \sumador|s3[11]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][2]~q\ : std_logic;
SIGNAL \sumador|b4[10]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][2]~q\ : std_logic;
SIGNAL \sumador|b3[10]~feeder_combout\ : std_logic;
SIGNAL \sumador|s3[10]~feeder_combout\ : std_logic;
SIGNAL \sumador|e3[10]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][1]~q\ : std_logic;
SIGNAL \sumador|s4[9]~feeder_combout\ : std_logic;
SIGNAL \sumador|e4[9]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][1]~q\ : std_logic;
SIGNAL \sumador|b3[9]~feeder_combout\ : std_logic;
SIGNAL \sumador|s3[9]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[10][0]~q\ : std_logic;
SIGNAL \sumador|s3[8]~feeder_combout\ : std_logic;
SIGNAL \sumador|e3[8]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[13][0]~q\ : std_logic;
SIGNAL \sumador|b4[8]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[8]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~30_combout\ : std_logic;
SIGNAL \memoria[14][7]~q\ : std_logic;
SIGNAL \sumador|b4[7]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[7]~feeder_combout\ : std_logic;
SIGNAL \sumador|e4[7]~feeder_combout\ : std_logic;
SIGNAL \memoria[11][7]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~36_combout\ : std_logic;
SIGNAL \memoria[11][7]~q\ : std_logic;
SIGNAL \sumador|b3[7]~feeder_combout\ : std_logic;
SIGNAL \sumador|s3[7]~feeder_combout\ : std_logic;
SIGNAL \memoria[11][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[11][6]~q\ : std_logic;
SIGNAL \sumador|s3[6]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][6]~q\ : std_logic;
SIGNAL \sumador|b4[6]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[6]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][5]~q\ : std_logic;
SIGNAL \sumador|b4[5]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[5]~feeder_combout\ : std_logic;
SIGNAL \memoria[11][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[11][5]~q\ : std_logic;
SIGNAL \sumador|b3[5]~feeder_combout\ : std_logic;
SIGNAL \sumador|s3[5]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][4]~q\ : std_logic;
SIGNAL \memoria[11][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[11][4]~q\ : std_logic;
SIGNAL \sumador|s3[4]~feeder_combout\ : std_logic;
SIGNAL \sumador|e3[4]~feeder_combout\ : std_logic;
SIGNAL \memoria[11][3]~q\ : std_logic;
SIGNAL \sumador|b3[3]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][3]~q\ : std_logic;
SIGNAL \sumador|b4[3]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[3]~feeder_combout\ : std_logic;
SIGNAL \sumador|e4[3]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][2]~q\ : std_logic;
SIGNAL \sumador|b4[2]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[2]~feeder_combout\ : std_logic;
SIGNAL \memoria[11][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[11][2]~q\ : std_logic;
SIGNAL \sumador|b3[2]~feeder_combout\ : std_logic;
SIGNAL \sumador|s3[2]~feeder_combout\ : std_logic;
SIGNAL \sumador|e3[2]~feeder_combout\ : std_logic;
SIGNAL \memoria[11][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[11][1]~q\ : std_logic;
SIGNAL \sumador|b3[1]~feeder_combout\ : std_logic;
SIGNAL \sumador|s3[1]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][1]~q\ : std_logic;
SIGNAL \sumador|b4[1]~feeder_combout\ : std_logic;
SIGNAL \sumador|e4[1]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][0]~feeder_combout\ : std_logic;
SIGNAL \memoria[14][0]~q\ : std_logic;
SIGNAL \sumador|b4[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[0]~feeder_combout\ : std_logic;
SIGNAL \memoria[11][0]~q\ : std_logic;
SIGNAL \sumador|b3[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|s3[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|e3[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add1~1\ : std_logic;
SIGNAL \sumador|Add1~3\ : std_logic;
SIGNAL \sumador|Add1~5\ : std_logic;
SIGNAL \sumador|Add1~7\ : std_logic;
SIGNAL \sumador|Add1~9\ : std_logic;
SIGNAL \sumador|Add1~11\ : std_logic;
SIGNAL \sumador|Add1~13\ : std_logic;
SIGNAL \sumador|Add1~15\ : std_logic;
SIGNAL \sumador|Add1~17\ : std_logic;
SIGNAL \sumador|Add1~19\ : std_logic;
SIGNAL \sumador|Add1~21\ : std_logic;
SIGNAL \sumador|Add1~23\ : std_logic;
SIGNAL \sumador|Add1~25\ : std_logic;
SIGNAL \sumador|Add1~27\ : std_logic;
SIGNAL \sumador|Add1~29\ : std_logic;
SIGNAL \sumador|Add1~30_combout\ : std_logic;
SIGNAL \sumador|Add0~28_combout\ : std_logic;
SIGNAL \sumador|Add1~28_combout\ : std_logic;
SIGNAL \sumador|Add1~26_combout\ : std_logic;
SIGNAL \sumador|Add0~26_combout\ : std_logic;
SIGNAL \sumador|Add0~24_combout\ : std_logic;
SIGNAL \sumador|Add1~24_combout\ : std_logic;
SIGNAL \sumador|Add0~22_combout\ : std_logic;
SIGNAL \sumador|Add1~22_combout\ : std_logic;
SIGNAL \sumador|Add1~20_combout\ : std_logic;
SIGNAL \sumador|Add0~20_combout\ : std_logic;
SIGNAL \sumador|Add1~18_combout\ : std_logic;
SIGNAL \sumador|Add0~18_combout\ : std_logic;
SIGNAL \sumador|Add0~16_combout\ : std_logic;
SIGNAL \sumador|Add1~16_combout\ : std_logic;
SIGNAL \sumador|Add0~14_combout\ : std_logic;
SIGNAL \sumador|Add1~14_combout\ : std_logic;
SIGNAL \sumador|Add0~12_combout\ : std_logic;
SIGNAL \sumador|Add1~12_combout\ : std_logic;
SIGNAL \sumador|Add1~10_combout\ : std_logic;
SIGNAL \sumador|Add0~10_combout\ : std_logic;
SIGNAL \sumador|Add1~8_combout\ : std_logic;
SIGNAL \sumador|Add0~8_combout\ : std_logic;
SIGNAL \sumador|Add1~6_combout\ : std_logic;
SIGNAL \sumador|Add0~6_combout\ : std_logic;
SIGNAL \sumador|Add1~4_combout\ : std_logic;
SIGNAL \sumador|Add0~4_combout\ : std_logic;
SIGNAL \sumador|Add1~2_combout\ : std_logic;
SIGNAL \sumador|Add0~2_combout\ : std_logic;
SIGNAL \sumador|Add1~0_combout\ : std_logic;
SIGNAL \sumador|Add0~0_combout\ : std_logic;
SIGNAL \sumador|ps1[0]~27\ : std_logic;
SIGNAL \sumador|ps1[1]~29\ : std_logic;
SIGNAL \sumador|ps1[2]~31\ : std_logic;
SIGNAL \sumador|ps1[3]~33\ : std_logic;
SIGNAL \sumador|ps1[4]~35\ : std_logic;
SIGNAL \sumador|ps1[5]~37\ : std_logic;
SIGNAL \sumador|ps1[6]~39\ : std_logic;
SIGNAL \sumador|ps1[7]~41\ : std_logic;
SIGNAL \sumador|ps1[8]~43\ : std_logic;
SIGNAL \sumador|ps1[9]~45\ : std_logic;
SIGNAL \sumador|ps1[10]~47\ : std_logic;
SIGNAL \sumador|ps1[11]~49\ : std_logic;
SIGNAL \sumador|ps1[12]~51\ : std_logic;
SIGNAL \sumador|ps1[13]~53\ : std_logic;
SIGNAL \sumador|ps1[14]~55\ : std_logic;
SIGNAL \sumador|ps1[15]~56_combout\ : std_logic;
SIGNAL \sumador|ps2[14]~54_combout\ : std_logic;
SIGNAL \sumador|ps1[14]~54_combout\ : std_logic;
SIGNAL \sumador|ps1[13]~52_combout\ : std_logic;
SIGNAL \sumador|ps2[13]~52_combout\ : std_logic;
SIGNAL \sumador|ps2[12]~50_combout\ : std_logic;
SIGNAL \sumador|ps1[12]~50_combout\ : std_logic;
SIGNAL \sumador|ps1[11]~48_combout\ : std_logic;
SIGNAL \sumador|ps2[11]~48_combout\ : std_logic;
SIGNAL \sumador|ps1[10]~46_combout\ : std_logic;
SIGNAL \sumador|ps2[10]~46_combout\ : std_logic;
SIGNAL \sumador|ps1[9]~44_combout\ : std_logic;
SIGNAL \sumador|ps2[9]~44_combout\ : std_logic;
SIGNAL \sumador|ps1[8]~42_combout\ : std_logic;
SIGNAL \sumador|ps2[8]~42_combout\ : std_logic;
SIGNAL \sumador|ps2[7]~40_combout\ : std_logic;
SIGNAL \sumador|ps1[7]~40_combout\ : std_logic;
SIGNAL \sumador|ps1[6]~38_combout\ : std_logic;
SIGNAL \sumador|ps2[6]~38_combout\ : std_logic;
SIGNAL \sumador|ps1[5]~36_combout\ : std_logic;
SIGNAL \sumador|ps2[5]~36_combout\ : std_logic;
SIGNAL \sumador|ps1[4]~34_combout\ : std_logic;
SIGNAL \sumador|ps2[4]~34_combout\ : std_logic;
SIGNAL \sumador|ps1[3]~32_combout\ : std_logic;
SIGNAL \sumador|ps2[3]~32_combout\ : std_logic;
SIGNAL \sumador|ps1[2]~30_combout\ : std_logic;
SIGNAL \sumador|ps2[2]~30_combout\ : std_logic;
SIGNAL \sumador|ps1[1]~28_combout\ : std_logic;
SIGNAL \sumador|ps2[1]~28_combout\ : std_logic;
SIGNAL \sumador|ps2[0]~26_combout\ : std_logic;
SIGNAL \sumador|ps1[0]~26_combout\ : std_logic;
SIGNAL \sumador|t1[0]~28\ : std_logic;
SIGNAL \sumador|t1[1]~30\ : std_logic;
SIGNAL \sumador|t1[2]~32\ : std_logic;
SIGNAL \sumador|t1[3]~34\ : std_logic;
SIGNAL \sumador|t1[4]~36\ : std_logic;
SIGNAL \sumador|t1[5]~38\ : std_logic;
SIGNAL \sumador|t1[6]~40\ : std_logic;
SIGNAL \sumador|t1[7]~42\ : std_logic;
SIGNAL \sumador|t1[8]~44\ : std_logic;
SIGNAL \sumador|t1[9]~46\ : std_logic;
SIGNAL \sumador|t1[10]~48\ : std_logic;
SIGNAL \sumador|t1[11]~50\ : std_logic;
SIGNAL \sumador|t1[12]~52\ : std_logic;
SIGNAL \sumador|t1[13]~54\ : std_logic;
SIGNAL \sumador|t1[14]~56\ : std_logic;
SIGNAL \sumador|t1[15]~57_combout\ : std_logic;
SIGNAL \sumador|t1[15]~feeder_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \sumador|samp_out[15]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[0]~0_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1~45_combout\ : std_logic;
SIGNAL \master_reset~_wirecell_combout\ : std_logic;
SIGNAL \sumador|t1[0]~27_combout\ : std_logic;
SIGNAL \sumador|t1[0]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[0]~feeder_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \sumador|t1[1]~29_combout\ : std_logic;
SIGNAL \sumador|samp_out[1]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[2]~31_combout\ : std_logic;
SIGNAL \sumador|t1[2]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[2]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[3]~33_combout\ : std_logic;
SIGNAL \sumador|samp_out[3]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[4]~35_combout\ : std_logic;
SIGNAL \sumador|t1[4]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[4]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[5]~37_combout\ : std_logic;
SIGNAL \sumador|t1[5]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[5]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[6]~39_combout\ : std_logic;
SIGNAL \sumador|t1[6]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[6]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[7]~41_combout\ : std_logic;
SIGNAL \sumador|t1[7]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[7]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[8]~43_combout\ : std_logic;
SIGNAL \sumador|t1[8]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[8]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[9]~45_combout\ : std_logic;
SIGNAL \sumador|t1[9]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[9]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[10]~47_combout\ : std_logic;
SIGNAL \sumador|t1[10]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[10]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[11]~49_combout\ : std_logic;
SIGNAL \sumador|samp_out[11]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[12]~51_combout\ : std_logic;
SIGNAL \sumador|t1[12]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[12]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[13]~53_combout\ : std_logic;
SIGNAL \sumador|t1[13]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[13]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[14]~55_combout\ : std_logic;
SIGNAL \sumador|t1[14]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[14]~feeder_combout\ : std_logic;
SIGNAL \memoria[24][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~12_combout\ : std_logic;
SIGNAL \memoria[24][0]~q\ : std_logic;
SIGNAL \sumador|b8[16]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[16]~feeder_combout\ : std_logic;
SIGNAL \memoria[21][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~15_combout\ : std_logic;
SIGNAL \memoria[21][0]~q\ : std_logic;
SIGNAL \sumador|s7[16]~feeder_combout\ : std_logic;
SIGNAL \sumador|e7[16]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add4~31\ : std_logic;
SIGNAL \sumador|Add4~32_combout\ : std_logic;
SIGNAL \memoria[18][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~20_combout\ : std_logic;
SIGNAL \memoria[18][0]~q\ : std_logic;
SIGNAL \sumador|b6[16]~feeder_combout\ : std_logic;
SIGNAL \sumador|s6[16]~feeder_combout\ : std_logic;
SIGNAL \memoria[15][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~21_combout\ : std_logic;
SIGNAL \memoria[15][0]~q\ : std_logic;
SIGNAL \sumador|s5[16]~feeder_combout\ : std_logic;
SIGNAL \sumador|e5[16]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add3~31\ : std_logic;
SIGNAL \sumador|Add3~32_combout\ : std_logic;
SIGNAL \sumador|ps2[15]~57\ : std_logic;
SIGNAL \sumador|ps2[16]~58_combout\ : std_logic;
SIGNAL \memoria[3][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~7_combout\ : std_logic;
SIGNAL \memoria[3][0]~q\ : std_logic;
SIGNAL \sumador|s1[16]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[16]~feeder_combout\ : std_logic;
SIGNAL \memoria[6][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~31_combout\ : std_logic;
SIGNAL \memoria[6][0]~q\ : std_logic;
SIGNAL \sumador|s2[16]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add0~31\ : std_logic;
SIGNAL \sumador|Add0~32_combout\ : std_logic;
SIGNAL \memoria[12][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~26_combout\ : std_logic;
SIGNAL \memoria[12][0]~q\ : std_logic;
SIGNAL \sumador|b4[16]~feeder_combout\ : std_logic;
SIGNAL \memoria[9][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~27_combout\ : std_logic;
SIGNAL \memoria[9][0]~q\ : std_logic;
SIGNAL \sumador|s3[16]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add1~31\ : std_logic;
SIGNAL \sumador|Add1~32_combout\ : std_logic;
SIGNAL \sumador|ps1[15]~57\ : std_logic;
SIGNAL \sumador|ps1[16]~58_combout\ : std_logic;
SIGNAL \sumador|t1[15]~58\ : std_logic;
SIGNAL \sumador|t1[16]~59_combout\ : std_logic;
SIGNAL \sumador|t1[16]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[16]~feeder_combout\ : std_logic;
SIGNAL \memoria[12][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[12][1]~q\ : std_logic;
SIGNAL \sumador|b4[17]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[17]~feeder_combout\ : std_logic;
SIGNAL \sumador|e4[17]~feeder_combout\ : std_logic;
SIGNAL \memoria[9][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[9][1]~q\ : std_logic;
SIGNAL \sumador|b3[17]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add1~33\ : std_logic;
SIGNAL \sumador|Add1~34_combout\ : std_logic;
SIGNAL \memoria[6][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[6][1]~q\ : std_logic;
SIGNAL \sumador|b2[17]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[17]~feeder_combout\ : std_logic;
SIGNAL \memoria[3][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[3][1]~q\ : std_logic;
SIGNAL \sumador|s1[17]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add0~33\ : std_logic;
SIGNAL \sumador|Add0~34_combout\ : std_logic;
SIGNAL \sumador|ps1[16]~59\ : std_logic;
SIGNAL \sumador|ps1[17]~60_combout\ : std_logic;
SIGNAL \memoria[15][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[15][1]~q\ : std_logic;
SIGNAL \sumador|s5[17]~feeder_combout\ : std_logic;
SIGNAL \memoria[18][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[18][1]~q\ : std_logic;
SIGNAL \sumador|b6[17]~feeder_combout\ : std_logic;
SIGNAL \sumador|s6[17]~feeder_combout\ : std_logic;
SIGNAL \sumador|e6[17]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add3~33\ : std_logic;
SIGNAL \sumador|Add3~34_combout\ : std_logic;
SIGNAL \memoria[24][1]~feeder_combout\ : std_logic;
SIGNAL \memoria[24][1]~q\ : std_logic;
SIGNAL \sumador|b8[17]~feeder_combout\ : std_logic;
SIGNAL \memoria[21][1]~q\ : std_logic;
SIGNAL \sumador|b7[17]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[17]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add4~33\ : std_logic;
SIGNAL \sumador|Add4~34_combout\ : std_logic;
SIGNAL \sumador|ps2[16]~59\ : std_logic;
SIGNAL \sumador|ps2[17]~60_combout\ : std_logic;
SIGNAL \sumador|t1[16]~60\ : std_logic;
SIGNAL \sumador|t1[17]~61_combout\ : std_logic;
SIGNAL \sumador|t1[17]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[17]~feeder_combout\ : std_logic;
SIGNAL \memoria[18][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[18][2]~q\ : std_logic;
SIGNAL \sumador|b6[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|s6[18]~feeder_combout\ : std_logic;
SIGNAL \memoria[15][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[15][2]~q\ : std_logic;
SIGNAL \sumador|b5[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|e5[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add3~35\ : std_logic;
SIGNAL \sumador|Add3~36_combout\ : std_logic;
SIGNAL \memoria[24][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[24][2]~q\ : std_logic;
SIGNAL \sumador|s8[18]~feeder_combout\ : std_logic;
SIGNAL \memoria[21][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[21][2]~q\ : std_logic;
SIGNAL \sumador|b7[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add4~35\ : std_logic;
SIGNAL \sumador|Add4~36_combout\ : std_logic;
SIGNAL \sumador|ps2[17]~61\ : std_logic;
SIGNAL \sumador|ps2[18]~62_combout\ : std_logic;
SIGNAL \memoria[12][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[12][2]~q\ : std_logic;
SIGNAL \sumador|b4[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[18]~feeder_combout\ : std_logic;
SIGNAL \memoria[9][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[9][2]~q\ : std_logic;
SIGNAL \sumador|b3[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|s3[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|e3[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add1~35\ : std_logic;
SIGNAL \sumador|Add1~36_combout\ : std_logic;
SIGNAL \memoria[6][2]~q\ : std_logic;
SIGNAL \sumador|b2[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[18]~feeder_combout\ : std_logic;
SIGNAL \memoria[3][2]~feeder_combout\ : std_logic;
SIGNAL \memoria[3][2]~q\ : std_logic;
SIGNAL \sumador|b1[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[18]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add0~35\ : std_logic;
SIGNAL \sumador|Add0~36_combout\ : std_logic;
SIGNAL \sumador|ps1[17]~61\ : std_logic;
SIGNAL \sumador|ps1[18]~62_combout\ : std_logic;
SIGNAL \sumador|t1[17]~62\ : std_logic;
SIGNAL \sumador|t1[18]~63_combout\ : std_logic;
SIGNAL \sumador|samp_out[18]~feeder_combout\ : std_logic;
SIGNAL \memoria[9][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[9][3]~q\ : std_logic;
SIGNAL \sumador|b3[19]~feeder_combout\ : std_logic;
SIGNAL \memoria[12][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[12][3]~q\ : std_logic;
SIGNAL \sumador|b4[19]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[19]~feeder_combout\ : std_logic;
SIGNAL \sumador|e4[19]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add1~37\ : std_logic;
SIGNAL \sumador|Add1~38_combout\ : std_logic;
SIGNAL \memoria[3][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[3][3]~q\ : std_logic;
SIGNAL \sumador|b1[19]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[19]~feeder_combout\ : std_logic;
SIGNAL \memoria[6][3]~q\ : std_logic;
SIGNAL \sumador|b2[19]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[19]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add0~37\ : std_logic;
SIGNAL \sumador|Add0~38_combout\ : std_logic;
SIGNAL \sumador|ps1[18]~63\ : std_logic;
SIGNAL \sumador|ps1[19]~64_combout\ : std_logic;
SIGNAL \memoria[18][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[18][3]~q\ : std_logic;
SIGNAL \sumador|s6[19]~feeder_combout\ : std_logic;
SIGNAL \memoria[15][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[15][3]~q\ : std_logic;
SIGNAL \sumador|b5[19]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[19]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add3~37\ : std_logic;
SIGNAL \sumador|Add3~38_combout\ : std_logic;
SIGNAL \memoria[21][3]~q\ : std_logic;
SIGNAL \sumador|b7[19]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[19]~feeder_combout\ : std_logic;
SIGNAL \memoria[24][3]~feeder_combout\ : std_logic;
SIGNAL \memoria[24][3]~q\ : std_logic;
SIGNAL \sumador|b8[19]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[19]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add4~37\ : std_logic;
SIGNAL \sumador|Add4~38_combout\ : std_logic;
SIGNAL \sumador|ps2[18]~63\ : std_logic;
SIGNAL \sumador|ps2[19]~64_combout\ : std_logic;
SIGNAL \sumador|t1[18]~64\ : std_logic;
SIGNAL \sumador|t1[19]~65_combout\ : std_logic;
SIGNAL \sumador|t1[19]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[19]~feeder_combout\ : std_logic;
SIGNAL \memoria[9][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[9][4]~q\ : std_logic;
SIGNAL \sumador|s3[20]~feeder_combout\ : std_logic;
SIGNAL \sumador|e3[20]~feeder_combout\ : std_logic;
SIGNAL \memoria[12][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[12][4]~q\ : std_logic;
SIGNAL \sumador|s4[20]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add1~39\ : std_logic;
SIGNAL \sumador|Add1~40_combout\ : std_logic;
SIGNAL \memoria[3][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[3][4]~q\ : std_logic;
SIGNAL \sumador|s1[20]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[20]~feeder_combout\ : std_logic;
SIGNAL \memoria[6][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[6][4]~q\ : std_logic;
SIGNAL \sumador|s2[20]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add0~39\ : std_logic;
SIGNAL \sumador|Add0~40_combout\ : std_logic;
SIGNAL \sumador|ps1[19]~65\ : std_logic;
SIGNAL \sumador|ps1[20]~66_combout\ : std_logic;
SIGNAL \memoria[15][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[15][4]~q\ : std_logic;
SIGNAL \sumador|s5[20]~feeder_combout\ : std_logic;
SIGNAL \sumador|e5[20]~feeder_combout\ : std_logic;
SIGNAL \memoria[18][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[18][4]~q\ : std_logic;
SIGNAL \sumador|s6[20]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add3~39\ : std_logic;
SIGNAL \sumador|Add3~40_combout\ : std_logic;
SIGNAL \memoria[21][4]~q\ : std_logic;
SIGNAL \sumador|b7[20]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[20]~feeder_combout\ : std_logic;
SIGNAL \sumador|e7[20]~feeder_combout\ : std_logic;
SIGNAL \memoria[24][4]~feeder_combout\ : std_logic;
SIGNAL \memoria[24][4]~q\ : std_logic;
SIGNAL \sumador|s8[20]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add4~39\ : std_logic;
SIGNAL \sumador|Add4~40_combout\ : std_logic;
SIGNAL \sumador|ps2[19]~65\ : std_logic;
SIGNAL \sumador|ps2[20]~66_combout\ : std_logic;
SIGNAL \sumador|t1[19]~66\ : std_logic;
SIGNAL \sumador|t1[20]~67_combout\ : std_logic;
SIGNAL \sumador|t1[20]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[20]~feeder_combout\ : std_logic;
SIGNAL \memoria[12][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[12][5]~q\ : std_logic;
SIGNAL \sumador|b4[21]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[21]~feeder_combout\ : std_logic;
SIGNAL \sumador|e4[21]~feeder_combout\ : std_logic;
SIGNAL \memoria[9][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[9][5]~q\ : std_logic;
SIGNAL \sumador|b3[21]~feeder_combout\ : std_logic;
SIGNAL \sumador|s3[21]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add1~41\ : std_logic;
SIGNAL \sumador|Add1~42_combout\ : std_logic;
SIGNAL \memoria[3][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[3][5]~q\ : std_logic;
SIGNAL \sumador|b1[21]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[21]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[21]~feeder_combout\ : std_logic;
SIGNAL \memoria[6][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[6][5]~q\ : std_logic;
SIGNAL \sumador|Add0~41\ : std_logic;
SIGNAL \sumador|Add0~42_combout\ : std_logic;
SIGNAL \sumador|ps1[20]~67\ : std_logic;
SIGNAL \sumador|ps1[21]~68_combout\ : std_logic;
SIGNAL \memoria[18][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[18][5]~q\ : std_logic;
SIGNAL \sumador|s6[21]~feeder_combout\ : std_logic;
SIGNAL \sumador|e6[21]~feeder_combout\ : std_logic;
SIGNAL \memoria[15][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[15][5]~q\ : std_logic;
SIGNAL \sumador|b5[21]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[21]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add3~41\ : std_logic;
SIGNAL \sumador|Add3~42_combout\ : std_logic;
SIGNAL \memoria[24][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[24][5]~q\ : std_logic;
SIGNAL \sumador|b8[21]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[21]~feeder_combout\ : std_logic;
SIGNAL \sumador|e8[21]~feeder_combout\ : std_logic;
SIGNAL \memoria[21][5]~feeder_combout\ : std_logic;
SIGNAL \memoria[21][5]~q\ : std_logic;
SIGNAL \sumador|Add4~41\ : std_logic;
SIGNAL \sumador|Add4~42_combout\ : std_logic;
SIGNAL \sumador|ps2[20]~67\ : std_logic;
SIGNAL \sumador|ps2[21]~68_combout\ : std_logic;
SIGNAL \sumador|t1[20]~68\ : std_logic;
SIGNAL \sumador|t1[21]~69_combout\ : std_logic;
SIGNAL \sumador|samp_out[21]~feeder_combout\ : std_logic;
SIGNAL \memoria[3][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[3][6]~q\ : std_logic;
SIGNAL \sumador|b1[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|e1[22]~feeder_combout\ : std_logic;
SIGNAL \memoria[6][6]~q\ : std_logic;
SIGNAL \sumador|b2[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|s2[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add0~43\ : std_logic;
SIGNAL \sumador|Add0~44_combout\ : std_logic;
SIGNAL \memoria[9][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[9][6]~q\ : std_logic;
SIGNAL \sumador|b3[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|s3[22]~feeder_combout\ : std_logic;
SIGNAL \memoria[12][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[12][6]~q\ : std_logic;
SIGNAL \sumador|b4[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|s4[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add1~43\ : std_logic;
SIGNAL \sumador|Add1~44_combout\ : std_logic;
SIGNAL \sumador|ps1[21]~69\ : std_logic;
SIGNAL \sumador|ps1[22]~70_combout\ : std_logic;
SIGNAL \memoria[15][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[15][6]~q\ : std_logic;
SIGNAL \sumador|b5[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|e5[22]~feeder_combout\ : std_logic;
SIGNAL \memoria[18][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[18][6]~q\ : std_logic;
SIGNAL \sumador|b6[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|s6[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|e6[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add3~43\ : std_logic;
SIGNAL \sumador|Add3~44_combout\ : std_logic;
SIGNAL \memoria[21][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[21][6]~q\ : std_logic;
SIGNAL \sumador|b7[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|e7[22]~feeder_combout\ : std_logic;
SIGNAL \memoria[24][6]~feeder_combout\ : std_logic;
SIGNAL \memoria[24][6]~q\ : std_logic;
SIGNAL \sumador|b8[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add4~43\ : std_logic;
SIGNAL \sumador|Add4~44_combout\ : std_logic;
SIGNAL \sumador|ps2[21]~69\ : std_logic;
SIGNAL \sumador|ps2[22]~70_combout\ : std_logic;
SIGNAL \sumador|t1[21]~70\ : std_logic;
SIGNAL \sumador|t1[22]~71_combout\ : std_logic;
SIGNAL \sumador|t1[22]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[22]~feeder_combout\ : std_logic;
SIGNAL \memoria[21][7]~feeder_combout\ : std_logic;
SIGNAL \memoria[21][7]~q\ : std_logic;
SIGNAL \sumador|b7[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|s7[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|e7[23]~feeder_combout\ : std_logic;
SIGNAL \memoria[24][7]~feeder_combout\ : std_logic;
SIGNAL \memoria[24][7]~q\ : std_logic;
SIGNAL \sumador|b8[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|s8[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|e8[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add4~45\ : std_logic;
SIGNAL \sumador|Add4~46_combout\ : std_logic;
SIGNAL \memoria[15][7]~feeder_combout\ : std_logic;
SIGNAL \memoria[15][7]~q\ : std_logic;
SIGNAL \sumador|b5[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|s5[23]~feeder_combout\ : std_logic;
SIGNAL \memoria[18][7]~q\ : std_logic;
SIGNAL \sumador|s6[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add3~45\ : std_logic;
SIGNAL \sumador|Add3~46_combout\ : std_logic;
SIGNAL \sumador|ps2[22]~71\ : std_logic;
SIGNAL \sumador|ps2[23]~72_combout\ : std_logic;
SIGNAL \memoria[9][7]~feeder_combout\ : std_logic;
SIGNAL \memoria[9][7]~q\ : std_logic;
SIGNAL \sumador|b3[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|s3[23]~feeder_combout\ : std_logic;
SIGNAL \memoria[12][7]~feeder_combout\ : std_logic;
SIGNAL \memoria[12][7]~q\ : std_logic;
SIGNAL \sumador|s4[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|e4[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add1~45\ : std_logic;
SIGNAL \sumador|Add1~46_combout\ : std_logic;
SIGNAL \memoria[3][7]~feeder_combout\ : std_logic;
SIGNAL \memoria[3][7]~q\ : std_logic;
SIGNAL \sumador|b1[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|s1[23]~feeder_combout\ : std_logic;
SIGNAL \memoria[6][7]~feeder_combout\ : std_logic;
SIGNAL \memoria[6][7]~q\ : std_logic;
SIGNAL \sumador|b2[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add0~45\ : std_logic;
SIGNAL \sumador|Add0~46_combout\ : std_logic;
SIGNAL \sumador|ps1[22]~71\ : std_logic;
SIGNAL \sumador|ps1[23]~72_combout\ : std_logic;
SIGNAL \sumador|t1[22]~72\ : std_logic;
SIGNAL \sumador|t1[23]~73_combout\ : std_logic;
SIGNAL \sumador|t1[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[23]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add1~47\ : std_logic;
SIGNAL \sumador|Add1~48_combout\ : std_logic;
SIGNAL \sumador|Add0~47\ : std_logic;
SIGNAL \sumador|Add0~48_combout\ : std_logic;
SIGNAL \sumador|ps1[23]~73\ : std_logic;
SIGNAL \sumador|ps1[24]~74_combout\ : std_logic;
SIGNAL \sumador|Add3~47\ : std_logic;
SIGNAL \sumador|Add3~48_combout\ : std_logic;
SIGNAL \sumador|Add4~47\ : std_logic;
SIGNAL \sumador|Add4~48_combout\ : std_logic;
SIGNAL \sumador|ps2[23]~73\ : std_logic;
SIGNAL \sumador|ps2[24]~75_combout\ : std_logic;
SIGNAL \sumador|t1[23]~74\ : std_logic;
SIGNAL \sumador|t1[24]~75_combout\ : std_logic;
SIGNAL \sumador|t1[24]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[24]~feeder_combout\ : std_logic;
SIGNAL \sumador|Add1~49\ : std_logic;
SIGNAL \sumador|Add1~50_combout\ : std_logic;
SIGNAL \sumador|ps1[24]~75\ : std_logic;
SIGNAL \sumador|ps1[31]~76_combout\ : std_logic;
SIGNAL \sumador|Add4~49\ : std_logic;
SIGNAL \sumador|Add4~50_combout\ : std_logic;
SIGNAL \sumador|ps2[24]~76\ : std_logic;
SIGNAL \sumador|ps2[31]~77_combout\ : std_logic;
SIGNAL \sumador|t1[24]~76\ : std_logic;
SIGNAL \sumador|t1[25]~77_combout\ : std_logic;
SIGNAL \sumador|t1[25]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[25]~feeder_combout\ : std_logic;
SIGNAL \sumador|t1[25]~78\ : std_logic;
SIGNAL \sumador|t1[26]~79_combout\ : std_logic;
SIGNAL \sumador|t1[26]~feeder_combout\ : std_logic;
SIGNAL \sumador|samp_out[26]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out[11]~3_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out[11]~0_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out[11]~1_combout\ : std_logic;
SIGNAL \txpc|buf|word_out[11]~2_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out[11]~5_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2~45_combout\ : std_logic;
SIGNAL \txpc|buf|word_out[11]~4_combout\ : std_logic;
SIGNAL \txpc|buf|word_out[11]~6_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \txpc|buf|word_out~11_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~12_combout\ : std_logic;
SIGNAL \txpc|buf|word_out[7]~9_combout\ : std_logic;
SIGNAL \txpc|buf|word_out[7]~10_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \txpc|buf|word_out~13_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~14_combout\ : std_logic;
SIGNAL \txpc|buf|Mux0~0_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \txpc|buf|word_out~15_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~16_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \txpc|buf|word_out~7_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~8_combout\ : std_logic;
SIGNAL \txpc|buf|Mux0~1_combout\ : std_logic;
SIGNAL \txpc|buf|Mux0~2_combout\ : std_logic;
SIGNAL \txpc|pc_spi_data[7]~feeder_combout\ : std_logic;
SIGNAL \txpc|pc_spi_data[7]~0_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector6~1_combout\ : std_logic;
SIGNAL \txpc|spipc|Equal4~1_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \txpc|buf|word_out~39_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \txpc|buf|word_out~40_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \txpc|buf|word_out~37_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~38_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \txpc|buf|word_out~35_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~36_combout\ : std_logic;
SIGNAL \txpc|buf|Mux3~0_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \txpc|buf|word_out~33_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \txpc|buf|word_out~34_combout\ : std_logic;
SIGNAL \txpc|buf|Mux3~1_combout\ : std_logic;
SIGNAL \txpc|buf|Mux3~2_combout\ : std_logic;
SIGNAL \txpc|pc_spi_data[4]~feeder_combout\ : std_logic;
SIGNAL \txpc|spipc|di_reg[4]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \txpc|buf|word_out~43_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~44_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \txpc|buf|word_out~45_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~46_combout\ : std_logic;
SIGNAL \txpc|buf|Mux4~0_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \txpc|buf|word_out~47_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \txpc|buf|word_out~48_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \txpc|buf|word_out~41_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~42_combout\ : std_logic;
SIGNAL \txpc|buf|Mux4~1_combout\ : std_logic;
SIGNAL \txpc|buf|Mux4~2_combout\ : std_logic;
SIGNAL \txpc|spipc|di_reg[3]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[33]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \txpc|buf|word_out~71_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~72_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \txpc|buf|word_out~67_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~68_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \txpc|buf|word_out~69_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~70_combout\ : std_logic;
SIGNAL \txpc|buf|Mux7~0_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \txpc|buf|word_out~65_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \txpc|buf|word_out~66_combout\ : std_logic;
SIGNAL \txpc|buf|Mux7~1_combout\ : std_logic;
SIGNAL \txpc|buf|Mux7~2_combout\ : std_logic;
SIGNAL \txpc|pc_spi_data[0]~feeder_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector13~0_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector13~1_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \txpc|buf|word_out~63_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \txpc|buf|word_out~64_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \txpc|buf|word_out~59_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~60_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \txpc|buf|word_out~61_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~62_combout\ : std_logic;
SIGNAL \txpc|buf|Mux6~0_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \txpc|buf|word_out~57_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~58_combout\ : std_logic;
SIGNAL \txpc|buf|Mux6~1_combout\ : std_logic;
SIGNAL \txpc|buf|Mux6~2_combout\ : std_logic;
SIGNAL \txpc|pc_spi_data[1]~feeder_combout\ : std_logic;
SIGNAL \txpc|spipc|di_reg[1]~feeder_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector12~0_combout\ : std_logic;
SIGNAL \txpc|spipc|sh_reg[6]~0_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \txpc|buf|word_out~53_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~54_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[27]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[27]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \txpc|buf|word_out~51_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~52_combout\ : std_logic;
SIGNAL \txpc|buf|Mux5~0_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \txpc|buf|word_out~55_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[35]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \txpc|buf|word_out~56_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \txpc|buf|word_out~49_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~50_combout\ : std_logic;
SIGNAL \txpc|buf|Mux5~1_combout\ : std_logic;
SIGNAL \txpc|buf|Mux5~2_combout\ : std_logic;
SIGNAL \txpc|pc_spi_data[2]~feeder_combout\ : std_logic;
SIGNAL \txpc|spipc|di_reg[2]~feeder_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector11~0_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector10~0_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector9~0_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \txpc|buf|word_out~31_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~32_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \txpc|buf|word_out~29_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~30_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \txpc|buf|word_out~27_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~28_combout\ : std_logic;
SIGNAL \txpc|buf|Mux2~0_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \txpc|buf|word_out~25_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~26_combout\ : std_logic;
SIGNAL \txpc|buf|Mux2~1_combout\ : std_logic;
SIGNAL \txpc|buf|Mux2~2_combout\ : std_logic;
SIGNAL \txpc|pc_spi_data[5]~feeder_combout\ : std_logic;
SIGNAL \txpc|spipc|di_reg[5]~feeder_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector8~0_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \txpc|buf|word_out~23_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[39]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \txpc|buf|word_out~24_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \txpc|buf|word_out~21_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~22_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \txpc|buf|word_out~19_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|word_out~20_combout\ : std_logic;
SIGNAL \txpc|buf|Mux1~0_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \txpc|buf|word_out~17_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \txpc|buf|word_out~18_combout\ : std_logic;
SIGNAL \txpc|buf|Mux1~1_combout\ : std_logic;
SIGNAL \txpc|buf|Mux1~2_combout\ : std_logic;
SIGNAL \txpc|pc_spi_data[6]~feeder_combout\ : std_logic;
SIGNAL \txpc|spipc|di_reg[6]~feeder_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector7~0_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector6~0_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector6~2_combout\ : std_logic;
SIGNAL \txpc|spipc|Equal4~0_combout\ : std_logic;
SIGNAL \txpc|spipc|spi_mosi_o~0_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector0~0_combout\ : std_logic;
SIGNAL \txpc|spipc|Selector0~1_combout\ : std_logic;
SIGNAL \txpc|spipc|ssel_ena_reg~q\ : std_logic;
SIGNAL \titilar:tog~0_combout\ : std_logic;
SIGNAL \Add4~0_combout\ : std_logic;
SIGNAL \contador~12_combout\ : std_logic;
SIGNAL \titilar:contador[0]~q\ : std_logic;
SIGNAL \Add4~1\ : std_logic;
SIGNAL \Add4~2_combout\ : std_logic;
SIGNAL \titilar:contador[1]~q\ : std_logic;
SIGNAL \Add4~3\ : std_logic;
SIGNAL \Add4~4_combout\ : std_logic;
SIGNAL \titilar:contador[2]~q\ : std_logic;
SIGNAL \Add4~5\ : std_logic;
SIGNAL \Add4~6_combout\ : std_logic;
SIGNAL \titilar:contador[3]~q\ : std_logic;
SIGNAL \Add4~7\ : std_logic;
SIGNAL \Add4~8_combout\ : std_logic;
SIGNAL \titilar:contador[4]~q\ : std_logic;
SIGNAL \Add4~9\ : std_logic;
SIGNAL \Add4~10_combout\ : std_logic;
SIGNAL \titilar:contador[5]~q\ : std_logic;
SIGNAL \Add4~11\ : std_logic;
SIGNAL \Add4~12_combout\ : std_logic;
SIGNAL \titilar:contador[6]~q\ : std_logic;
SIGNAL \Add4~13\ : std_logic;
SIGNAL \Add4~14_combout\ : std_logic;
SIGNAL \titilar:contador[7]~q\ : std_logic;
SIGNAL \Add4~15\ : std_logic;
SIGNAL \Add4~16_combout\ : std_logic;
SIGNAL \contador~11_combout\ : std_logic;
SIGNAL \titilar:contador[8]~q\ : std_logic;
SIGNAL \Add4~17\ : std_logic;
SIGNAL \Add4~18_combout\ : std_logic;
SIGNAL \titilar:contador[9]~q\ : std_logic;
SIGNAL \Add4~19\ : std_logic;
SIGNAL \Add4~20_combout\ : std_logic;
SIGNAL \titilar:contador[10]~q\ : std_logic;
SIGNAL \Add4~21\ : std_logic;
SIGNAL \Add4~22_combout\ : std_logic;
SIGNAL \titilar:contador[11]~q\ : std_logic;
SIGNAL \Equal4~6_combout\ : std_logic;
SIGNAL \Add4~23\ : std_logic;
SIGNAL \Add4~24_combout\ : std_logic;
SIGNAL \titilar:contador[12]~q\ : std_logic;
SIGNAL \Add4~25\ : std_logic;
SIGNAL \Add4~26_combout\ : std_logic;
SIGNAL \contador~10_combout\ : std_logic;
SIGNAL \titilar:contador[13]~q\ : std_logic;
SIGNAL \Add4~27\ : std_logic;
SIGNAL \Add4~28_combout\ : std_logic;
SIGNAL \contador~9_combout\ : std_logic;
SIGNAL \titilar:contador[14]~q\ : std_logic;
SIGNAL \Add4~29\ : std_logic;
SIGNAL \Add4~30_combout\ : std_logic;
SIGNAL \contador~8_combout\ : std_logic;
SIGNAL \titilar:contador[15]~q\ : std_logic;
SIGNAL \Add4~31\ : std_logic;
SIGNAL \Add4~32_combout\ : std_logic;
SIGNAL \contador~7_combout\ : std_logic;
SIGNAL \titilar:contador[16]~q\ : std_logic;
SIGNAL \Add4~33\ : std_logic;
SIGNAL \Add4~34_combout\ : std_logic;
SIGNAL \titilar:contador[17]~q\ : std_logic;
SIGNAL \Add4~35\ : std_logic;
SIGNAL \Add4~36_combout\ : std_logic;
SIGNAL \contador~6_combout\ : std_logic;
SIGNAL \titilar:contador[18]~q\ : std_logic;
SIGNAL \Add4~37\ : std_logic;
SIGNAL \Add4~38_combout\ : std_logic;
SIGNAL \titilar:contador[19]~q\ : std_logic;
SIGNAL \Add4~39\ : std_logic;
SIGNAL \Add4~40_combout\ : std_logic;
SIGNAL \contador~5_combout\ : std_logic;
SIGNAL \titilar:contador[20]~q\ : std_logic;
SIGNAL \Add4~41\ : std_logic;
SIGNAL \Add4~42_combout\ : std_logic;
SIGNAL \contador~4_combout\ : std_logic;
SIGNAL \titilar:contador[21]~q\ : std_logic;
SIGNAL \Add4~43\ : std_logic;
SIGNAL \Add4~44_combout\ : std_logic;
SIGNAL \contador~3_combout\ : std_logic;
SIGNAL \titilar:contador[22]~q\ : std_logic;
SIGNAL \Add4~45\ : std_logic;
SIGNAL \Add4~46_combout\ : std_logic;
SIGNAL \contador~2_combout\ : std_logic;
SIGNAL \titilar:contador[23]~q\ : std_logic;
SIGNAL \Add4~47\ : std_logic;
SIGNAL \Add4~48_combout\ : std_logic;
SIGNAL \contador~1_combout\ : std_logic;
SIGNAL \titilar:contador[24]~q\ : std_logic;
SIGNAL \Add4~49\ : std_logic;
SIGNAL \Add4~50_combout\ : std_logic;
SIGNAL \titilar:contador[25]~q\ : std_logic;
SIGNAL \Add4~51\ : std_logic;
SIGNAL \Add4~52_combout\ : std_logic;
SIGNAL \contador~0_combout\ : std_logic;
SIGNAL \titilar:contador[26]~q\ : std_logic;
SIGNAL \Add4~53\ : std_logic;
SIGNAL \Add4~54_combout\ : std_logic;
SIGNAL \titilar:contador[27]~q\ : std_logic;
SIGNAL \Equal4~1_combout\ : std_logic;
SIGNAL \Add4~55\ : std_logic;
SIGNAL \Add4~56_combout\ : std_logic;
SIGNAL \titilar:contador[28]~q\ : std_logic;
SIGNAL \Add4~57\ : std_logic;
SIGNAL \Add4~58_combout\ : std_logic;
SIGNAL \titilar:contador[29]~q\ : std_logic;
SIGNAL \Add4~59\ : std_logic;
SIGNAL \Add4~60_combout\ : std_logic;
SIGNAL \titilar:contador[30]~q\ : std_logic;
SIGNAL \Add4~61\ : std_logic;
SIGNAL \Add4~62_combout\ : std_logic;
SIGNAL \titilar:contador[31]~q\ : std_logic;
SIGNAL \Equal4~0_combout\ : std_logic;
SIGNAL \Equal4~3_combout\ : std_logic;
SIGNAL \Equal4~2_combout\ : std_logic;
SIGNAL \Equal4~4_combout\ : std_logic;
SIGNAL \Equal4~8_combout\ : std_logic;
SIGNAL \Equal4~7_combout\ : std_logic;
SIGNAL \Equal4~9_combout\ : std_logic;
SIGNAL \Equal4~5_combout\ : std_logic;
SIGNAL \Equal4~10_combout\ : std_logic;
SIGNAL \titilar:tog~q\ : std_logic;
SIGNAL \LEDR[8]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDR[8]~reg0_q\ : std_logic;
SIGNAL \Selector151~0_combout\ : std_logic;
SIGNAL \LEDR[9]~reg0_q\ : std_logic;
SIGNAL ads_delay_counter : std_logic_vector(31 DOWNTO 0);
SIGNAL \sumador|e3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \spi1|di_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \txpc|buf|bpp_idx_w\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sumador|samp_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sumador|e6\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \txpc|buf|byte_sel\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \spi1|state_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sumador|s6\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \txpc|spipc|state_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sumador|t1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL ads_delay_count : std_logic_vector(31 DOWNTO 0);
SIGNAL \sumador|ps2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sumador|ps1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL ads_wreg_val : std_logic_vector(7 DOWNTO 0);
SIGNAL \sumador|e4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \txpc|buf|bppr_idx_word\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \spi1|do_buffer_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL debugA : std_logic_vector(1 DOWNTO 0);
SIGNAL \sumador|e5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \txpc|buf|buf_to_read\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \spi1|sh_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sumador|s4\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \txpc|spipc|di_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sumador|s5\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \txpc|spipc|sh_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL data_spi_tx : std_logic_vector(7 DOWNTO 0);
SIGNAL \txpc|pc_spi_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL ads_byte_counter : std_logic_vector(31 DOWNTO 0);
SIGNAL ads_byte_to_send : std_logic_vector(7 DOWNTO 0);
SIGNAL \txpc|txpc_byte_to_send\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sumador|e7\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \txpc|buf|word_out\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \txpc|txpc_delay_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \txpc|buf|bpp_memoria_1_rtl_0_bypass\ : std_logic_vector(0 TO 40);
SIGNAL \txpc|txpc_delay_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sumador|b1\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \txpc|buf|bpp_memoria_2_rtl_0_bypass\ : std_logic_vector(0 TO 40);
SIGNAL ads_wreg_reg : std_logic_vector(7 DOWNTO 0);
SIGNAL \sumador|e1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sumador|e8\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sumador|e2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sumador|s1\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sumador|s8\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sumador|s7\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sumador|s3\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sumador|s2\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sumador|b8\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sumador|b7\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sumador|b6\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sumador|b5\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sumador|b4\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sumador|b3\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sumador|b2\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \txpc|spipc|ALT_INV_core_n_ce~q\ : std_logic;
SIGNAL \txpc|spipc|ALT_INV_ssel_ena_reg~q\ : std_logic;
SIGNAL \ALT_INV_GPIO[8]~reg0_q\ : std_logic;
SIGNAL ALT_INV_debugA : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_fsm_ads_init~0_combout\ : std_logic;
SIGNAL \ALT_INV_master_reset~q\ : std_logic;
SIGNAL \ALT_INV_master_reset~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_master_reset~_wirecell_combout\ : std_logic;

BEGIN

ww_KEY <= KEY;
LEDR <= ww_LEDR;
ww_SW <= SW;
ww_MAX10_CLK1_50 <= MAX10_CLK1_50;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\master_clock_gen|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \MAX10_CLK1_50~input_o\);

\master_clock_gen|altpll_component|auto_generated|wire_pll1_clk\(0) <= \master_clock_gen|altpll_component|auto_generated|pll1_CLK_bus\(0);
\master_clock_gen|altpll_component|auto_generated|wire_pll1_clk\(1) <= \master_clock_gen|altpll_component|auto_generated|pll1_CLK_bus\(1);
\master_clock_gen|altpll_component|auto_generated|wire_pll1_clk\(2) <= \master_clock_gen|altpll_component|auto_generated|pll1_CLK_bus\(2);
\master_clock_gen|altpll_component|auto_generated|wire_pll1_clk\(3) <= \master_clock_gen|altpll_component|auto_generated|pll1_CLK_bus\(3);
\master_clock_gen|altpll_component|auto_generated|wire_pll1_clk\(4) <= \master_clock_gen|altpll_component|auto_generated|pll1_CLK_bus\(4);

\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \sumador|samp_out\(26) & \sumador|samp_out\(26) & \sumador|samp_out\(26) & \sumador|samp_out\(26) & \sumador|samp_out\(26) & 
\sumador|samp_out\(26) & \sumador|samp_out\(25) & \sumador|samp_out\(24) & \sumador|samp_out\(23) & \sumador|samp_out\(22) & \sumador|samp_out\(21) & \sumador|samp_out\(20) & \sumador|samp_out\(19) & \sumador|samp_out\(18) & 
\sumador|samp_out\(17) & \sumador|samp_out\(16) & \sumador|samp_out\(15) & \sumador|samp_out\(14) & \sumador|samp_out\(13) & \sumador|samp_out\(12) & \sumador|samp_out\(11) & \sumador|samp_out\(10) & \sumador|samp_out\(9) & 
\sumador|samp_out\(8) & \sumador|samp_out\(7) & \sumador|samp_out\(6) & \sumador|samp_out\(5) & \sumador|samp_out\(4) & \sumador|samp_out\(3) & \sumador|samp_out\(2) & \sumador|samp_out\(1) & \sumador|samp_out\(0));

\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\txpc|buf|bpp_idx_w\(3) & \txpc|buf|bpp_idx_w\(2) & \txpc|buf|bpp_idx_w\(1) & \txpc|buf|bpp_idx_w\(0));

\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\txpc|buf|Add2~10_combout\ & \txpc|buf|Add2~11_combout\ & \txpc|buf|Add2~4_combout\ & \txpc|buf|Add2~5_combout\);

\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a1\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a2\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a3\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a4\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a5\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a6\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a7\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a8\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a9\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a10\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a11\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a12\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a13\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a14\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a15\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a16\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a17\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a18\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a19\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a20\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a21\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a22\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a23\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a24\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a25\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a26\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a27\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a28\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a29\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a30\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a31\ <= \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \sumador|samp_out\(26) & \sumador|samp_out\(26) & \sumador|samp_out\(26) & \sumador|samp_out\(26) & \sumador|samp_out\(26) & 
\sumador|samp_out\(26) & \sumador|samp_out\(25) & \sumador|samp_out\(24) & \sumador|samp_out\(23) & \sumador|samp_out\(22) & \sumador|samp_out\(21) & \sumador|samp_out\(20) & \sumador|samp_out\(19) & \sumador|samp_out\(18) & 
\sumador|samp_out\(17) & \sumador|samp_out\(16) & \sumador|samp_out\(15) & \sumador|samp_out\(14) & \sumador|samp_out\(13) & \sumador|samp_out\(12) & \sumador|samp_out\(11) & \sumador|samp_out\(10) & \sumador|samp_out\(9) & 
\sumador|samp_out\(8) & \sumador|samp_out\(7) & \sumador|samp_out\(6) & \sumador|samp_out\(5) & \sumador|samp_out\(4) & \sumador|samp_out\(3) & \sumador|samp_out\(2) & \sumador|samp_out\(1) & \sumador|samp_out\(0));

\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\txpc|buf|bpp_idx_w\(3) & \txpc|buf|bpp_idx_w\(2) & \txpc|buf|bpp_idx_w\(1) & \txpc|buf|bpp_idx_w\(0));

\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\txpc|buf|Add2~10_combout\ & \txpc|buf|Add2~11_combout\ & \txpc|buf|Add2~4_combout\ & \txpc|buf|Add2~5_combout\);

\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a1\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a2\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a3\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a4\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a5\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a6\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a7\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a8\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a9\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a10\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a11\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a12\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a13\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a14\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a15\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a16\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a17\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a18\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a19\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a20\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a21\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a22\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a23\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a24\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a25\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a26\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a27\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a28\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a29\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a30\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a31\ <= \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\master_reset~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \master_reset~q\);

\master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk\(0));
\txpc|spipc|ALT_INV_core_n_ce~q\ <= NOT \txpc|spipc|core_n_ce~q\;
\txpc|spipc|ALT_INV_ssel_ena_reg~q\ <= NOT \txpc|spipc|ssel_ena_reg~q\;
\ALT_INV_GPIO[8]~reg0_q\ <= NOT \GPIO[8]~reg0_q\;
ALT_INV_debugA(1) <= NOT debugA(1);
ALT_INV_debugA(0) <= NOT debugA(0);
\ALT_INV_fsm_ads_init~0_combout\ <= NOT \fsm_ads_init~0_combout\;
\ALT_INV_master_reset~q\ <= NOT \master_reset~q\;
\ALT_INV_master_reset~clkctrl_outclk\ <= NOT \master_reset~clkctrl_outclk\;
\ALT_INV_master_reset~_wirecell_combout\ <= NOT \master_reset~_wirecell_combout\;

-- Location: IOOBUF_X46_Y54_N2
\LEDR[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fsm_ads_init~0_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X46_Y54_N23
\LEDR[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X51_Y54_N16
\LEDR[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X46_Y54_N9
\LEDR[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X56_Y54_N30
\LEDR[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X58_Y54_N23
\LEDR[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X66_Y54_N23
\LEDR[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X56_Y54_N9
\LEDR[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X51_Y54_N9
\LEDR[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDR[8]~reg0_q\,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X49_Y54_N9
\LEDR[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDR[9]~reg0_q\,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X29_Y0_N2
\ARDUINO_IO[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(2));

-- Location: IOOBUF_X31_Y0_N9
\ARDUINO_IO[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(3));

-- Location: IOOBUF_X34_Y0_N16
\ARDUINO_IO[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(4));

-- Location: IOOBUF_X34_Y0_N9
\ARDUINO_IO[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(5));

-- Location: IOOBUF_X40_Y0_N9
\ARDUINO_IO[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(6));

-- Location: IOOBUF_X40_Y0_N2
\ARDUINO_IO[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(7));

-- Location: IOOBUF_X69_Y0_N23
\ARDUINO_IO[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(8));

-- Location: IOOBUF_X58_Y0_N30
\ARDUINO_IO[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(9));

-- Location: IOOBUF_X56_Y0_N9
\ARDUINO_IO[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(10));

-- Location: IOOBUF_X58_Y0_N16
\ARDUINO_IO[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(11));

-- Location: IOOBUF_X62_Y0_N16
\ARDUINO_IO[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(12));

-- Location: IOOBUF_X56_Y0_N2
\ARDUINO_IO[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(13));

-- Location: IOOBUF_X62_Y0_N30
\ARDUINO_IO[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(14));

-- Location: IOOBUF_X62_Y0_N23
\ARDUINO_IO[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(15));

-- Location: IOOBUF_X31_Y0_N30
\GPIO[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(2));

-- Location: IOOBUF_X22_Y0_N2
\GPIO[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(3));

-- Location: IOOBUF_X20_Y0_N16
\GPIO[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(4));

-- Location: IOOBUF_X24_Y0_N2
\GPIO[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(5));

-- Location: IOOBUF_X20_Y0_N23
\GPIO[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(6));

-- Location: IOOBUF_X24_Y0_N9
\GPIO[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(7));

-- Location: IOOBUF_X14_Y0_N9
\GPIO[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(9));

-- Location: IOOBUF_X14_Y0_N2
\GPIO[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(10));

-- Location: IOOBUF_X51_Y0_N23
\GPIO[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(12));

-- Location: IOOBUF_X46_Y0_N2
\GPIO[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(13));

-- Location: IOOBUF_X46_Y0_N9
\GPIO[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(14));

-- Location: IOOBUF_X40_Y0_N23
\GPIO[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(16));

-- Location: IOOBUF_X38_Y0_N9
\GPIO[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(18));

-- Location: IOOBUF_X38_Y0_N16
\GPIO[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(20));

-- Location: IOOBUF_X34_Y0_N23
\GPIO[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(22));

-- Location: IOOBUF_X31_Y0_N16
\GPIO[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(24));

-- Location: IOOBUF_X18_Y0_N2
\GPIO[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(29));

-- Location: IOOBUF_X26_Y0_N2
\GPIO[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(30));

-- Location: IOOBUF_X24_Y0_N16
\GPIO[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(31));

-- Location: IOOBUF_X22_Y0_N9
\GPIO[32]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(32));

-- Location: IOOBUF_X24_Y0_N23
\GPIO[33]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(33));

-- Location: IOOBUF_X22_Y0_N16
\GPIO[34]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(34));

-- Location: IOOBUF_X18_Y0_N23
\GPIO[35]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(35));

-- Location: IOOBUF_X29_Y0_N30
\ARDUINO_IO[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ARDUINO_IO(0));

-- Location: IOOBUF_X29_Y0_N9
\ARDUINO_IO[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(1));

-- Location: IOOBUF_X31_Y0_N23
\GPIO[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_debugA(0),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(0));

-- Location: IOOBUF_X24_Y0_N30
\GPIO[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_debugA(1),
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(1));

-- Location: IOOBUF_X16_Y0_N30
\GPIO[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_GPIO[8]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(8));

-- Location: IOOBUF_X54_Y0_N30
\GPIO[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ads_rp~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(11));

-- Location: IOOBUF_X40_Y0_N16
\GPIO[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(15));

-- Location: IOOBUF_X36_Y0_N2
\GPIO[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(17));

-- Location: IOOBUF_X36_Y0_N9
\GPIO[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \spi1|spi_mosi_o~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(19));

-- Location: IOOBUF_X34_Y0_N2
\GPIO[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(21));

-- Location: IOOBUF_X20_Y0_N2
\GPIO[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \spi1|spi_clk_reg~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(23));

-- Location: IOOBUF_X20_Y0_N9
\GPIO[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(25));

-- Location: IOOBUF_X29_Y0_N16
\GPIO[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \txpc|spipc|spi_clk_reg~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(26));

-- Location: IOOBUF_X20_Y0_N30
\GPIO[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \txpc|spipc|spi_mosi_o~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(27));

-- Location: IOOBUF_X29_Y0_N23
\GPIO[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \txpc|spipc|ALT_INV_ssel_ena_reg~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(28));

-- Location: IOIBUF_X34_Y0_N29
\MAX10_CLK1_50~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MAX10_CLK1_50,
	o => \MAX10_CLK1_50~input_o\);

-- Location: PLL_1
\master_clock_gen|altpll_component|auto_generated|pll1\ : fiftyfivenm_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 3,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "functional",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \master_clock_gen|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \master_clock_gen|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \master_clock_gen|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \master_clock_gen|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G18
\master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X49_Y28_N8
\state_ads.ADS_DELAY~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \state_ads.ADS_DELAY~feeder_combout\ = \WideOr4~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \WideOr4~combout\,
	combout => \state_ads.ADS_DELAY~feeder_combout\);

-- Location: IOIBUF_X46_Y54_N29
\KEY[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X44_Y19_N0
\master_reset_proc:master_reset_count[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \master_reset_proc:master_reset_count[0]~1_combout\ = \master_reset_proc:master_reset_count[0]~q\ $ (VCC)
-- \master_reset_proc:master_reset_count[0]~2\ = CARRY(\master_reset_proc:master_reset_count[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \master_reset_proc:master_reset_count[0]~q\,
	datad => VCC,
	combout => \master_reset_proc:master_reset_count[0]~1_combout\,
	cout => \master_reset_proc:master_reset_count[0]~2\);

-- Location: LCCOMB_X44_Y19_N2
\master_reset_proc:master_reset_count[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \master_reset_proc:master_reset_count[1]~1_combout\ = (\master_reset_proc:master_reset_count[1]~q\ & (!\master_reset_proc:master_reset_count[0]~2\)) # (!\master_reset_proc:master_reset_count[1]~q\ & ((\master_reset_proc:master_reset_count[0]~2\) # (GND)))
-- \master_reset_proc:master_reset_count[1]~2\ = CARRY((!\master_reset_proc:master_reset_count[0]~2\) # (!\master_reset_proc:master_reset_count[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \master_reset_proc:master_reset_count[1]~q\,
	datad => VCC,
	cin => \master_reset_proc:master_reset_count[0]~2\,
	combout => \master_reset_proc:master_reset_count[1]~1_combout\,
	cout => \master_reset_proc:master_reset_count[1]~2\);

-- Location: FF_X44_Y19_N3
\master_reset_proc:master_reset_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \master_reset_proc:master_reset_count[1]~1_combout\,
	ena => \Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \master_reset_proc:master_reset_count[1]~q\);

-- Location: LCCOMB_X44_Y19_N4
\master_reset_proc:master_reset_count[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \master_reset_proc:master_reset_count[2]~1_combout\ = (\master_reset_proc:master_reset_count[2]~q\ & (\master_reset_proc:master_reset_count[1]~2\ $ (GND))) # (!\master_reset_proc:master_reset_count[2]~q\ & (!\master_reset_proc:master_reset_count[1]~2\ & 
-- VCC))
-- \master_reset_proc:master_reset_count[2]~2\ = CARRY((\master_reset_proc:master_reset_count[2]~q\ & !\master_reset_proc:master_reset_count[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \master_reset_proc:master_reset_count[2]~q\,
	datad => VCC,
	cin => \master_reset_proc:master_reset_count[1]~2\,
	combout => \master_reset_proc:master_reset_count[2]~1_combout\,
	cout => \master_reset_proc:master_reset_count[2]~2\);

-- Location: FF_X44_Y19_N5
\master_reset_proc:master_reset_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \master_reset_proc:master_reset_count[2]~1_combout\,
	ena => \Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \master_reset_proc:master_reset_count[2]~q\);

-- Location: LCCOMB_X44_Y19_N6
\master_reset_proc:master_reset_count[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \master_reset_proc:master_reset_count[3]~1_combout\ = (\master_reset_proc:master_reset_count[3]~q\ & (!\master_reset_proc:master_reset_count[2]~2\)) # (!\master_reset_proc:master_reset_count[3]~q\ & ((\master_reset_proc:master_reset_count[2]~2\) # (GND)))
-- \master_reset_proc:master_reset_count[3]~2\ = CARRY((!\master_reset_proc:master_reset_count[2]~2\) # (!\master_reset_proc:master_reset_count[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \master_reset_proc:master_reset_count[3]~q\,
	datad => VCC,
	cin => \master_reset_proc:master_reset_count[2]~2\,
	combout => \master_reset_proc:master_reset_count[3]~1_combout\,
	cout => \master_reset_proc:master_reset_count[3]~2\);

-- Location: FF_X44_Y19_N7
\master_reset_proc:master_reset_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \master_reset_proc:master_reset_count[3]~1_combout\,
	ena => \Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \master_reset_proc:master_reset_count[3]~q\);

-- Location: LCCOMB_X44_Y19_N8
\master_reset_proc:master_reset_count[4]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \master_reset_proc:master_reset_count[4]~1_combout\ = (\master_reset_proc:master_reset_count[4]~q\ & (\master_reset_proc:master_reset_count[3]~2\ $ (GND))) # (!\master_reset_proc:master_reset_count[4]~q\ & (!\master_reset_proc:master_reset_count[3]~2\ & 
-- VCC))
-- \master_reset_proc:master_reset_count[4]~2\ = CARRY((\master_reset_proc:master_reset_count[4]~q\ & !\master_reset_proc:master_reset_count[3]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \master_reset_proc:master_reset_count[4]~q\,
	datad => VCC,
	cin => \master_reset_proc:master_reset_count[3]~2\,
	combout => \master_reset_proc:master_reset_count[4]~1_combout\,
	cout => \master_reset_proc:master_reset_count[4]~2\);

-- Location: FF_X44_Y19_N9
\master_reset_proc:master_reset_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \master_reset_proc:master_reset_count[4]~1_combout\,
	ena => \Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \master_reset_proc:master_reset_count[4]~q\);

-- Location: LCCOMB_X44_Y19_N10
\master_reset_proc:master_reset_count[5]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \master_reset_proc:master_reset_count[5]~1_combout\ = (\master_reset_proc:master_reset_count[5]~q\ & (!\master_reset_proc:master_reset_count[4]~2\)) # (!\master_reset_proc:master_reset_count[5]~q\ & ((\master_reset_proc:master_reset_count[4]~2\) # (GND)))
-- \master_reset_proc:master_reset_count[5]~2\ = CARRY((!\master_reset_proc:master_reset_count[4]~2\) # (!\master_reset_proc:master_reset_count[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \master_reset_proc:master_reset_count[5]~q\,
	datad => VCC,
	cin => \master_reset_proc:master_reset_count[4]~2\,
	combout => \master_reset_proc:master_reset_count[5]~1_combout\,
	cout => \master_reset_proc:master_reset_count[5]~2\);

-- Location: FF_X44_Y19_N11
\master_reset_proc:master_reset_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \master_reset_proc:master_reset_count[5]~1_combout\,
	ena => \Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \master_reset_proc:master_reset_count[5]~q\);

-- Location: LCCOMB_X44_Y19_N12
\master_reset_proc:master_reset_count[6]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \master_reset_proc:master_reset_count[6]~1_combout\ = (\master_reset_proc:master_reset_count[6]~q\ & (\master_reset_proc:master_reset_count[5]~2\ $ (GND))) # (!\master_reset_proc:master_reset_count[6]~q\ & (!\master_reset_proc:master_reset_count[5]~2\ & 
-- VCC))
-- \master_reset_proc:master_reset_count[6]~2\ = CARRY((\master_reset_proc:master_reset_count[6]~q\ & !\master_reset_proc:master_reset_count[5]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \master_reset_proc:master_reset_count[6]~q\,
	datad => VCC,
	cin => \master_reset_proc:master_reset_count[5]~2\,
	combout => \master_reset_proc:master_reset_count[6]~1_combout\,
	cout => \master_reset_proc:master_reset_count[6]~2\);

-- Location: FF_X44_Y19_N13
\master_reset_proc:master_reset_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \master_reset_proc:master_reset_count[6]~1_combout\,
	ena => \Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \master_reset_proc:master_reset_count[6]~q\);

-- Location: LCCOMB_X44_Y19_N14
\master_reset_proc:master_reset_count[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \master_reset_proc:master_reset_count[7]~1_combout\ = \master_reset_proc:master_reset_count[7]~q\ $ (\master_reset_proc:master_reset_count[6]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \master_reset_proc:master_reset_count[7]~q\,
	cin => \master_reset_proc:master_reset_count[6]~2\,
	combout => \master_reset_proc:master_reset_count[7]~1_combout\);

-- Location: FF_X44_Y19_N15
\master_reset_proc:master_reset_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \master_reset_proc:master_reset_count[7]~1_combout\,
	ena => \Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \master_reset_proc:master_reset_count[7]~q\);

-- Location: LCCOMB_X44_Y19_N26
\Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (\master_reset_proc:master_reset_count[3]~q\ & (\master_reset_proc:master_reset_count[4]~q\ & (\master_reset_proc:master_reset_count[2]~q\ & \master_reset_proc:master_reset_count[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \master_reset_proc:master_reset_count[3]~q\,
	datab => \master_reset_proc:master_reset_count[4]~q\,
	datac => \master_reset_proc:master_reset_count[2]~q\,
	datad => \master_reset_proc:master_reset_count[1]~q\,
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X44_Y19_N28
\Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (\master_reset_proc:master_reset_count[6]~q\ & (\master_reset_proc:master_reset_count[7]~q\ & (\Equal0~0_combout\ & \master_reset_proc:master_reset_count[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \master_reset_proc:master_reset_count[6]~q\,
	datab => \master_reset_proc:master_reset_count[7]~q\,
	datac => \Equal0~0_combout\,
	datad => \master_reset_proc:master_reset_count[5]~q\,
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X44_Y19_N22
\Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (\master_reset_proc:master_reset_count[0]~q\) # (!\Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \master_reset_proc:master_reset_count[0]~q\,
	datad => \Equal0~1_combout\,
	combout => \Equal0~2_combout\);

-- Location: FF_X44_Y19_N1
\master_reset_proc:master_reset_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \master_reset_proc:master_reset_count[0]~1_combout\,
	ena => \Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \master_reset_proc:master_reset_count[0]~q\);

-- Location: LCCOMB_X44_Y19_N24
\master_reset~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \master_reset~0_combout\ = ((\master_reset_proc:master_reset_count[0]~q\ & \master_reset~q\)) # (!\Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \master_reset_proc:master_reset_count[0]~q\,
	datac => \master_reset~q\,
	datad => \Equal0~1_combout\,
	combout => \master_reset~0_combout\);

-- Location: FF_X44_Y19_N25
master_reset : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \master_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \master_reset~q\);

-- Location: LCCOMB_X45_Y31_N8
\fsm_ads_init~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_ads_init~0_combout\ = (\master_reset~q\) # (!\KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datac => \master_reset~q\,
	combout => \fsm_ads_init~0_combout\);

-- Location: FF_X49_Y28_N9
\state_ads.ADS_DELAY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \state_ads.ADS_DELAY~feeder_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_DELAY~q\);

-- Location: LCCOMB_X46_Y30_N16
\Selector33~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector33~0_combout\ = (\state_ads.ADS_DELAY~q\) # ((\state_ads.ADS_DELAY_IN_PROGRESS~q\ & !\Equal1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state_ads.ADS_DELAY~q\,
	datac => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datad => \Equal1~14_combout\,
	combout => \Selector33~0_combout\);

-- Location: FF_X46_Y30_N17
\state_ads.ADS_DELAY_IN_PROGRESS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector33~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_DELAY_IN_PROGRESS~q\);

-- Location: LCCOMB_X51_Y30_N2
\Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = (ads_delay_counter(1) & (\Equal1~14_combout\ $ (GND))) # (!ads_delay_counter(1) & (!\Equal1~14_combout\ & VCC))
-- \Add1~1\ = CARRY((ads_delay_counter(1) & !\Equal1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(1),
	datab => \Equal1~14_combout\,
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: LCCOMB_X51_Y28_N20
\Selector30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector30~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~0_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(1),
	datad => \Add1~0_combout\,
	combout => \Selector30~0_combout\);

-- Location: FF_X51_Y28_N21
\ads_delay_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector30~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(1));

-- Location: LCCOMB_X51_Y30_N4
\Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (ads_delay_counter(2) & (!\Add1~1\)) # (!ads_delay_counter(2) & ((\Add1~1\) # (GND)))
-- \Add1~3\ = CARRY((!\Add1~1\) # (!ads_delay_counter(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(2),
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: LCCOMB_X52_Y30_N0
\Selector29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector29~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~2_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((!\state_ads.ADS_DELAY~q\ & ads_delay_counter(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~2_combout\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(2),
	datad => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	combout => \Selector29~0_combout\);

-- Location: FF_X52_Y30_N1
\ads_delay_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector29~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(2));

-- Location: LCCOMB_X51_Y30_N6
\Add1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = ((ads_delay_counter(3) $ (\Equal1~14_combout\ $ (\Add1~3\)))) # (GND)
-- \Add1~5\ = CARRY((ads_delay_counter(3) & ((!\Add1~3\) # (!\Equal1~14_combout\))) # (!ads_delay_counter(3) & (!\Equal1~14_combout\ & !\Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(3),
	datab => \Equal1~14_combout\,
	datad => VCC,
	cin => \Add1~3\,
	combout => \Add1~4_combout\,
	cout => \Add1~5\);

-- Location: LCCOMB_X52_Y30_N2
\Selector28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector28~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~4_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((!\state_ads.ADS_DELAY~q\ & ads_delay_counter(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~4_combout\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(3),
	datad => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	combout => \Selector28~0_combout\);

-- Location: FF_X52_Y30_N3
\ads_delay_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector28~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(3));

-- Location: LCCOMB_X51_Y30_N8
\Add1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~6_combout\ = (ads_delay_counter(4) & (!\Add1~5\)) # (!ads_delay_counter(4) & ((\Add1~5\) # (GND)))
-- \Add1~7\ = CARRY((!\Add1~5\) # (!ads_delay_counter(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(4),
	datad => VCC,
	cin => \Add1~5\,
	combout => \Add1~6_combout\,
	cout => \Add1~7\);

-- Location: LCCOMB_X52_Y29_N8
\Selector27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector27~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~6_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY~q\,
	datab => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datac => ads_delay_counter(4),
	datad => \Add1~6_combout\,
	combout => \Selector27~0_combout\);

-- Location: FF_X52_Y29_N9
\ads_delay_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector27~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(4));

-- Location: LCCOMB_X51_Y30_N10
\Add1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~8_combout\ = (ads_delay_counter(5) & (\Add1~7\ $ (GND))) # (!ads_delay_counter(5) & (!\Add1~7\ & VCC))
-- \Add1~9\ = CARRY((ads_delay_counter(5) & !\Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(5),
	datad => VCC,
	cin => \Add1~7\,
	combout => \Add1~8_combout\,
	cout => \Add1~9\);

-- Location: LCCOMB_X52_Y30_N16
\Selector26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector26~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~8_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((!\state_ads.ADS_DELAY~q\ & ads_delay_counter(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~8_combout\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(5),
	datad => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	combout => \Selector26~0_combout\);

-- Location: FF_X52_Y30_N17
\ads_delay_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector26~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(5));

-- Location: LCCOMB_X51_Y30_N12
\Add1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~10_combout\ = (ads_delay_counter(6) & (!\Add1~9\)) # (!ads_delay_counter(6) & ((\Add1~9\) # (GND)))
-- \Add1~11\ = CARRY((!\Add1~9\) # (!ads_delay_counter(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(6),
	datad => VCC,
	cin => \Add1~9\,
	combout => \Add1~10_combout\,
	cout => \Add1~11\);

-- Location: LCCOMB_X52_Y30_N6
\Selector25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector25~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~10_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((!\state_ads.ADS_DELAY~q\ & ads_delay_counter(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~10_combout\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(6),
	datad => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	combout => \Selector25~0_combout\);

-- Location: FF_X52_Y30_N7
\ads_delay_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector25~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(6));

-- Location: LCCOMB_X51_Y30_N14
\Add1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~12_combout\ = (ads_delay_counter(7) & (\Add1~11\ $ (GND))) # (!ads_delay_counter(7) & (!\Add1~11\ & VCC))
-- \Add1~13\ = CARRY((ads_delay_counter(7) & !\Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(7),
	datad => VCC,
	cin => \Add1~11\,
	combout => \Add1~12_combout\,
	cout => \Add1~13\);

-- Location: LCCOMB_X52_Y30_N26
\Selector24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector24~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~12_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((!\state_ads.ADS_DELAY~q\ & ads_delay_counter(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~12_combout\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(7),
	datad => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	combout => \Selector24~0_combout\);

-- Location: FF_X52_Y30_N27
\ads_delay_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector24~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(7));

-- Location: LCCOMB_X51_Y30_N16
\Add1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~14_combout\ = (ads_delay_counter(8) & (!\Add1~13\)) # (!ads_delay_counter(8) & ((\Add1~13\) # (GND)))
-- \Add1~15\ = CARRY((!\Add1~13\) # (!ads_delay_counter(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(8),
	datad => VCC,
	cin => \Add1~13\,
	combout => \Add1~14_combout\,
	cout => \Add1~15\);

-- Location: LCCOMB_X52_Y30_N24
\Selector23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector23~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~14_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((!\state_ads.ADS_DELAY~q\ & ads_delay_counter(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~14_combout\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(8),
	datad => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	combout => \Selector23~0_combout\);

-- Location: FF_X52_Y30_N25
\ads_delay_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector23~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(8));

-- Location: LCCOMB_X51_Y30_N18
\Add1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~16_combout\ = (ads_delay_counter(9) & (\Add1~15\ $ (GND))) # (!ads_delay_counter(9) & (!\Add1~15\ & VCC))
-- \Add1~17\ = CARRY((ads_delay_counter(9) & !\Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(9),
	datad => VCC,
	cin => \Add1~15\,
	combout => \Add1~16_combout\,
	cout => \Add1~17\);

-- Location: LCCOMB_X52_Y30_N14
\Selector22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector22~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~16_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(9),
	datad => \Add1~16_combout\,
	combout => \Selector22~0_combout\);

-- Location: FF_X52_Y30_N15
\ads_delay_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector22~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(9));

-- Location: LCCOMB_X51_Y30_N20
\Add1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~18_combout\ = (ads_delay_counter(10) & (!\Add1~17\)) # (!ads_delay_counter(10) & ((\Add1~17\) # (GND)))
-- \Add1~19\ = CARRY((!\Add1~17\) # (!ads_delay_counter(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(10),
	datad => VCC,
	cin => \Add1~17\,
	combout => \Add1~18_combout\,
	cout => \Add1~19\);

-- Location: LCCOMB_X51_Y28_N16
\Selector21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector21~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~18_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(10),
	datad => \Add1~18_combout\,
	combout => \Selector21~0_combout\);

-- Location: FF_X51_Y28_N17
\ads_delay_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector21~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(10));

-- Location: LCCOMB_X51_Y30_N22
\Add1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~20_combout\ = (ads_delay_counter(11) & (\Add1~19\ $ (GND))) # (!ads_delay_counter(11) & (!\Add1~19\ & VCC))
-- \Add1~21\ = CARRY((ads_delay_counter(11) & !\Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(11),
	datad => VCC,
	cin => \Add1~19\,
	combout => \Add1~20_combout\,
	cout => \Add1~21\);

-- Location: LCCOMB_X52_Y30_N18
\Selector20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector20~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~20_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(11),
	datad => \Add1~20_combout\,
	combout => \Selector20~0_combout\);

-- Location: FF_X52_Y30_N19
\ads_delay_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector20~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(11));

-- Location: LCCOMB_X51_Y30_N24
\Add1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~22_combout\ = (ads_delay_counter(12) & (!\Add1~21\)) # (!ads_delay_counter(12) & ((\Add1~21\) # (GND)))
-- \Add1~23\ = CARRY((!\Add1~21\) # (!ads_delay_counter(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(12),
	datad => VCC,
	cin => \Add1~21\,
	combout => \Add1~22_combout\,
	cout => \Add1~23\);

-- Location: LCCOMB_X51_Y28_N14
\Selector19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector19~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~22_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((ads_delay_counter(12) & !\state_ads.ADS_DELAY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \Add1~22_combout\,
	datac => ads_delay_counter(12),
	datad => \state_ads.ADS_DELAY~q\,
	combout => \Selector19~0_combout\);

-- Location: FF_X51_Y28_N15
\ads_delay_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector19~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(12));

-- Location: LCCOMB_X51_Y30_N26
\Add1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~24_combout\ = (ads_delay_counter(13) & (\Add1~23\ $ (GND))) # (!ads_delay_counter(13) & (!\Add1~23\ & VCC))
-- \Add1~25\ = CARRY((ads_delay_counter(13) & !\Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(13),
	datad => VCC,
	cin => \Add1~23\,
	combout => \Add1~24_combout\,
	cout => \Add1~25\);

-- Location: LCCOMB_X51_Y28_N28
\Selector18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector18~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~24_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(13),
	datad => \Add1~24_combout\,
	combout => \Selector18~0_combout\);

-- Location: FF_X51_Y28_N29
\ads_delay_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector18~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(13));

-- Location: LCCOMB_X51_Y30_N28
\Add1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~26_combout\ = (ads_delay_counter(14) & (!\Add1~25\)) # (!ads_delay_counter(14) & ((\Add1~25\) # (GND)))
-- \Add1~27\ = CARRY((!\Add1~25\) # (!ads_delay_counter(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(14),
	datad => VCC,
	cin => \Add1~25\,
	combout => \Add1~26_combout\,
	cout => \Add1~27\);

-- Location: LCCOMB_X52_Y29_N18
\Selector17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector17~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~26_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((ads_delay_counter(14) & !\state_ads.ADS_DELAY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~26_combout\,
	datab => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datac => ads_delay_counter(14),
	datad => \state_ads.ADS_DELAY~q\,
	combout => \Selector17~0_combout\);

-- Location: FF_X52_Y29_N19
\ads_delay_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector17~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(14));

-- Location: LCCOMB_X51_Y30_N30
\Add1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~28_combout\ = (ads_delay_counter(15) & (\Add1~27\ $ (GND))) # (!ads_delay_counter(15) & (!\Add1~27\ & VCC))
-- \Add1~29\ = CARRY((ads_delay_counter(15) & !\Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(15),
	datad => VCC,
	cin => \Add1~27\,
	combout => \Add1~28_combout\,
	cout => \Add1~29\);

-- Location: LCCOMB_X52_Y29_N28
\Selector16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector16~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~28_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY~q\,
	datab => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datac => ads_delay_counter(15),
	datad => \Add1~28_combout\,
	combout => \Selector16~0_combout\);

-- Location: FF_X52_Y29_N29
\ads_delay_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector16~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(15));

-- Location: LCCOMB_X51_Y29_N0
\Add1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~30_combout\ = (ads_delay_counter(16) & (!\Add1~29\)) # (!ads_delay_counter(16) & ((\Add1~29\) # (GND)))
-- \Add1~31\ = CARRY((!\Add1~29\) # (!ads_delay_counter(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(16),
	datad => VCC,
	cin => \Add1~29\,
	combout => \Add1~30_combout\,
	cout => \Add1~31\);

-- Location: LCCOMB_X52_Y29_N26
\Selector15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector15~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~30_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((ads_delay_counter(16) & !\state_ads.ADS_DELAY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~30_combout\,
	datab => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datac => ads_delay_counter(16),
	datad => \state_ads.ADS_DELAY~q\,
	combout => \Selector15~0_combout\);

-- Location: FF_X52_Y29_N27
\ads_delay_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector15~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(16));

-- Location: LCCOMB_X51_Y29_N2
\Add1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~32_combout\ = (ads_delay_counter(17) & (\Add1~31\ $ (GND))) # (!ads_delay_counter(17) & (!\Add1~31\ & VCC))
-- \Add1~33\ = CARRY((ads_delay_counter(17) & !\Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(17),
	datad => VCC,
	cin => \Add1~31\,
	combout => \Add1~32_combout\,
	cout => \Add1~33\);

-- Location: LCCOMB_X52_Y29_N12
\Selector14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector14~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~32_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY~q\,
	datab => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datac => ads_delay_counter(17),
	datad => \Add1~32_combout\,
	combout => \Selector14~0_combout\);

-- Location: FF_X52_Y29_N13
\ads_delay_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector14~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(17));

-- Location: LCCOMB_X51_Y29_N4
\Add1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~34_combout\ = (ads_delay_counter(18) & (!\Add1~33\)) # (!ads_delay_counter(18) & ((\Add1~33\) # (GND)))
-- \Add1~35\ = CARRY((!\Add1~33\) # (!ads_delay_counter(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(18),
	datad => VCC,
	cin => \Add1~33\,
	combout => \Add1~34_combout\,
	cout => \Add1~35\);

-- Location: LCCOMB_X52_Y29_N20
\Selector13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector13~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~34_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((ads_delay_counter(18) & !\state_ads.ADS_DELAY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \Add1~34_combout\,
	datac => ads_delay_counter(18),
	datad => \state_ads.ADS_DELAY~q\,
	combout => \Selector13~0_combout\);

-- Location: FF_X52_Y29_N21
\ads_delay_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector13~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(18));

-- Location: LCCOMB_X51_Y29_N6
\Add1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~36_combout\ = (ads_delay_counter(19) & (\Add1~35\ $ (GND))) # (!ads_delay_counter(19) & (!\Add1~35\ & VCC))
-- \Add1~37\ = CARRY((ads_delay_counter(19) & !\Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(19),
	datad => VCC,
	cin => \Add1~35\,
	combout => \Add1~36_combout\,
	cout => \Add1~37\);

-- Location: LCCOMB_X52_Y29_N6
\Selector12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector12~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~36_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY~q\,
	datab => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datac => ads_delay_counter(19),
	datad => \Add1~36_combout\,
	combout => \Selector12~0_combout\);

-- Location: FF_X52_Y29_N7
\ads_delay_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector12~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(19));

-- Location: LCCOMB_X51_Y29_N8
\Add1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~38_combout\ = (ads_delay_counter(20) & (!\Add1~37\)) # (!ads_delay_counter(20) & ((\Add1~37\) # (GND)))
-- \Add1~39\ = CARRY((!\Add1~37\) # (!ads_delay_counter(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(20),
	datad => VCC,
	cin => \Add1~37\,
	combout => \Add1~38_combout\,
	cout => \Add1~39\);

-- Location: LCCOMB_X51_Y28_N2
\Selector11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector11~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~38_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(20),
	datad => \Add1~38_combout\,
	combout => \Selector11~0_combout\);

-- Location: FF_X51_Y28_N3
\ads_delay_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector11~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(20));

-- Location: LCCOMB_X51_Y29_N10
\Add1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~40_combout\ = (ads_delay_counter(21) & (\Add1~39\ $ (GND))) # (!ads_delay_counter(21) & (!\Add1~39\ & VCC))
-- \Add1~41\ = CARRY((ads_delay_counter(21) & !\Add1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(21),
	datad => VCC,
	cin => \Add1~39\,
	combout => \Add1~40_combout\,
	cout => \Add1~41\);

-- Location: LCCOMB_X52_Y29_N2
\Selector10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector10~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~40_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY~q\,
	datab => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datac => ads_delay_counter(21),
	datad => \Add1~40_combout\,
	combout => \Selector10~0_combout\);

-- Location: FF_X52_Y29_N3
\ads_delay_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector10~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(21));

-- Location: LCCOMB_X51_Y29_N12
\Add1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~42_combout\ = (ads_delay_counter(22) & (!\Add1~41\)) # (!ads_delay_counter(22) & ((\Add1~41\) # (GND)))
-- \Add1~43\ = CARRY((!\Add1~41\) # (!ads_delay_counter(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(22),
	datad => VCC,
	cin => \Add1~41\,
	combout => \Add1~42_combout\,
	cout => \Add1~43\);

-- Location: LCCOMB_X52_Y29_N0
\Selector9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector9~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~42_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY~q\,
	datab => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datac => ads_delay_counter(22),
	datad => \Add1~42_combout\,
	combout => \Selector9~0_combout\);

-- Location: FF_X52_Y29_N1
\ads_delay_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector9~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(22));

-- Location: LCCOMB_X51_Y29_N14
\Add1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~44_combout\ = (ads_delay_counter(23) & (\Add1~43\ $ (GND))) # (!ads_delay_counter(23) & (!\Add1~43\ & VCC))
-- \Add1~45\ = CARRY((ads_delay_counter(23) & !\Add1~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(23),
	datad => VCC,
	cin => \Add1~43\,
	combout => \Add1~44_combout\,
	cout => \Add1~45\);

-- Location: LCCOMB_X50_Y29_N16
\Selector8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector8~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~44_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & ((ads_delay_counter(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY~q\,
	datab => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datac => \Add1~44_combout\,
	datad => ads_delay_counter(23),
	combout => \Selector8~0_combout\);

-- Location: FF_X51_Y29_N23
\ads_delay_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Selector8~0_combout\,
	sload => VCC,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(23));

-- Location: LCCOMB_X51_Y29_N16
\Add1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~46_combout\ = (ads_delay_counter(24) & (!\Add1~45\)) # (!ads_delay_counter(24) & ((\Add1~45\) # (GND)))
-- \Add1~47\ = CARRY((!\Add1~45\) # (!ads_delay_counter(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(24),
	datad => VCC,
	cin => \Add1~45\,
	combout => \Add1~46_combout\,
	cout => \Add1~47\);

-- Location: LCCOMB_X52_Y29_N10
\Selector7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector7~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~46_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((ads_delay_counter(24) & !\state_ads.ADS_DELAY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~46_combout\,
	datab => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datac => ads_delay_counter(24),
	datad => \state_ads.ADS_DELAY~q\,
	combout => \Selector7~0_combout\);

-- Location: FF_X52_Y29_N11
\ads_delay_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector7~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(24));

-- Location: LCCOMB_X51_Y29_N18
\Add1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~48_combout\ = (ads_delay_counter(25) & (\Add1~47\ $ (GND))) # (!ads_delay_counter(25) & (!\Add1~47\ & VCC))
-- \Add1~49\ = CARRY((ads_delay_counter(25) & !\Add1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(25),
	datad => VCC,
	cin => \Add1~47\,
	combout => \Add1~48_combout\,
	cout => \Add1~49\);

-- Location: LCCOMB_X51_Y28_N0
\Selector6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector6~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~48_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(25),
	datad => \Add1~48_combout\,
	combout => \Selector6~0_combout\);

-- Location: FF_X51_Y28_N1
\ads_delay_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector6~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(25));

-- Location: LCCOMB_X51_Y29_N20
\Add1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~50_combout\ = (ads_delay_counter(26) & (!\Add1~49\)) # (!ads_delay_counter(26) & ((\Add1~49\) # (GND)))
-- \Add1~51\ = CARRY((!\Add1~49\) # (!ads_delay_counter(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(26),
	datad => VCC,
	cin => \Add1~49\,
	combout => \Add1~50_combout\,
	cout => \Add1~51\);

-- Location: LCCOMB_X51_Y28_N6
\Selector5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector5~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~50_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(26),
	datad => \Add1~50_combout\,
	combout => \Selector5~0_combout\);

-- Location: FF_X51_Y28_N7
\ads_delay_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector5~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(26));

-- Location: LCCOMB_X51_Y29_N22
\Add1~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~52_combout\ = (ads_delay_counter(27) & (\Add1~51\ $ (GND))) # (!ads_delay_counter(27) & (!\Add1~51\ & VCC))
-- \Add1~53\ = CARRY((ads_delay_counter(27) & !\Add1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(27),
	datad => VCC,
	cin => \Add1~51\,
	combout => \Add1~52_combout\,
	cout => \Add1~53\);

-- Location: LCCOMB_X51_Y28_N18
\Selector4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector4~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~52_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(27),
	datad => \Add1~52_combout\,
	combout => \Selector4~0_combout\);

-- Location: FF_X51_Y28_N19
\ads_delay_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector4~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(27));

-- Location: LCCOMB_X51_Y29_N24
\Add1~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~54_combout\ = (ads_delay_counter(28) & (!\Add1~53\)) # (!ads_delay_counter(28) & ((\Add1~53\) # (GND)))
-- \Add1~55\ = CARRY((!\Add1~53\) # (!ads_delay_counter(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_delay_counter(28),
	datad => VCC,
	cin => \Add1~53\,
	combout => \Add1~54_combout\,
	cout => \Add1~55\);

-- Location: LCCOMB_X51_Y28_N12
\Selector3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector3~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~54_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((ads_delay_counter(28) & !\state_ads.ADS_DELAY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \Add1~54_combout\,
	datac => ads_delay_counter(28),
	datad => \state_ads.ADS_DELAY~q\,
	combout => \Selector3~0_combout\);

-- Location: FF_X51_Y28_N13
\ads_delay_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector3~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(28));

-- Location: LCCOMB_X51_Y29_N26
\Add1~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~56_combout\ = (ads_delay_counter(29) & (\Add1~55\ $ (GND))) # (!ads_delay_counter(29) & (!\Add1~55\ & VCC))
-- \Add1~57\ = CARRY((ads_delay_counter(29) & !\Add1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(29),
	datad => VCC,
	cin => \Add1~55\,
	combout => \Add1~56_combout\,
	cout => \Add1~57\);

-- Location: LCCOMB_X51_Y28_N10
\Selector2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector2~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((\Add1~56_combout\)))) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (!\state_ads.ADS_DELAY~q\ & (ads_delay_counter(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(29),
	datad => \Add1~56_combout\,
	combout => \Selector2~0_combout\);

-- Location: FF_X51_Y28_N11
\ads_delay_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector2~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(29));

-- Location: LCCOMB_X51_Y29_N28
\Add1~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~58_combout\ = (ads_delay_counter(30) & (!\Add1~57\)) # (!ads_delay_counter(30) & ((\Add1~57\) # (GND)))
-- \Add1~59\ = CARRY((!\Add1~57\) # (!ads_delay_counter(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(30),
	datad => VCC,
	cin => \Add1~57\,
	combout => \Add1~58_combout\,
	cout => \Add1~59\);

-- Location: LCCOMB_X51_Y28_N8
\Selector1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector1~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~58_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((!\state_ads.ADS_DELAY~q\ & ads_delay_counter(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~58_combout\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(30),
	datad => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	combout => \Selector1~0_combout\);

-- Location: FF_X51_Y28_N9
\ads_delay_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector1~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(30));

-- Location: LCCOMB_X51_Y29_N30
\Add1~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~60_combout\ = \Add1~59\ $ (!ads_delay_counter(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => ads_delay_counter(31),
	cin => \Add1~59\,
	combout => \Add1~60_combout\);

-- Location: LCCOMB_X51_Y28_N4
\Selector0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector0~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Add1~60_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((!\state_ads.ADS_DELAY~q\ & ads_delay_counter(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~60_combout\,
	datab => \state_ads.ADS_DELAY~q\,
	datac => ads_delay_counter(31),
	datad => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	combout => \Selector0~0_combout\);

-- Location: FF_X51_Y28_N5
\ads_delay_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector0~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_counter(31));

-- Location: LCCOMB_X51_Y28_N22
\Equal1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~10_combout\ = (!ads_delay_counter(31) & ((ads_delay_counter(27) & (ads_delay_count(15) & ads_delay_counter(25))) # (!ads_delay_counter(27) & (!ads_delay_count(15) & !ads_delay_counter(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(27),
	datab => ads_delay_counter(31),
	datac => ads_delay_count(15),
	datad => ads_delay_counter(25),
	combout => \Equal1~10_combout\);

-- Location: LCCOMB_X51_Y28_N24
\Equal1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~11_combout\ = (!ads_delay_counter(28) & (!ads_delay_counter(29) & (!ads_delay_counter(30) & !ads_delay_counter(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(28),
	datab => ads_delay_counter(29),
	datac => ads_delay_counter(30),
	datad => ads_delay_counter(26),
	combout => \Equal1~11_combout\);

-- Location: LCCOMB_X51_Y28_N26
\Equal1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~12_combout\ = (!ads_delay_counter(13) & (!ads_delay_counter(10) & (!ads_delay_counter(12) & !ads_delay_counter(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(13),
	datab => ads_delay_counter(10),
	datac => ads_delay_counter(12),
	datad => ads_delay_counter(20),
	combout => \Equal1~12_combout\);

-- Location: LCCOMB_X51_Y28_N30
\Equal1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~13_combout\ = (\Equal1~10_combout\ & (\Equal1~11_combout\ & (\Equal1~12_combout\ & !ads_delay_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~10_combout\,
	datab => \Equal1~11_combout\,
	datac => \Equal1~12_combout\,
	datad => ads_delay_counter(1),
	combout => \Equal1~13_combout\);

-- Location: IOIBUF_X36_Y0_N1
\GPIO[17]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(17),
	o => \GPIO[17]~input_o\);

-- Location: FF_X46_Y30_N13
ads_drdy : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GPIO[17]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_drdy~q\);

-- Location: LCCOMB_X46_Y30_N8
\Selector88~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector88~1_combout\ = (\Selector88~0_combout\) # ((\ads_drdy~q\ & ((\state_ads.ADS_DRDY_PRE~q\))) # (!\ads_drdy~q\ & (\state_ads.WAIT_FOR_DRDY~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.WAIT_FOR_DRDY~q\,
	datab => \ads_drdy~q\,
	datac => \Selector88~0_combout\,
	datad => \state_ads.ADS_DRDY_PRE~q\,
	combout => \Selector88~1_combout\);

-- Location: LCCOMB_X47_Y33_N10
\Selector167~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector167~0_combout\ = (\state_ads.ads_c6~q\) # ((\ads_return_wreg.ads_c7~q\ & !\WideOr14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_c6~q\,
	datac => \ads_return_wreg.ads_c7~q\,
	datad => \WideOr14~4_combout\,
	combout => \Selector167~0_combout\);

-- Location: FF_X47_Y33_N11
\ads_return_wreg.ads_c7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector167~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_wreg.ads_c7~q\);

-- Location: LCCOMB_X47_Y33_N16
\Selector64~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector64~0_combout\ = (\Selector88~1_combout\ & ((\state_ads.ads_c7~q\) # ((\state_ads.ADS_WREG_VERIFY_OK~q\ & \ads_return_wreg.ads_c7~q\)))) # (!\Selector88~1_combout\ & (\state_ads.ADS_WREG_VERIFY_OK~q\ & ((\ads_return_wreg.ads_c7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector88~1_combout\,
	datab => \state_ads.ADS_WREG_VERIFY_OK~q\,
	datac => \state_ads.ads_c7~q\,
	datad => \ads_return_wreg.ads_c7~q\,
	combout => \Selector64~0_combout\);

-- Location: FF_X47_Y33_N17
\state_ads.ads_c7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector64~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c7~q\);

-- Location: LCCOMB_X47_Y33_N28
\Selector168~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector168~0_combout\ = (\state_ads.ads_c7~q\) # ((\ads_return_wreg.ads_c10~q\ & !\WideOr14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state_ads.ads_c7~q\,
	datac => \ads_return_wreg.ads_c10~q\,
	datad => \WideOr14~4_combout\,
	combout => \Selector168~0_combout\);

-- Location: FF_X47_Y33_N29
\ads_return_wreg.ads_c10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector168~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_wreg.ads_c10~q\);

-- Location: LCCOMB_X47_Y33_N14
\Selector67~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector67~0_combout\ = (\Selector88~1_combout\ & ((\state_ads.ads_c10~q\) # ((\state_ads.ADS_WREG_VERIFY_OK~q\ & \ads_return_wreg.ads_c10~q\)))) # (!\Selector88~1_combout\ & (\state_ads.ADS_WREG_VERIFY_OK~q\ & ((\ads_return_wreg.ads_c10~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector88~1_combout\,
	datab => \state_ads.ADS_WREG_VERIFY_OK~q\,
	datac => \state_ads.ads_c10~q\,
	datad => \ads_return_wreg.ads_c10~q\,
	combout => \Selector67~0_combout\);

-- Location: FF_X47_Y33_N15
\state_ads.ads_c10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector67~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c10~q\);

-- Location: FF_X47_Y33_N23
\state_ads.ads_pch1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \state_ads.ads_c10~q\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_pch1~q\);

-- Location: LCCOMB_X47_Y30_N18
\Selector170~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector170~0_combout\ = (\state_ads.ads_pch1~q\) # ((\ads_return_wreg.ads_pch2~q\ & !\WideOr14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state_ads.ads_pch1~q\,
	datac => \ads_return_wreg.ads_pch2~q\,
	datad => \WideOr14~4_combout\,
	combout => \Selector170~0_combout\);

-- Location: FF_X47_Y30_N19
\ads_return_wreg.ads_pch2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector170~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_wreg.ads_pch2~q\);

-- Location: LCCOMB_X47_Y30_N4
\Selector88~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector88~2_combout\ = (\Selector88~1_combout\ & ((\state_ads.ads_pch2~q\) # ((\ads_return_wreg.ads_pch2~q\ & \state_ads.ADS_WREG_VERIFY_OK~q\)))) # (!\Selector88~1_combout\ & (\ads_return_wreg.ads_pch2~q\ & ((\state_ads.ADS_WREG_VERIFY_OK~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector88~1_combout\,
	datab => \ads_return_wreg.ads_pch2~q\,
	datac => \state_ads.ads_pch2~q\,
	datad => \state_ads.ADS_WREG_VERIFY_OK~q\,
	combout => \Selector88~2_combout\);

-- Location: FF_X47_Y30_N5
\state_ads.ads_pch2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector88~2_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_pch2~q\);

-- Location: LCCOMB_X47_Y30_N28
\Selector171~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector171~0_combout\ = (\state_ads.ads_pch2~q\) # ((\ads_return_wreg.ads_pch3~q\ & !\WideOr14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state_ads.ads_pch2~q\,
	datac => \ads_return_wreg.ads_pch3~q\,
	datad => \WideOr14~4_combout\,
	combout => \Selector171~0_combout\);

-- Location: FF_X47_Y30_N29
\ads_return_wreg.ads_pch3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector171~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_wreg.ads_pch3~q\);

-- Location: LCCOMB_X47_Y30_N6
\Selector89~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector89~0_combout\ = (\Selector88~1_combout\ & ((\state_ads.ads_pch3~q\) # ((\ads_return_wreg.ads_pch3~q\ & \state_ads.ADS_WREG_VERIFY_OK~q\)))) # (!\Selector88~1_combout\ & (\ads_return_wreg.ads_pch3~q\ & ((\state_ads.ADS_WREG_VERIFY_OK~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector88~1_combout\,
	datab => \ads_return_wreg.ads_pch3~q\,
	datac => \state_ads.ads_pch3~q\,
	datad => \state_ads.ADS_WREG_VERIFY_OK~q\,
	combout => \Selector89~0_combout\);

-- Location: FF_X47_Y30_N7
\state_ads.ads_pch3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector89~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_pch3~q\);

-- Location: LCCOMB_X47_Y33_N22
\WideOr14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr14~1_combout\ = (!\state_ads.ads_pch3~q\ & (!\state_ads.ads_pch1~q\ & !\state_ads.ads_pch2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state_ads.ads_pch3~q\,
	datac => \state_ads.ads_pch1~q\,
	datad => \state_ads.ads_pch2~q\,
	combout => \WideOr14~1_combout\);

-- Location: LCCOMB_X47_Y30_N16
\Selector172~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector172~0_combout\ = (\state_ads.ads_pch3~q\) # ((\ads_return_wreg.ads_pch4~q\ & !\WideOr14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_pch3~q\,
	datac => \ads_return_wreg.ads_pch4~q\,
	datad => \WideOr14~4_combout\,
	combout => \Selector172~0_combout\);

-- Location: FF_X47_Y30_N17
\ads_return_wreg.ads_pch4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector172~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_wreg.ads_pch4~q\);

-- Location: LCCOMB_X50_Y30_N4
\Selector90~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector90~0_combout\ = (\ads_return_wreg.ads_pch4~q\ & ((\state_ads.ADS_WREG_VERIFY_OK~q\) # ((\Selector88~1_combout\ & \state_ads.ads_pch4~q\)))) # (!\ads_return_wreg.ads_pch4~q\ & (\Selector88~1_combout\ & (\state_ads.ads_pch4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ads_return_wreg.ads_pch4~q\,
	datab => \Selector88~1_combout\,
	datac => \state_ads.ads_pch4~q\,
	datad => \state_ads.ADS_WREG_VERIFY_OK~q\,
	combout => \Selector90~0_combout\);

-- Location: FF_X50_Y30_N5
\state_ads.ads_pch4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector90~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_pch4~q\);

-- Location: LCCOMB_X50_Y30_N10
\Selector173~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector173~0_combout\ = (\state_ads.ads_pch4~q\) # ((\ads_return_wreg.ads_pch5~q\ & !\WideOr14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state_ads.ads_pch4~q\,
	datac => \ads_return_wreg.ads_pch5~q\,
	datad => \WideOr14~4_combout\,
	combout => \Selector173~0_combout\);

-- Location: FF_X50_Y30_N11
\ads_return_wreg.ads_pch5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector173~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_wreg.ads_pch5~q\);

-- Location: LCCOMB_X50_Y30_N6
\Selector91~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector91~0_combout\ = (\state_ads.ADS_WREG_VERIFY_OK~q\ & ((\ads_return_wreg.ads_pch5~q\) # ((\Selector88~1_combout\ & \state_ads.ads_pch5~q\)))) # (!\state_ads.ADS_WREG_VERIFY_OK~q\ & (\Selector88~1_combout\ & (\state_ads.ads_pch5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_VERIFY_OK~q\,
	datab => \Selector88~1_combout\,
	datac => \state_ads.ads_pch5~q\,
	datad => \ads_return_wreg.ads_pch5~q\,
	combout => \Selector91~0_combout\);

-- Location: FF_X50_Y30_N7
\state_ads.ads_pch5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector91~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_pch5~q\);

-- Location: LCCOMB_X50_Y30_N28
\Selector174~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector174~0_combout\ = (\state_ads.ads_pch5~q\) # ((!\WideOr14~4_combout\ & \ads_return_wreg.ads_pch6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr14~4_combout\,
	datac => \ads_return_wreg.ads_pch6~q\,
	datad => \state_ads.ads_pch5~q\,
	combout => \Selector174~0_combout\);

-- Location: FF_X50_Y30_N29
\ads_return_wreg.ads_pch6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector174~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_wreg.ads_pch6~q\);

-- Location: LCCOMB_X50_Y30_N16
\Selector92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector92~0_combout\ = (\state_ads.ADS_WREG_VERIFY_OK~q\ & ((\ads_return_wreg.ads_pch6~q\) # ((\Selector88~1_combout\ & \state_ads.ads_pch6~q\)))) # (!\state_ads.ADS_WREG_VERIFY_OK~q\ & (\Selector88~1_combout\ & (\state_ads.ads_pch6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_VERIFY_OK~q\,
	datab => \Selector88~1_combout\,
	datac => \state_ads.ads_pch6~q\,
	datad => \ads_return_wreg.ads_pch6~q\,
	combout => \Selector92~0_combout\);

-- Location: FF_X50_Y30_N17
\state_ads.ads_pch6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector92~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_pch6~q\);

-- Location: LCCOMB_X50_Y30_N30
\Selector175~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector175~0_combout\ = (\state_ads.ads_pch6~q\) # ((!\WideOr14~4_combout\ & \ads_return_wreg.ads_pch7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr14~4_combout\,
	datac => \ads_return_wreg.ads_pch7~q\,
	datad => \state_ads.ads_pch6~q\,
	combout => \Selector175~0_combout\);

-- Location: FF_X50_Y30_N31
\ads_return_wreg.ads_pch7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector175~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_wreg.ads_pch7~q\);

-- Location: LCCOMB_X50_Y30_N26
\Selector93~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector93~0_combout\ = (\ads_return_wreg.ads_pch7~q\ & ((\state_ads.ADS_WREG_VERIFY_OK~q\) # ((\Selector88~1_combout\ & \state_ads.ads_pch7~q\)))) # (!\ads_return_wreg.ads_pch7~q\ & (\Selector88~1_combout\ & (\state_ads.ads_pch7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ads_return_wreg.ads_pch7~q\,
	datab => \Selector88~1_combout\,
	datac => \state_ads.ads_pch7~q\,
	datad => \state_ads.ADS_WREG_VERIFY_OK~q\,
	combout => \Selector93~0_combout\);

-- Location: FF_X50_Y30_N27
\state_ads.ads_pch7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector93~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_pch7~q\);

-- Location: LCCOMB_X50_Y30_N12
\WideOr14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr14~0_combout\ = (!\state_ads.ads_pch7~q\ & (!\state_ads.ads_pch6~q\ & (!\state_ads.ads_pch4~q\ & !\state_ads.ads_pch5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_pch7~q\,
	datab => \state_ads.ads_pch6~q\,
	datac => \state_ads.ads_pch4~q\,
	datad => \state_ads.ads_pch5~q\,
	combout => \WideOr14~0_combout\);

-- Location: LCCOMB_X50_Y30_N24
\Selector176~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector176~0_combout\ = (\state_ads.ads_pch7~q\) # ((\ads_return_wreg.ads_pch8~q\ & !\WideOr14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_pch7~q\,
	datac => \ads_return_wreg.ads_pch8~q\,
	datad => \WideOr14~4_combout\,
	combout => \Selector176~0_combout\);

-- Location: FF_X50_Y30_N25
\ads_return_wreg.ads_pch8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector176~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_wreg.ads_pch8~q\);

-- Location: LCCOMB_X50_Y30_N2
\Selector94~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector94~0_combout\ = (\state_ads.ADS_WREG_VERIFY_OK~q\ & ((\ads_return_wreg.ads_pch8~q\) # ((\Selector88~1_combout\ & \state_ads.ads_pch8~q\)))) # (!\state_ads.ADS_WREG_VERIFY_OK~q\ & (\Selector88~1_combout\ & (\state_ads.ads_pch8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_VERIFY_OK~q\,
	datab => \Selector88~1_combout\,
	datac => \state_ads.ads_pch8~q\,
	datad => \ads_return_wreg.ads_pch8~q\,
	combout => \Selector94~0_combout\);

-- Location: FF_X50_Y30_N3
\state_ads.ads_pch8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector94~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_pch8~q\);

-- Location: LCCOMB_X49_Y34_N30
WideOr66 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr66~combout\ = ((\state_ads.ads_pch8~q\) # (!\WideOr14~0_combout\)) # (!\WideOr14~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr14~1_combout\,
	datab => \WideOr14~0_combout\,
	datad => \state_ads.ads_pch8~q\,
	combout => \WideOr66~combout\);

-- Location: IOIBUF_X54_Y54_N15
\SW[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X49_Y54_N1
\SW[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X54_Y54_N22
\SW[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X49_Y34_N6
\Selector158~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector158~0_combout\ = ((\SW[6]~input_o\ & ((!\SW[4]~input_o\) # (!\SW[5]~input_o\)))) # (!\WideOr66~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr66~combout\,
	datab => \SW[6]~input_o\,
	datac => \SW[5]~input_o\,
	datad => \SW[4]~input_o\,
	combout => \Selector158~0_combout\);

-- Location: LCCOMB_X49_Y34_N2
\Selector158~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector158~1_combout\ = (!\state_ads.ads_c7~q\ & (\Selector158~0_combout\ & ((\WideOr14~4_combout\) # (ads_wreg_val(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_c7~q\,
	datab => \WideOr14~4_combout\,
	datac => ads_wreg_val(6),
	datad => \Selector158~0_combout\,
	combout => \Selector158~1_combout\);

-- Location: FF_X49_Y34_N3
\ads_wreg_val[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector158~1_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_wreg_val(6));

-- Location: LCCOMB_X40_Y19_N30
\txpc|spipc|clk_cnt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|clk_cnt~1_combout\ = (!\txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[0]~q\ & !\txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[0]~q\,
	datad => \txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[1]~q\,
	combout => \txpc|spipc|clk_cnt~1_combout\);

-- Location: FF_X40_Y19_N31
\txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|clk_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[0]~q\);

-- Location: LCCOMB_X40_Y19_N12
\txpc|spipc|clk_cnt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|clk_cnt~0_combout\ = (\txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[0]~q\ & !\txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[0]~q\,
	datac => \txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[1]~q\,
	combout => \txpc|spipc|clk_cnt~0_combout\);

-- Location: FF_X40_Y19_N13
\txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|clk_cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[1]~q\);

-- Location: LCCOMB_X40_Y19_N10
\txpc|spipc|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Equal0~0_combout\ = (\txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[0]~q\) # (!\txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[1]~q\,
	datac => \txpc|spipc|spi_2x_ce_gen_proc:clk_cnt[0]~q\,
	combout => \txpc|spipc|Equal0~0_combout\);

-- Location: FF_X40_Y19_N11
\txpc|spipc|spi_2x_ce\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|spi_2x_ce~q\);

-- Location: LCCOMB_X40_Y19_N20
\txpc|spipc|core_n_clk~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|core_n_clk~0_combout\ = \txpc|spipc|core_n_clk~q\ $ (!\txpc|spipc|spi_2x_ce~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|spipc|core_n_clk~q\,
	datad => \txpc|spipc|spi_2x_ce~q\,
	combout => \txpc|spipc|core_n_clk~0_combout\);

-- Location: FF_X40_Y19_N21
\txpc|spipc|core_n_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|core_n_clk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|core_n_clk~q\);

-- Location: LCCOMB_X40_Y19_N2
\txpc|spipc|core_ce~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|core_ce~0_combout\ = (!\txpc|spipc|spi_2x_ce~q\ & !\txpc|spipc|core_n_clk~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|spi_2x_ce~q\,
	datad => \txpc|spipc|core_n_clk~q\,
	combout => \txpc|spipc|core_ce~0_combout\);

-- Location: FF_X40_Y19_N3
\txpc|spipc|core_ce\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|core_ce~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|core_ce~q\);

-- Location: LCCOMB_X42_Y23_N6
\spi1|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Equal1~0_combout\ = (!\spi1|state_reg\(1) & (\spi1|state_reg\(0) & (\spi1|state_reg\(3) & !\spi1|state_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|state_reg\(1),
	datab => \spi1|state_reg\(0),
	datac => \spi1|state_reg\(3),
	datad => \spi1|state_reg\(2),
	combout => \spi1|Equal1~0_combout\);

-- Location: LCCOMB_X43_Y21_N2
\spi1|state_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|state_reg~2_combout\ = (\txpc|spipc|core_ce~q\ & ((\spi1|Equal1~0_combout\) # ((\spi1|Selector2~0_combout\)))) # (!\txpc|spipc|core_ce~q\ & (((\spi1|state_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|core_ce~q\,
	datab => \spi1|Equal1~0_combout\,
	datac => \spi1|state_reg\(3),
	datad => \spi1|Selector2~0_combout\,
	combout => \spi1|state_reg~2_combout\);

-- Location: FF_X43_Y21_N3
\spi1|state_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|state_reg~2_combout\,
	sclr => \master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|state_reg\(3));

-- Location: LCCOMB_X42_Y23_N28
\spi1|Selector2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector2~0_combout\ = (!\spi1|state_reg\(1) & (\spi1|wren~q\ & (!\spi1|state_reg\(3) & !\spi1|state_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|state_reg\(1),
	datab => \spi1|wren~q\,
	datac => \spi1|state_reg\(3),
	datad => \spi1|state_reg\(2),
	combout => \spi1|Selector2~0_combout\);

-- Location: FF_X42_Y23_N29
\spi1|wr_ack_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|Selector2~0_combout\,
	ena => \txpc|spipc|core_ce~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|wr_ack_reg~q\);

-- Location: LCCOMB_X49_Y27_N6
\Selector103~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector103~0_combout\ = (\ads_spi_tx_en~q\ & (!\state_ads.ADS_TRANSMIT_CLRFLAG~q\ & !\state_ads.ADS_READ_CLRFLAG~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ads_spi_tx_en~q\,
	datab => \state_ads.ADS_TRANSMIT_CLRFLAG~q\,
	datac => \state_ads.ADS_READ_CLRFLAG~q\,
	combout => \Selector103~0_combout\);

-- Location: LCCOMB_X49_Y27_N30
\Selector103~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector103~1_combout\ = (\Selector103~0_combout\) # ((\state_ads.ADS_TRANSMIT_START~q\) # (\state_ads.ADS_READ_START~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector103~0_combout\,
	datab => \state_ads.ADS_TRANSMIT_START~q\,
	datac => \state_ads.ADS_READ_START~q\,
	combout => \Selector103~1_combout\);

-- Location: FF_X49_Y27_N31
ads_spi_tx_en : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector103~1_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_spi_tx_en~q\);

-- Location: LCCOMB_X47_Y20_N16
\spi1|wren~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|wren~0_combout\ = (\ads_spi_tx_en~q\) # ((!\spi1|wr_ack_reg~q\ & \spi1|wren~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi1|wr_ack_reg~q\,
	datac => \spi1|wren~q\,
	datad => \ads_spi_tx_en~q\,
	combout => \spi1|wren~0_combout\);

-- Location: FF_X47_Y20_N17
\spi1|wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|wren~q\);

-- Location: LCCOMB_X42_Y23_N10
\spi1|state_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|state_reg~0_combout\ = (\spi1|state_reg\(1) & (((!\spi1|state_reg\(3))))) # (!\spi1|state_reg\(1) & ((\spi1|state_reg\(3) & ((!\spi1|state_reg\(2)))) # (!\spi1|state_reg\(3) & ((\spi1|wren~q\) # (\spi1|state_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|state_reg\(1),
	datab => \spi1|wren~q\,
	datac => \spi1|state_reg\(3),
	datad => \spi1|state_reg\(2),
	combout => \spi1|state_reg~0_combout\);

-- Location: LCCOMB_X43_Y21_N0
\spi1|state_reg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|state_reg~1_combout\ = (\txpc|spipc|core_ce~q\ & (!\spi1|state_reg\(0) & \spi1|state_reg~0_combout\)) # (!\txpc|spipc|core_ce~q\ & (\spi1|state_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|core_ce~q\,
	datac => \spi1|state_reg\(0),
	datad => \spi1|state_reg~0_combout\,
	combout => \spi1|state_reg~1_combout\);

-- Location: FF_X43_Y21_N1
\spi1|state_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|state_reg~1_combout\,
	sclr => \master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|state_reg\(0));

-- Location: LCCOMB_X43_Y21_N6
\spi1|Selector3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector3~0_combout\ = (\spi1|state_reg\(2) & (!\spi1|state_reg\(3) & ((\spi1|state_reg\(1)) # (\spi1|state_reg\(0))))) # (!\spi1|state_reg\(2) & (!\spi1|state_reg\(1) & (!\spi1|state_reg\(0) & \spi1|state_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|state_reg\(1),
	datab => \spi1|state_reg\(0),
	datac => \spi1|state_reg\(2),
	datad => \spi1|state_reg\(3),
	combout => \spi1|Selector3~0_combout\);

-- Location: LCCOMB_X43_Y21_N8
\spi1|state_reg[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|state_reg[2]~3_combout\ = (\master_reset~q\) # (\txpc|spipc|core_ce~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \master_reset~q\,
	datac => \txpc|spipc|core_ce~q\,
	combout => \spi1|state_reg[2]~3_combout\);

-- Location: FF_X43_Y21_N7
\spi1|state_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|Selector3~0_combout\,
	sclr => \master_reset~q\,
	ena => \spi1|state_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|state_reg\(2));

-- Location: LCCOMB_X43_Y21_N12
\spi1|Selector4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector4~0_combout\ = (\spi1|state_reg\(0) & (((\spi1|state_reg\(1) & !\spi1|state_reg\(3))))) # (!\spi1|state_reg\(0) & (!\spi1|state_reg\(1) & (\spi1|state_reg\(2) $ (\spi1|state_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|state_reg\(2),
	datab => \spi1|state_reg\(0),
	datac => \spi1|state_reg\(1),
	datad => \spi1|state_reg\(3),
	combout => \spi1|Selector4~0_combout\);

-- Location: FF_X43_Y21_N13
\spi1|state_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|Selector4~0_combout\,
	sclr => \master_reset~q\,
	ena => \spi1|state_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|state_reg\(1));

-- Location: LCCOMB_X42_Y23_N20
\spi1|WideOr1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|WideOr1~0_combout\ = (\spi1|state_reg\(1) & (((!\spi1|state_reg\(3))))) # (!\spi1|state_reg\(1) & ((\spi1|state_reg\(3) & (!\spi1|state_reg\(0) & !\spi1|state_reg\(2))) # (!\spi1|state_reg\(3) & ((\spi1|state_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|state_reg\(1),
	datab => \spi1|state_reg\(0),
	datac => \spi1|state_reg\(3),
	datad => \spi1|state_reg\(2),
	combout => \spi1|WideOr1~0_combout\);

-- Location: LCCOMB_X47_Y31_N20
\Selector138~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector138~0_combout\ = (\state_ads.ADS_WREG_START~q\) # ((\Selector131~2_combout\ & \ads_return_transmit.ADS_WREG_NREG~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datab => \Selector131~2_combout\,
	datac => \ads_return_transmit.ADS_WREG_NREG~q\,
	combout => \Selector138~0_combout\);

-- Location: FF_X47_Y31_N21
\ads_return_transmit.ADS_WREG_NREG\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector138~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.ADS_WREG_NREG~q\);

-- Location: LCCOMB_X47_Y31_N10
\Selector42~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector42~0_combout\ = (\state_ads.ADS_TRANSMIT_END~q\ & ((\ads_return_transmit.ADS_WREG_NREG~q\) # ((\Selector88~1_combout\ & \state_ads.ADS_WREG_NREG~q\)))) # (!\state_ads.ADS_TRANSMIT_END~q\ & (\Selector88~1_combout\ & (\state_ads.ADS_WREG_NREG~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_TRANSMIT_END~q\,
	datab => \Selector88~1_combout\,
	datac => \state_ads.ADS_WREG_NREG~q\,
	datad => \ads_return_transmit.ADS_WREG_NREG~q\,
	combout => \Selector42~0_combout\);

-- Location: FF_X47_Y31_N11
\state_ads.ADS_WREG_NREG\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector42~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_WREG_NREG~q\);

-- Location: LCCOMB_X47_Y31_N28
\Selector139~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector139~0_combout\ = (\state_ads.ADS_WREG_NREG~q\) # ((!\state_ads.ADS_WREG_START~q\ & (\Selector131~2_combout\ & \ads_return_transmit.ADS_WREG_WRITEVAL~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datab => \Selector131~2_combout\,
	datac => \ads_return_transmit.ADS_WREG_WRITEVAL~q\,
	datad => \state_ads.ADS_WREG_NREG~q\,
	combout => \Selector139~0_combout\);

-- Location: FF_X47_Y31_N29
\ads_return_transmit.ADS_WREG_WRITEVAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector139~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.ADS_WREG_WRITEVAL~q\);

-- Location: LCCOMB_X47_Y31_N24
\Selector43~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector43~0_combout\ = (\state_ads.ADS_TRANSMIT_END~q\ & ((\ads_return_transmit.ADS_WREG_WRITEVAL~q\) # ((\Selector88~1_combout\ & \state_ads.ADS_WREG_WRITEVAL~q\)))) # (!\state_ads.ADS_TRANSMIT_END~q\ & (\Selector88~1_combout\ & 
-- (\state_ads.ADS_WREG_WRITEVAL~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_TRANSMIT_END~q\,
	datab => \Selector88~1_combout\,
	datac => \state_ads.ADS_WREG_WRITEVAL~q\,
	datad => \ads_return_transmit.ADS_WREG_WRITEVAL~q\,
	combout => \Selector43~0_combout\);

-- Location: FF_X47_Y31_N25
\state_ads.ADS_WREG_WRITEVAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector43~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_WREG_WRITEVAL~q\);

-- Location: LCCOMB_X50_Y28_N16
\Selector140~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector140~0_combout\ = (\state_ads.ADS_WREG_WRITEVAL~q\) # ((!\state_ads.ADS_WREG_START~q\ & (\Selector131~2_combout\ & \ads_return_transmit.ADS_WREG_VERIFY_START~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datab => \Selector131~2_combout\,
	datac => \ads_return_transmit.ADS_WREG_VERIFY_START~q\,
	datad => \state_ads.ADS_WREG_WRITEVAL~q\,
	combout => \Selector140~0_combout\);

-- Location: FF_X50_Y28_N17
\ads_return_transmit.ADS_WREG_VERIFY_START\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector140~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.ADS_WREG_VERIFY_START~q\);

-- Location: LCCOMB_X50_Y28_N2
\Selector44~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector44~0_combout\ = (\Selector88~1_combout\ & ((\state_ads.ADS_WREG_VERIFY_START~q\) # ((\state_ads.ADS_TRANSMIT_END~q\ & \ads_return_transmit.ADS_WREG_VERIFY_START~q\)))) # (!\Selector88~1_combout\ & (\state_ads.ADS_TRANSMIT_END~q\ & 
-- ((\ads_return_transmit.ADS_WREG_VERIFY_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector88~1_combout\,
	datab => \state_ads.ADS_TRANSMIT_END~q\,
	datac => \state_ads.ADS_WREG_VERIFY_START~q\,
	datad => \ads_return_transmit.ADS_WREG_VERIFY_START~q\,
	combout => \Selector44~0_combout\);

-- Location: FF_X50_Y28_N3
\state_ads.ADS_WREG_VERIFY_START\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector44~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_WREG_VERIFY_START~q\);

-- Location: LCCOMB_X47_Y31_N26
\Selector146~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector146~0_combout\ = (\state_ads.ads_c23~q\) # ((!\state_ads.ADS_WREG_START~q\ & (\Selector131~2_combout\ & \ads_return_transmit.ads_c4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datab => \Selector131~2_combout\,
	datac => \ads_return_transmit.ads_c4~q\,
	datad => \state_ads.ads_c23~q\,
	combout => \Selector146~0_combout\);

-- Location: FF_X47_Y31_N27
\ads_return_transmit.ads_c4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector146~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.ads_c4~q\);

-- Location: LCCOMB_X47_Y31_N0
\Selector61~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector61~0_combout\ = (\state_ads.ADS_TRANSMIT_END~q\ & ((\ads_return_transmit.ads_c4~q\) # ((\Selector88~1_combout\ & \state_ads.ads_c4~q\)))) # (!\state_ads.ADS_TRANSMIT_END~q\ & (\Selector88~1_combout\ & (\state_ads.ads_c4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_TRANSMIT_END~q\,
	datab => \Selector88~1_combout\,
	datac => \state_ads.ads_c4~q\,
	datad => \ads_return_transmit.ads_c4~q\,
	combout => \Selector61~0_combout\);

-- Location: FF_X47_Y31_N1
\state_ads.ads_c4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector61~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c4~q\);

-- Location: LCCOMB_X47_Y33_N24
\Selector165~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector165~0_combout\ = (\state_ads.ads_c4~q\) # ((\ads_return_wreg.ads_c5~q\ & !\WideOr14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state_ads.ads_c4~q\,
	datac => \ads_return_wreg.ads_c5~q\,
	datad => \WideOr14~4_combout\,
	combout => \Selector165~0_combout\);

-- Location: FF_X47_Y33_N25
\ads_return_wreg.ads_c5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector165~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_wreg.ads_c5~q\);

-- Location: LCCOMB_X47_Y33_N0
\Selector62~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector62~0_combout\ = (\Selector88~1_combout\ & ((\state_ads.ads_c5~q\) # ((\state_ads.ADS_WREG_VERIFY_OK~q\ & \ads_return_wreg.ads_c5~q\)))) # (!\Selector88~1_combout\ & (\state_ads.ADS_WREG_VERIFY_OK~q\ & ((\ads_return_wreg.ads_c5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector88~1_combout\,
	datab => \state_ads.ADS_WREG_VERIFY_OK~q\,
	datac => \state_ads.ads_c5~q\,
	datad => \ads_return_wreg.ads_c5~q\,
	combout => \Selector62~0_combout\);

-- Location: FF_X47_Y33_N1
\state_ads.ads_c5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector62~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c5~q\);

-- Location: LCCOMB_X49_Y34_N20
\Selector159~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector159~0_combout\ = (\WideOr66~combout\ & (\SW[5]~input_o\ & !\SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr66~combout\,
	datac => \SW[5]~input_o\,
	datad => \SW[4]~input_o\,
	combout => \Selector159~0_combout\);

-- Location: LCCOMB_X49_Y34_N0
\Selector159~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector159~1_combout\ = (\state_ads.ads_c5~q\) # ((\Selector159~0_combout\) # ((!\WideOr14~4_combout\ & ads_wreg_val(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_c5~q\,
	datab => \WideOr14~4_combout\,
	datac => ads_wreg_val(5),
	datad => \Selector159~0_combout\,
	combout => \Selector159~1_combout\);

-- Location: FF_X49_Y34_N1
\ads_wreg_val[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector159~1_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_wreg_val(5));

-- Location: LCCOMB_X49_Y32_N18
\Selector132~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector132~0_combout\ = (\state_ads.ADS_WREG_WRITEVAL~q\ & ((ads_wreg_val(5)))) # (!\state_ads.ADS_WREG_WRITEVAL~q\ & (\state_ads.ADS_WREG_VERIFY_START~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_VERIFY_START~q\,
	datab => \state_ads.ADS_WREG_WRITEVAL~q\,
	datac => ads_wreg_val(5),
	combout => \Selector132~0_combout\);

-- Location: LCCOMB_X49_Y32_N12
\ads_return_transmit.ads_pch8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ads_return_transmit.ads_pch8~2_combout\ = (!\master_reset~q\ & (\KEY[0]~input_o\ & ((\state_ads.ADS_WREG_START~q\) # (!\Selector131~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \master_reset~q\,
	datab => \Selector131~2_combout\,
	datac => \KEY[0]~input_o\,
	datad => \state_ads.ADS_WREG_START~q\,
	combout => \ads_return_transmit.ads_pch8~2_combout\);

-- Location: FF_X49_Y32_N19
\ads_byte_to_send[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector132~0_combout\,
	ena => \ads_return_transmit.ads_pch8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_to_send(5));

-- Location: LCCOMB_X49_Y30_N30
\Selector97~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector97~0_combout\ = (\state_ads.ADS_TRANSMIT_START~q\ & (ads_byte_to_send(5))) # (!\state_ads.ADS_TRANSMIT_START~q\ & (((data_spi_tx(5) & !\state_ads.ADS_READ_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_to_send(5),
	datab => \state_ads.ADS_TRANSMIT_START~q\,
	datac => data_spi_tx(5),
	datad => \state_ads.ADS_READ_START~q\,
	combout => \Selector97~0_combout\);

-- Location: FF_X49_Y30_N31
\data_spi_tx[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector97~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_spi_tx(5));

-- Location: FF_X49_Y30_N19
\spi1|di_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => data_spi_tx(5),
	sload => VCC,
	ena => \ads_spi_tx_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|di_reg\(5));

-- Location: IOIBUF_X56_Y54_N1
\SW[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X69_Y54_N1
\SW[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LCCOMB_X49_Y34_N4
\Selector162~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector162~0_combout\ = (\state_ads.ads_c6~q\) # ((\state_ads.ads_c4~q\ & ((\SW[9]~input_o\) # (!\SW[8]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datab => \state_ads.ads_c6~q\,
	datac => \state_ads.ads_c4~q\,
	datad => \SW[9]~input_o\,
	combout => \Selector162~0_combout\);

-- Location: IOIBUF_X51_Y54_N1
\SW[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X54_Y54_N29
\SW[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X49_Y34_N22
\Selector162~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector162~1_combout\ = (\Selector162~0_combout\) # ((\WideOr66~combout\ & (!\SW[2]~input_o\ & \SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr66~combout\,
	datab => \Selector162~0_combout\,
	datac => \SW[2]~input_o\,
	datad => \SW[3]~input_o\,
	combout => \Selector162~1_combout\);

-- Location: LCCOMB_X49_Y34_N28
\Selector162~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector162~2_combout\ = (\Selector162~1_combout\) # ((!\WideOr14~4_combout\ & ads_wreg_val(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector162~1_combout\,
	datab => \WideOr14~4_combout\,
	datac => ads_wreg_val(2),
	combout => \Selector162~2_combout\);

-- Location: FF_X49_Y34_N29
\ads_wreg_val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector162~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_wreg_val(2));

-- Location: LCCOMB_X49_Y27_N28
\Selector135~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector135~0_combout\ = (ads_wreg_val(2) & \state_ads.ADS_WREG_WRITEVAL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ads_wreg_val(2),
	datad => \state_ads.ADS_WREG_WRITEVAL~q\,
	combout => \Selector135~0_combout\);

-- Location: LCCOMB_X47_Y33_N18
\WideOr14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr14~2_combout\ = (!\state_ads.ads_pch2~q\ & (!\state_ads.ads_pch3~q\ & (!\state_ads.ads_pch1~q\ & !\state_ads.ads_c7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_pch2~q\,
	datab => \state_ads.ads_pch3~q\,
	datac => \state_ads.ads_pch1~q\,
	datad => \state_ads.ads_c7~q\,
	combout => \WideOr14~2_combout\);

-- Location: LCCOMB_X50_Y30_N18
\Selector154~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector154~0_combout\ = ((\state_ads.ads_pch8~q\) # ((ads_wreg_reg(2) & !\WideOr14~4_combout\))) # (!\WideOr14~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr14~2_combout\,
	datab => \state_ads.ads_pch8~q\,
	datac => ads_wreg_reg(2),
	datad => \WideOr14~4_combout\,
	combout => \Selector154~0_combout\);

-- Location: FF_X50_Y30_N19
\ads_wreg_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector154~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_wreg_reg(2));

-- Location: LCCOMB_X47_Y30_N30
\ads_return_transmit.ads_off~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ads_return_transmit.ads_off~0_combout\ = (\ads_return_transmit.ads_off~q\) # ((!\fsm_ads_init~0_combout\ & ((\state_ads.ADS_WREG_START~q\) # (!\Selector131~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_ads_init~0_combout\,
	datab => \state_ads.ADS_WREG_START~q\,
	datac => \ads_return_transmit.ads_off~q\,
	datad => \Selector131~2_combout\,
	combout => \ads_return_transmit.ads_off~0_combout\);

-- Location: FF_X47_Y30_N31
\ads_return_transmit.ads_off\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ads_return_transmit.ads_off~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.ads_off~q\);

-- Location: LCCOMB_X47_Y30_N26
\ads_return_wreg.ads_off~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ads_return_wreg.ads_off~2_combout\ = (\ads_return_wreg.ads_off~q\) # ((!\master_reset~q\ & (\KEY[0]~input_o\ & \WideOr14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \master_reset~q\,
	datab => \KEY[0]~input_o\,
	datac => \ads_return_wreg.ads_off~q\,
	datad => \WideOr14~4_combout\,
	combout => \ads_return_wreg.ads_off~2_combout\);

-- Location: FF_X47_Y30_N27
\ads_return_wreg.ads_off\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ads_return_wreg.ads_off~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_wreg.ads_off~q\);

-- Location: LCCOMB_X47_Y29_N0
\ads_return_read.ads_off~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ads_return_read.ads_off~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ads_return_read.ads_off~feeder_combout\);

-- Location: LCCOMB_X47_Y29_N10
\ads_return_read.ads_pch8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ads_return_read.ads_pch8~0_combout\ = (!\master_reset~q\ & (\KEY[0]~input_o\ & \state_ads.READING_BYTES~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \master_reset~q\,
	datac => \KEY[0]~input_o\,
	datad => \state_ads.READING_BYTES~q\,
	combout => \ads_return_read.ads_pch8~0_combout\);

-- Location: FF_X47_Y29_N1
\ads_return_read.ads_off\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ads_return_read.ads_off~feeder_combout\,
	ena => \ads_return_read.ads_pch8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_read.ads_off~q\);

-- Location: LCCOMB_X50_Y28_N14
\Selector149~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector149~0_combout\ = (\state_ads.ads_c20~q\) # ((!\state_ads.ADS_WREG_START~q\ & (\ads_return_transmit.ads_c21~q\ & \Selector131~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datab => \state_ads.ads_c20~q\,
	datac => \ads_return_transmit.ads_c21~q\,
	datad => \Selector131~2_combout\,
	combout => \Selector149~0_combout\);

-- Location: FF_X50_Y28_N15
\ads_return_transmit.ads_c21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector149~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.ads_c21~q\);

-- Location: LCCOMB_X50_Y28_N24
\Selector78~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector78~0_combout\ = (\Selector88~1_combout\ & ((\state_ads.ads_c21~q\) # ((\ads_return_transmit.ads_c21~q\ & \state_ads.ADS_TRANSMIT_END~q\)))) # (!\Selector88~1_combout\ & (\ads_return_transmit.ads_c21~q\ & ((\state_ads.ADS_TRANSMIT_END~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector88~1_combout\,
	datab => \ads_return_transmit.ads_c21~q\,
	datac => \state_ads.ads_c21~q\,
	datad => \state_ads.ADS_TRANSMIT_END~q\,
	combout => \Selector78~0_combout\);

-- Location: FF_X50_Y28_N25
\state_ads.ads_c21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector78~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c21~q\);

-- Location: LCCOMB_X49_Y28_N4
\WideOr4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr4~0_combout\ = (!\state_ads.ads_c1~q\ & (\state_ads.ads_off~q\ & !\state_ads.ads_c21~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state_ads.ads_c1~q\,
	datac => \state_ads.ads_off~q\,
	datad => \state_ads.ads_c21~q\,
	combout => \WideOr4~0_combout\);

-- Location: LCCOMB_X49_Y27_N10
\Selector105~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector105~0_combout\ = (\state_ads.ADS_READ_CLRFLAG~q\) # ((!\state_ads.ADS_TRANSMIT_CLRFLAG~q\ & (\ads_return_delay.ADS_READ_END~q\ & \WideOr4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_TRANSMIT_CLRFLAG~q\,
	datab => \state_ads.ADS_READ_CLRFLAG~q\,
	datac => \ads_return_delay.ADS_READ_END~q\,
	datad => \WideOr4~0_combout\,
	combout => \Selector105~0_combout\);

-- Location: FF_X49_Y27_N11
\ads_return_delay.ADS_READ_END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector105~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_delay.ADS_READ_END~q\);

-- Location: LCCOMB_X49_Y27_N26
\Selector39~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector39~0_combout\ = (\ads_return_delay.ADS_READ_END~q\ & ((\Selector31~3_combout\) # ((\state_ads.ADS_READ_END~q\ & \Selector88~1_combout\)))) # (!\ads_return_delay.ADS_READ_END~q\ & (((\state_ads.ADS_READ_END~q\ & \Selector88~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ads_return_delay.ADS_READ_END~q\,
	datab => \Selector31~3_combout\,
	datac => \state_ads.ADS_READ_END~q\,
	datad => \Selector88~1_combout\,
	combout => \Selector39~0_combout\);

-- Location: FF_X49_Y27_N27
\state_ads.ADS_READ_END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector39~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_READ_END~q\);

-- Location: LCCOMB_X47_Y30_N20
\Selector31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector31~0_combout\ = (\ads_return_wreg.ads_off~q\ & (!\ads_return_read.ads_off~q\ & (\state_ads.ADS_READ_END~q\))) # (!\ads_return_wreg.ads_off~q\ & ((\state_ads.ADS_WREG_VERIFY_OK~q\) # ((!\ads_return_read.ads_off~q\ & \state_ads.ADS_READ_END~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ads_return_wreg.ads_off~q\,
	datab => \ads_return_read.ads_off~q\,
	datac => \state_ads.ADS_READ_END~q\,
	datad => \state_ads.ADS_WREG_VERIFY_OK~q\,
	combout => \Selector31~0_combout\);

-- Location: LCCOMB_X50_Y28_N18
\Selector141~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector141~0_combout\ = (\state_ads.ADS_WREG_VERIFY_START~q\) # ((!\state_ads.ADS_WREG_START~q\ & (\Selector131~2_combout\ & \ads_return_transmit.ADS_WREG_VERIFY_NREG~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datab => \Selector131~2_combout\,
	datac => \ads_return_transmit.ADS_WREG_VERIFY_NREG~q\,
	datad => \state_ads.ADS_WREG_VERIFY_START~q\,
	combout => \Selector141~0_combout\);

-- Location: FF_X50_Y28_N19
\ads_return_transmit.ADS_WREG_VERIFY_NREG\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector141~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.ADS_WREG_VERIFY_NREG~q\);

-- Location: LCCOMB_X50_Y28_N12
\Selector45~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector45~0_combout\ = (\Selector88~1_combout\ & ((\state_ads.ADS_WREG_VERIFY_NREG~q\) # ((\state_ads.ADS_TRANSMIT_END~q\ & \ads_return_transmit.ADS_WREG_VERIFY_NREG~q\)))) # (!\Selector88~1_combout\ & (\state_ads.ADS_TRANSMIT_END~q\ & 
-- ((\ads_return_transmit.ADS_WREG_VERIFY_NREG~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector88~1_combout\,
	datab => \state_ads.ADS_TRANSMIT_END~q\,
	datac => \state_ads.ADS_WREG_VERIFY_NREG~q\,
	datad => \ads_return_transmit.ADS_WREG_VERIFY_NREG~q\,
	combout => \Selector45~0_combout\);

-- Location: FF_X50_Y28_N13
\state_ads.ADS_WREG_VERIFY_NREG\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector45~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_WREG_VERIFY_NREG~q\);

-- Location: LCCOMB_X50_Y28_N20
\Selector142~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector142~0_combout\ = (\state_ads.ADS_WREG_VERIFY_NREG~q\) # ((!\state_ads.ADS_WREG_START~q\ & (\Selector131~2_combout\ & \ads_return_transmit.ADS_WREG_VERIFY_READ~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datab => \Selector131~2_combout\,
	datac => \ads_return_transmit.ADS_WREG_VERIFY_READ~q\,
	datad => \state_ads.ADS_WREG_VERIFY_NREG~q\,
	combout => \Selector142~0_combout\);

-- Location: FF_X50_Y28_N21
\ads_return_transmit.ADS_WREG_VERIFY_READ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector142~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.ADS_WREG_VERIFY_READ~q\);

-- Location: LCCOMB_X50_Y28_N22
\Selector46~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector46~0_combout\ = (\Selector88~1_combout\ & ((\state_ads.ADS_WREG_VERIFY_READ~q\) # ((\state_ads.ADS_TRANSMIT_END~q\ & \ads_return_transmit.ADS_WREG_VERIFY_READ~q\)))) # (!\Selector88~1_combout\ & (\state_ads.ADS_TRANSMIT_END~q\ & 
-- ((\ads_return_transmit.ADS_WREG_VERIFY_READ~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector88~1_combout\,
	datab => \state_ads.ADS_TRANSMIT_END~q\,
	datac => \state_ads.ADS_WREG_VERIFY_READ~q\,
	datad => \ads_return_transmit.ADS_WREG_VERIFY_READ~q\,
	combout => \Selector46~0_combout\);

-- Location: FF_X50_Y28_N23
\state_ads.ADS_WREG_VERIFY_READ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector46~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_WREG_VERIFY_READ~q\);

-- Location: LCCOMB_X47_Y30_N2
\Selector143~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector143~0_combout\ = (\state_ads.ADS_WREG_VERIFY_READ~q\) # ((\Selector131~2_combout\ & (!\state_ads.ADS_WREG_START~q\ & \ads_return_transmit.ADS_WREG_VERIFY_CHECK~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector131~2_combout\,
	datab => \state_ads.ADS_WREG_START~q\,
	datac => \ads_return_transmit.ADS_WREG_VERIFY_CHECK~q\,
	datad => \state_ads.ADS_WREG_VERIFY_READ~q\,
	combout => \Selector143~0_combout\);

-- Location: FF_X47_Y30_N3
\ads_return_transmit.ADS_WREG_VERIFY_CHECK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector143~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.ADS_WREG_VERIFY_CHECK~q\);

-- Location: LCCOMB_X47_Y30_N0
\Selector47~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector47~0_combout\ = (\Selector88~1_combout\ & ((\state_ads.ADS_WREG_VERIFY_CHECK~q\) # ((\state_ads.ADS_TRANSMIT_END~q\ & \ads_return_transmit.ADS_WREG_VERIFY_CHECK~q\)))) # (!\Selector88~1_combout\ & (\state_ads.ADS_TRANSMIT_END~q\ & 
-- ((\ads_return_transmit.ADS_WREG_VERIFY_CHECK~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector88~1_combout\,
	datab => \state_ads.ADS_TRANSMIT_END~q\,
	datac => \state_ads.ADS_WREG_VERIFY_CHECK~q\,
	datad => \ads_return_transmit.ADS_WREG_VERIFY_CHECK~q\,
	combout => \Selector47~0_combout\);

-- Location: FF_X47_Y30_N1
\state_ads.ADS_WREG_VERIFY_CHECK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector47~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_WREG_VERIFY_CHECK~q\);

-- Location: LCCOMB_X47_Y30_N10
\Selector49~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector49~3_combout\ = (\Equal2~4_combout\ & (\Selector49~2_combout\ & (\state_ads.ADS_WREG_VERIFY_FAIL~q\))) # (!\Equal2~4_combout\ & ((\state_ads.ADS_WREG_VERIFY_CHECK~q\) # ((\Selector49~2_combout\ & \state_ads.ADS_WREG_VERIFY_FAIL~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~4_combout\,
	datab => \Selector49~2_combout\,
	datac => \state_ads.ADS_WREG_VERIFY_FAIL~q\,
	datad => \state_ads.ADS_WREG_VERIFY_CHECK~q\,
	combout => \Selector49~3_combout\);

-- Location: FF_X47_Y30_N11
\state_ads.ADS_WREG_VERIFY_FAIL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector49~3_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_WREG_VERIFY_FAIL~q\);

-- Location: LCCOMB_X47_Y30_N8
\Selector31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector31~1_combout\ = (\Selector31~0_combout\) # ((\state_ads.ADS_WREG_VERIFY_FAIL~q\) # ((!\ads_return_transmit.ads_off~q\ & \state_ads.ADS_TRANSMIT_END~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ads_return_transmit.ads_off~q\,
	datab => \Selector31~0_combout\,
	datac => \state_ads.ADS_TRANSMIT_END~q\,
	datad => \state_ads.ADS_WREG_VERIFY_FAIL~q\,
	combout => \Selector31~1_combout\);

-- Location: LCCOMB_X52_Y31_N0
\ads_return_delay.ads_off~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ads_return_delay.ads_off~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ads_return_delay.ads_off~feeder_combout\);

-- Location: LCCOMB_X49_Y27_N4
\ads_return_delay.ads_pch8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ads_return_delay.ads_pch8~0_combout\ = (!\fsm_ads_init~0_combout\ & ((\state_ads.ADS_READ_CLRFLAG~q\) # ((\state_ads.ADS_TRANSMIT_CLRFLAG~q\) # (!\WideOr4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_ads_init~0_combout\,
	datab => \state_ads.ADS_READ_CLRFLAG~q\,
	datac => \state_ads.ADS_TRANSMIT_CLRFLAG~q\,
	datad => \WideOr4~0_combout\,
	combout => \ads_return_delay.ads_pch8~0_combout\);

-- Location: FF_X52_Y31_N1
\ads_return_delay.ads_off\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ads_return_delay.ads_off~feeder_combout\,
	ena => \ads_return_delay.ads_pch8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_delay.ads_off~q\);

-- Location: LCCOMB_X47_Y30_N22
\Selector31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector31~2_combout\ = (!\Selector31~1_combout\ & (((\ads_return_delay.ads_off~q\) # (!\Equal1~14_combout\)) # (!\state_ads.ADS_DELAY_IN_PROGRESS~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datab => \Equal1~14_combout\,
	datac => \Selector31~1_combout\,
	datad => \ads_return_delay.ads_off~q\,
	combout => \Selector31~2_combout\);

-- Location: FF_X47_Y30_N23
\state_ads.ads_off\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector31~2_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_off~q\);

-- Location: LCCOMB_X49_Y28_N22
\Selector106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector106~0_combout\ = ((!\WideOr4~combout\ & \ads_return_delay.ads_c1~q\)) # (!\state_ads.ads_off~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr4~combout\,
	datab => \state_ads.ads_off~q\,
	datac => \ads_return_delay.ads_c1~q\,
	combout => \Selector106~0_combout\);

-- Location: FF_X49_Y28_N23
\ads_return_delay.ads_c1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector106~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_delay.ads_c1~q\);

-- Location: LCCOMB_X49_Y28_N2
\Selector58~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector58~0_combout\ = (\Selector31~3_combout\ & ((\ads_return_delay.ads_c1~q\) # ((\state_ads.ads_c1~q\ & \Selector88~1_combout\)))) # (!\Selector31~3_combout\ & (((\state_ads.ads_c1~q\ & \Selector88~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector31~3_combout\,
	datab => \ads_return_delay.ads_c1~q\,
	datac => \state_ads.ads_c1~q\,
	datad => \Selector88~1_combout\,
	combout => \Selector58~0_combout\);

-- Location: FF_X49_Y28_N3
\state_ads.ads_c1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector58~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c1~q\);

-- Location: LCCOMB_X49_Y28_N0
\Selector107~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector107~0_combout\ = (\state_ads.ads_c1~q\) # ((!\WideOr4~combout\ & \ads_return_delay.ads_c2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr4~combout\,
	datac => \ads_return_delay.ads_c2~q\,
	datad => \state_ads.ads_c1~q\,
	combout => \Selector107~0_combout\);

-- Location: FF_X49_Y28_N1
\ads_return_delay.ads_c2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector107~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_delay.ads_c2~q\);

-- Location: LCCOMB_X49_Y28_N26
\Selector59~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector59~0_combout\ = (\Selector31~3_combout\ & ((\ads_return_delay.ads_c2~q\) # ((\state_ads.ads_c2~q\ & \Selector88~1_combout\)))) # (!\Selector31~3_combout\ & (((\state_ads.ads_c2~q\ & \Selector88~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector31~3_combout\,
	datab => \ads_return_delay.ads_c2~q\,
	datac => \state_ads.ads_c2~q\,
	datad => \Selector88~1_combout\,
	combout => \Selector59~0_combout\);

-- Location: FF_X49_Y28_N27
\state_ads.ads_c2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector59~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c2~q\);

-- Location: LCCOMB_X47_Y31_N16
\Selector145~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector145~0_combout\ = (\state_ads.ads_c2~q\) # ((!\state_ads.ADS_WREG_START~q\ & (\ads_return_transmit.ads_c3~q\ & \Selector131~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datab => \state_ads.ads_c2~q\,
	datac => \ads_return_transmit.ads_c3~q\,
	datad => \Selector131~2_combout\,
	combout => \Selector145~0_combout\);

-- Location: FF_X47_Y31_N17
\ads_return_transmit.ads_c3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector145~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.ads_c3~q\);

-- Location: LCCOMB_X47_Y31_N2
\Selector60~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector60~0_combout\ = (\state_ads.ADS_TRANSMIT_END~q\ & ((\ads_return_transmit.ads_c3~q\) # ((\Selector88~1_combout\ & \state_ads.ads_c3~q\)))) # (!\state_ads.ADS_TRANSMIT_END~q\ & (\Selector88~1_combout\ & (\state_ads.ads_c3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_TRANSMIT_END~q\,
	datab => \Selector88~1_combout\,
	datac => \state_ads.ads_c3~q\,
	datad => \ads_return_transmit.ads_c3~q\,
	combout => \Selector60~0_combout\);

-- Location: FF_X47_Y31_N3
\state_ads.ads_c3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector60~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c3~q\);

-- Location: LCCOMB_X50_Y28_N30
\Selector148~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector148~0_combout\ = (\state_ads.ads_c3~q\) # ((!\state_ads.ADS_WREG_START~q\ & (\Selector131~2_combout\ & \ads_return_transmit.ads_c20~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datab => \Selector131~2_combout\,
	datac => \ads_return_transmit.ads_c20~q\,
	datad => \state_ads.ads_c3~q\,
	combout => \Selector148~0_combout\);

-- Location: FF_X50_Y28_N31
\ads_return_transmit.ads_c20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector148~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.ads_c20~q\);

-- Location: LCCOMB_X50_Y28_N8
\Selector77~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector77~0_combout\ = (\ads_return_transmit.ads_c20~q\ & ((\state_ads.ADS_TRANSMIT_END~q\) # ((\state_ads.ads_c20~q\ & \Selector88~1_combout\)))) # (!\ads_return_transmit.ads_c20~q\ & (((\state_ads.ads_c20~q\ & \Selector88~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ads_return_transmit.ads_c20~q\,
	datab => \state_ads.ADS_TRANSMIT_END~q\,
	datac => \state_ads.ads_c20~q\,
	datad => \Selector88~1_combout\,
	combout => \Selector77~0_combout\);

-- Location: FF_X50_Y28_N9
\state_ads.ads_c20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector77~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c20~q\);

-- Location: LCCOMB_X50_Y28_N26
\Selector135~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector135~1_combout\ = (\state_ads.ads_c20~q\) # ((ads_wreg_reg(2) & ((\state_ads.ADS_WREG_START~q\) # (\state_ads.ADS_WREG_VERIFY_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_wreg_reg(2),
	datab => \state_ads.ads_c20~q\,
	datac => \state_ads.ADS_WREG_START~q\,
	datad => \state_ads.ADS_WREG_VERIFY_START~q\,
	combout => \Selector135~1_combout\);

-- Location: LCCOMB_X49_Y27_N2
\Selector135~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector135~2_combout\ = (\Selector135~0_combout\) # ((\Selector135~1_combout\) # ((!\WideOr7~combout\ & ads_byte_to_send(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr7~combout\,
	datab => \Selector135~0_combout\,
	datac => ads_byte_to_send(2),
	datad => \Selector135~1_combout\,
	combout => \Selector135~2_combout\);

-- Location: FF_X49_Y27_N3
\ads_byte_to_send[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector135~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_to_send(2));

-- Location: LCCOMB_X49_Y30_N20
\Selector100~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector100~0_combout\ = (\state_ads.ADS_TRANSMIT_START~q\ & (ads_byte_to_send(2))) # (!\state_ads.ADS_TRANSMIT_START~q\ & (((data_spi_tx(2) & !\state_ads.ADS_READ_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_to_send(2),
	datab => \state_ads.ADS_TRANSMIT_START~q\,
	datac => data_spi_tx(2),
	datad => \state_ads.ADS_READ_START~q\,
	combout => \Selector100~0_combout\);

-- Location: FF_X49_Y30_N21
\data_spi_tx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector100~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_spi_tx(2));

-- Location: LCCOMB_X49_Y30_N8
\spi1|di_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|di_reg[2]~feeder_combout\ = data_spi_tx(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_spi_tx(2),
	combout => \spi1|di_reg[2]~feeder_combout\);

-- Location: FF_X49_Y30_N9
\spi1|di_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|di_reg[2]~feeder_combout\,
	ena => \ads_spi_tx_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|di_reg\(2));

-- Location: LCCOMB_X49_Y34_N10
\Selector163~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector163~0_combout\ = (\state_ads.ads_c4~q\ & ((\SW[8]~input_o\) # (!\SW[9]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \state_ads.ads_c4~q\,
	datad => \SW[9]~input_o\,
	combout => \Selector163~0_combout\);

-- Location: LCCOMB_X49_Y34_N18
\Selector163~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector163~1_combout\ = (\Selector163~0_combout\) # ((!\WideOr14~4_combout\ & ads_wreg_val(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector163~0_combout\,
	datab => \WideOr14~4_combout\,
	datac => ads_wreg_val(1),
	combout => \Selector163~1_combout\);

-- Location: FF_X49_Y34_N19
\ads_wreg_val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector163~1_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_wreg_val(1));

-- Location: LCCOMB_X47_Y31_N14
\Selector136~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector136~1_combout\ = (\state_ads.ads_c23~q\) # ((\state_ads.ads_c3~q\) # ((ads_wreg_val(1) & \state_ads.ADS_WREG_WRITEVAL~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_c23~q\,
	datab => ads_wreg_val(1),
	datac => \state_ads.ads_c3~q\,
	datad => \state_ads.ADS_WREG_WRITEVAL~q\,
	combout => \Selector136~1_combout\);

-- Location: LCCOMB_X47_Y33_N12
\Selector155~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector155~0_combout\ = (!\state_ads.ads_c6~q\ & (!\state_ads.ads_pch3~q\ & !\state_ads.ads_pch7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_c6~q\,
	datac => \state_ads.ads_pch3~q\,
	datad => \state_ads.ads_pch7~q\,
	combout => \Selector155~0_combout\);

-- Location: LCCOMB_X47_Y33_N4
\Selector155~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector155~1_combout\ = ((\state_ads.ads_c5~q\) # ((\state_ads.ads_pch6~q\) # (\state_ads.ads_pch2~q\))) # (!\Selector155~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector155~0_combout\,
	datab => \state_ads.ads_c5~q\,
	datac => \state_ads.ads_pch6~q\,
	datad => \state_ads.ads_pch2~q\,
	combout => \Selector155~1_combout\);

-- Location: LCCOMB_X50_Y28_N4
\Selector155~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector155~2_combout\ = (\Selector155~1_combout\) # ((ads_wreg_reg(1) & !\WideOr14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector155~1_combout\,
	datac => ads_wreg_reg(1),
	datad => \WideOr14~4_combout\,
	combout => \Selector155~2_combout\);

-- Location: FF_X50_Y28_N5
\ads_wreg_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector155~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_wreg_reg(1));

-- Location: LCCOMB_X50_Y28_N6
\Selector136~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector136~0_combout\ = (\state_ads.ads_c20~q\) # ((ads_wreg_reg(1) & ((\state_ads.ADS_WREG_START~q\) # (\state_ads.ADS_WREG_VERIFY_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datab => ads_wreg_reg(1),
	datac => \state_ads.ads_c20~q\,
	datad => \state_ads.ADS_WREG_VERIFY_START~q\,
	combout => \Selector136~0_combout\);

-- Location: LCCOMB_X49_Y30_N24
\Selector136~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector136~2_combout\ = (\Selector136~1_combout\) # ((\Selector136~0_combout\) # ((!\WideOr7~combout\ & ads_byte_to_send(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr7~combout\,
	datab => \Selector136~1_combout\,
	datac => ads_byte_to_send(1),
	datad => \Selector136~0_combout\,
	combout => \Selector136~2_combout\);

-- Location: FF_X49_Y30_N25
\ads_byte_to_send[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector136~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_to_send(1));

-- Location: LCCOMB_X49_Y30_N14
\Selector101~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector101~0_combout\ = (\state_ads.ADS_TRANSMIT_START~q\ & (((ads_byte_to_send(1))))) # (!\state_ads.ADS_TRANSMIT_START~q\ & (!\state_ads.ADS_READ_START~q\ & (data_spi_tx(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_TRANSMIT_START~q\,
	datab => \state_ads.ADS_READ_START~q\,
	datac => data_spi_tx(1),
	datad => ads_byte_to_send(1),
	combout => \Selector101~0_combout\);

-- Location: FF_X49_Y30_N15
\data_spi_tx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector101~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_spi_tx(1));

-- Location: FF_X49_Y30_N27
\spi1|di_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => data_spi_tx(1),
	sload => VCC,
	ena => \ads_spi_tx_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|di_reg\(1));

-- Location: LCCOMB_X47_Y33_N20
\Selector156~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector156~0_combout\ = ((\state_ads.ads_c4~q\) # ((\state_ads.ads_pch1~q\) # (\state_ads.ads_pch5~q\))) # (!\Selector155~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector155~0_combout\,
	datab => \state_ads.ads_c4~q\,
	datac => \state_ads.ads_pch1~q\,
	datad => \state_ads.ads_pch5~q\,
	combout => \Selector156~0_combout\);

-- Location: LCCOMB_X47_Y33_N30
\Selector156~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector156~1_combout\ = (\Selector156~0_combout\) # ((ads_wreg_reg(0) & !\WideOr14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector156~0_combout\,
	datac => ads_wreg_reg(0),
	datad => \WideOr14~4_combout\,
	combout => \Selector156~1_combout\);

-- Location: FF_X47_Y33_N31
\ads_wreg_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector156~1_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_wreg_reg(0));

-- Location: LCCOMB_X50_Y28_N0
\Selector137~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector137~0_combout\ = (ads_wreg_reg(0) & ((\state_ads.ADS_WREG_START~q\) # (\state_ads.ADS_WREG_VERIFY_START~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datac => ads_wreg_reg(0),
	datad => \state_ads.ADS_WREG_VERIFY_START~q\,
	combout => \Selector137~0_combout\);

-- Location: IOIBUF_X58_Y54_N29
\SW[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LCCOMB_X49_Y34_N12
\Selector164~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector164~0_combout\ = (\SW[7]~input_o\ & (\state_ads.ads_c4~q\ & (\SW[8]~input_o\ $ (\SW[9]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \state_ads.ads_c4~q\,
	datac => \SW[8]~input_o\,
	datad => \SW[9]~input_o\,
	combout => \Selector164~0_combout\);

-- Location: LCCOMB_X49_Y34_N24
\Selector164~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector164~1_combout\ = (\Selector164~0_combout\) # ((\WideOr66~combout\ & (\SW[3]~input_o\ $ (\SW[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr66~combout\,
	datab => \SW[3]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \Selector164~0_combout\,
	combout => \Selector164~1_combout\);

-- Location: LCCOMB_X49_Y34_N8
\Selector164~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector164~2_combout\ = (\Selector164~1_combout\) # ((!\WideOr14~4_combout\ & ads_wreg_val(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \WideOr14~4_combout\,
	datac => ads_wreg_val(0),
	datad => \Selector164~1_combout\,
	combout => \Selector164~2_combout\);

-- Location: FF_X49_Y34_N9
\ads_wreg_val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector164~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_wreg_val(0));

-- Location: LCCOMB_X49_Y28_N10
\Selector109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector109~0_combout\ = (\state_ads.ads_c21~q\) # ((!\WideOr4~combout\ & \ads_return_delay.ads_c22~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr4~combout\,
	datac => \ads_return_delay.ads_c22~q\,
	datad => \state_ads.ads_c21~q\,
	combout => \Selector109~0_combout\);

-- Location: FF_X49_Y28_N11
\ads_return_delay.ads_c22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector109~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_delay.ads_c22~q\);

-- Location: LCCOMB_X49_Y28_N28
\Selector79~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector79~0_combout\ = (\Selector31~3_combout\ & ((\ads_return_delay.ads_c22~q\) # ((\Selector88~1_combout\ & \state_ads.ads_c22~q\)))) # (!\Selector31~3_combout\ & (\Selector88~1_combout\ & (\state_ads.ads_c22~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector31~3_combout\,
	datab => \Selector88~1_combout\,
	datac => \state_ads.ads_c22~q\,
	datad => \ads_return_delay.ads_c22~q\,
	combout => \Selector79~0_combout\);

-- Location: FF_X49_Y28_N29
\state_ads.ads_c22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector79~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c22~q\);

-- Location: LCCOMB_X49_Y28_N20
\Selector137~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector137~1_combout\ = (\state_ads.ads_c22~q\) # ((\state_ads.ads_c2~q\) # ((ads_wreg_val(0) & \state_ads.ADS_WREG_WRITEVAL~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_wreg_val(0),
	datab => \state_ads.ads_c22~q\,
	datac => \state_ads.ads_c2~q\,
	datad => \state_ads.ADS_WREG_WRITEVAL~q\,
	combout => \Selector137~1_combout\);

-- Location: LCCOMB_X49_Y27_N0
\Selector137~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector137~2_combout\ = (\Selector137~0_combout\) # ((\Selector137~1_combout\) # ((!\WideOr7~combout\ & ads_byte_to_send(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr7~combout\,
	datab => \Selector137~0_combout\,
	datac => ads_byte_to_send(0),
	datad => \Selector137~1_combout\,
	combout => \Selector137~2_combout\);

-- Location: FF_X49_Y27_N1
\ads_byte_to_send[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector137~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_to_send(0));

-- Location: LCCOMB_X49_Y27_N22
\Selector102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector102~0_combout\ = (\state_ads.ADS_TRANSMIT_START~q\ & (((ads_byte_to_send(0))))) # (!\state_ads.ADS_TRANSMIT_START~q\ & (!\state_ads.ADS_READ_START~q\ & ((data_spi_tx(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_READ_START~q\,
	datab => ads_byte_to_send(0),
	datac => data_spi_tx(0),
	datad => \state_ads.ADS_TRANSMIT_START~q\,
	combout => \Selector102~0_combout\);

-- Location: FF_X49_Y27_N23
\data_spi_tx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector102~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_spi_tx(0));

-- Location: LCCOMB_X42_Y23_N14
\spi1|di_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|di_reg[0]~feeder_combout\ = data_spi_tx(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_spi_tx(0),
	combout => \spi1|di_reg[0]~feeder_combout\);

-- Location: FF_X42_Y23_N15
\spi1|di_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|di_reg[0]~feeder_combout\,
	ena => \ads_spi_tx_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|di_reg\(0));

-- Location: IOIBUF_X20_Y0_N8
\GPIO[25]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(25),
	o => \GPIO[25]~input_o\);

-- Location: LCCOMB_X38_Y23_N10
\spi1|rx_bit_reg~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|rx_bit_reg~feeder_combout\ = \GPIO[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GPIO[25]~input_o\,
	combout => \spi1|rx_bit_reg~feeder_combout\);

-- Location: LCCOMB_X40_Y19_N22
\txpc|spipc|core_n_ce~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|core_n_ce~0_combout\ = (\txpc|spipc|spi_2x_ce~q\) # (!\txpc|spipc|core_n_clk~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|spi_2x_ce~q\,
	datad => \txpc|spipc|core_n_clk~q\,
	combout => \txpc|spipc|core_n_ce~0_combout\);

-- Location: FF_X40_Y19_N23
\txpc|spipc|core_n_ce\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|core_n_ce~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|core_n_ce~q\);

-- Location: FF_X38_Y23_N11
\spi1|rx_bit_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|rx_bit_reg~feeder_combout\,
	ena => \txpc|spipc|ALT_INV_core_n_ce~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|rx_bit_reg~q\);

-- Location: LCCOMB_X43_Y30_N22
\spi1|Selector13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector13~0_combout\ = (\spi1|WideOr1~0_combout\ & ((\spi1|rx_bit_reg~q\))) # (!\spi1|WideOr1~0_combout\ & (\spi1|di_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|di_reg\(0),
	datab => \spi1|WideOr1~0_combout\,
	datac => \spi1|rx_bit_reg~q\,
	combout => \spi1|Selector13~0_combout\);

-- Location: LCCOMB_X42_Y23_N0
\spi1|Equal3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Equal3~0_combout\ = (!\spi1|state_reg\(1) & (!\spi1|state_reg\(3) & !\spi1|state_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi1|state_reg\(1),
	datac => \spi1|state_reg\(3),
	datad => \spi1|state_reg\(2),
	combout => \spi1|Equal3~0_combout\);

-- Location: LCCOMB_X42_Y23_N16
\spi1|sh_reg[6]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|sh_reg[6]~0_combout\ = (!\spi1|Equal1~0_combout\ & (\txpc|spipc|core_ce~q\ & ((\spi1|wren~q\) # (!\spi1|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|Equal1~0_combout\,
	datab => \spi1|wren~q\,
	datac => \txpc|spipc|core_ce~q\,
	datad => \spi1|Equal3~0_combout\,
	combout => \spi1|sh_reg[6]~0_combout\);

-- Location: FF_X43_Y30_N23
\spi1|sh_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|Selector13~0_combout\,
	ena => \spi1|sh_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|sh_reg\(0));

-- Location: LCCOMB_X43_Y30_N12
\spi1|Selector12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector12~0_combout\ = (\spi1|WideOr1~0_combout\ & ((\spi1|sh_reg\(0)))) # (!\spi1|WideOr1~0_combout\ & (\spi1|di_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi1|di_reg\(1),
	datac => \spi1|sh_reg\(0),
	datad => \spi1|WideOr1~0_combout\,
	combout => \spi1|Selector12~0_combout\);

-- Location: FF_X43_Y30_N13
\spi1|sh_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|Selector12~0_combout\,
	ena => \spi1|sh_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|sh_reg\(1));

-- Location: LCCOMB_X43_Y30_N8
\spi1|Selector11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector11~0_combout\ = (\spi1|WideOr1~0_combout\ & ((\spi1|sh_reg\(1)))) # (!\spi1|WideOr1~0_combout\ & (\spi1|di_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi1|WideOr1~0_combout\,
	datac => \spi1|di_reg\(2),
	datad => \spi1|sh_reg\(1),
	combout => \spi1|Selector11~0_combout\);

-- Location: FF_X43_Y30_N9
\spi1|sh_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|Selector11~0_combout\,
	ena => \spi1|sh_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|sh_reg\(2));

-- Location: LCCOMB_X47_Y33_N6
\Selector161~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector161~0_combout\ = (\state_ads.ads_c6~q\) # ((ads_wreg_val(3) & !\WideOr14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_c6~q\,
	datac => ads_wreg_val(3),
	datad => \WideOr14~4_combout\,
	combout => \Selector161~0_combout\);

-- Location: FF_X47_Y33_N7
\ads_wreg_val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector161~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_wreg_val(3));

-- Location: LCCOMB_X50_Y30_N20
\Selector153~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector153~0_combout\ = ((\state_ads.ads_pch8~q\) # ((ads_wreg_reg(3) & !\WideOr14~4_combout\))) # (!\WideOr14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr14~0_combout\,
	datab => \state_ads.ads_pch8~q\,
	datac => ads_wreg_reg(3),
	datad => \WideOr14~4_combout\,
	combout => \Selector153~0_combout\);

-- Location: FF_X50_Y30_N21
\ads_wreg_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector153~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_wreg_reg(3));

-- Location: LCCOMB_X50_Y30_N22
\Selector134~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector134~1_combout\ = (ads_wreg_reg(3) & ((\state_ads.ADS_WREG_VERIFY_START~q\) # (\state_ads.ADS_WREG_START~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state_ads.ADS_WREG_VERIFY_START~q\,
	datac => \state_ads.ADS_WREG_START~q\,
	datad => ads_wreg_reg(3),
	combout => \Selector134~1_combout\);

-- Location: LCCOMB_X49_Y30_N6
\Selector134~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector134~2_combout\ = ((\Selector134~1_combout\) # ((\state_ads.ADS_WREG_WRITEVAL~q\ & ads_wreg_val(3)))) # (!\Selector134~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector134~0_combout\,
	datab => \state_ads.ADS_WREG_WRITEVAL~q\,
	datac => ads_wreg_val(3),
	datad => \Selector134~1_combout\,
	combout => \Selector134~2_combout\);

-- Location: LCCOMB_X49_Y30_N12
\Selector134~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector134~3_combout\ = (\Selector134~2_combout\) # ((!\state_ads.ADS_WREG_START~q\ & (\Selector131~2_combout\ & ads_byte_to_send(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datab => \Selector131~2_combout\,
	datac => ads_byte_to_send(3),
	datad => \Selector134~2_combout\,
	combout => \Selector134~3_combout\);

-- Location: FF_X49_Y30_N13
\ads_byte_to_send[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector134~3_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_to_send(3));

-- Location: LCCOMB_X49_Y30_N2
\Selector99~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector99~0_combout\ = (\state_ads.ADS_TRANSMIT_START~q\ & (ads_byte_to_send(3))) # (!\state_ads.ADS_TRANSMIT_START~q\ & (((data_spi_tx(3) & !\state_ads.ADS_READ_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_to_send(3),
	datab => \state_ads.ADS_TRANSMIT_START~q\,
	datac => data_spi_tx(3),
	datad => \state_ads.ADS_READ_START~q\,
	combout => \Selector99~0_combout\);

-- Location: FF_X49_Y30_N3
\data_spi_tx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector99~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_spi_tx(3));

-- Location: LCCOMB_X49_Y30_N22
\spi1|di_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|di_reg[3]~feeder_combout\ = data_spi_tx(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_spi_tx(3),
	combout => \spi1|di_reg[3]~feeder_combout\);

-- Location: FF_X49_Y30_N23
\spi1|di_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|di_reg[3]~feeder_combout\,
	ena => \ads_spi_tx_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|di_reg\(3));

-- Location: LCCOMB_X43_Y30_N30
\spi1|Selector10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector10~0_combout\ = (\spi1|WideOr1~0_combout\ & (\spi1|sh_reg\(2))) # (!\spi1|WideOr1~0_combout\ & ((\spi1|di_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi1|sh_reg\(2),
	datac => \spi1|di_reg\(3),
	datad => \spi1|WideOr1~0_combout\,
	combout => \spi1|Selector10~0_combout\);

-- Location: FF_X43_Y30_N31
\spi1|sh_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|Selector10~0_combout\,
	ena => \spi1|sh_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|sh_reg\(3));

-- Location: LCCOMB_X50_Y30_N0
\Selector169~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector169~0_combout\ = (\state_ads.ads_pch8~q\) # ((!\WideOr14~4_combout\ & \ads_return_wreg.ads_c12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr14~4_combout\,
	datac => \ads_return_wreg.ads_c12~q\,
	datad => \state_ads.ads_pch8~q\,
	combout => \Selector169~0_combout\);

-- Location: FF_X50_Y30_N1
\ads_return_wreg.ads_c12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector169~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_wreg.ads_c12~q\);

-- Location: LCCOMB_X47_Y31_N8
\Selector69~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector69~0_combout\ = (\ads_return_wreg.ads_c12~q\ & ((\state_ads.ADS_WREG_VERIFY_OK~q\) # ((\state_ads.ads_c12~q\ & \Selector88~1_combout\)))) # (!\ads_return_wreg.ads_c12~q\ & (((\state_ads.ads_c12~q\ & \Selector88~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ads_return_wreg.ads_c12~q\,
	datab => \state_ads.ADS_WREG_VERIFY_OK~q\,
	datac => \state_ads.ads_c12~q\,
	datad => \Selector88~1_combout\,
	combout => \Selector69~0_combout\);

-- Location: FF_X47_Y31_N9
\state_ads.ads_c12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector69~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c12~q\);

-- Location: LCCOMB_X47_Y31_N22
\Selector147~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector147~0_combout\ = (\state_ads.ads_c12~q\) # ((!\state_ads.ADS_WREG_START~q\ & (\ads_return_transmit.ads_c13~q\ & \Selector131~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datab => \state_ads.ads_c12~q\,
	datac => \ads_return_transmit.ads_c13~q\,
	datad => \Selector131~2_combout\,
	combout => \Selector147~0_combout\);

-- Location: FF_X47_Y31_N23
\ads_return_transmit.ads_c13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector147~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.ads_c13~q\);

-- Location: LCCOMB_X47_Y31_N4
\Selector70~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector70~0_combout\ = (\state_ads.ADS_TRANSMIT_END~q\ & ((\ads_return_transmit.ads_c13~q\) # ((\Selector88~1_combout\ & \state_ads.ads_c13~q\)))) # (!\state_ads.ADS_TRANSMIT_END~q\ & (\Selector88~1_combout\ & (\state_ads.ads_c13~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_TRANSMIT_END~q\,
	datab => \Selector88~1_combout\,
	datac => \state_ads.ads_c13~q\,
	datad => \ads_return_transmit.ads_c13~q\,
	combout => \Selector70~0_combout\);

-- Location: FF_X47_Y31_N5
\state_ads.ads_c13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector70~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c13~q\);

-- Location: LCCOMB_X49_Y34_N26
\Selector160~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector160~1_combout\ = ((\SW[4]~input_o\) # ((!\SW[6]~input_o\ & !\SW[5]~input_o\))) # (!\WideOr66~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr66~combout\,
	datab => \SW[6]~input_o\,
	datac => \SW[5]~input_o\,
	datad => \SW[4]~input_o\,
	combout => \Selector160~1_combout\);

-- Location: LCCOMB_X49_Y34_N16
\Selector160~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector160~0_combout\ = (!\state_ads.ads_c7~q\ & !\state_ads.ads_c6~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state_ads.ads_c7~q\,
	datad => \state_ads.ads_c6~q\,
	combout => \Selector160~0_combout\);

-- Location: LCCOMB_X49_Y34_N14
\Selector160~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector160~2_combout\ = (\Selector160~1_combout\ & (\Selector160~0_combout\ & ((\WideOr14~4_combout\) # (ads_wreg_val(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector160~1_combout\,
	datab => \WideOr14~4_combout\,
	datac => ads_wreg_val(4),
	datad => \Selector160~0_combout\,
	combout => \Selector160~2_combout\);

-- Location: FF_X49_Y34_N15
\ads_wreg_val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector160~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_wreg_val(4));

-- Location: LCCOMB_X49_Y28_N14
\Selector133~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector133~0_combout\ = (\state_ads.ads_c22~q\) # ((\state_ads.ads_c2~q\) # ((ads_wreg_val(4) & \state_ads.ADS_WREG_WRITEVAL~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_wreg_val(4),
	datab => \state_ads.ads_c22~q\,
	datac => \state_ads.ads_c2~q\,
	datad => \state_ads.ADS_WREG_WRITEVAL~q\,
	combout => \Selector133~0_combout\);

-- Location: LCCOMB_X49_Y30_N10
\Selector133~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector133~1_combout\ = (\state_ads.ads_c13~q\) # ((\Selector133~0_combout\) # ((!\WideOr7~combout\ & ads_byte_to_send(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr7~combout\,
	datab => \state_ads.ads_c13~q\,
	datac => ads_byte_to_send(4),
	datad => \Selector133~0_combout\,
	combout => \Selector133~1_combout\);

-- Location: FF_X49_Y30_N11
\ads_byte_to_send[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector133~1_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_to_send(4));

-- Location: LCCOMB_X49_Y30_N0
\Selector98~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector98~0_combout\ = (\state_ads.ADS_TRANSMIT_START~q\ & (ads_byte_to_send(4))) # (!\state_ads.ADS_TRANSMIT_START~q\ & (((data_spi_tx(4) & !\state_ads.ADS_READ_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_to_send(4),
	datab => \state_ads.ADS_TRANSMIT_START~q\,
	datac => data_spi_tx(4),
	datad => \state_ads.ADS_READ_START~q\,
	combout => \Selector98~0_combout\);

-- Location: FF_X49_Y30_N1
\data_spi_tx[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector98~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_spi_tx(4));

-- Location: LCCOMB_X49_Y30_N4
\spi1|di_reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|di_reg[4]~feeder_combout\ = data_spi_tx(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_spi_tx(4),
	combout => \spi1|di_reg[4]~feeder_combout\);

-- Location: FF_X49_Y30_N5
\spi1|di_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|di_reg[4]~feeder_combout\,
	ena => \ads_spi_tx_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|di_reg\(4));

-- Location: LCCOMB_X43_Y30_N0
\spi1|Selector9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector9~0_combout\ = (\spi1|WideOr1~0_combout\ & (\spi1|sh_reg\(3))) # (!\spi1|WideOr1~0_combout\ & ((\spi1|di_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|sh_reg\(3),
	datab => \spi1|di_reg\(4),
	datad => \spi1|WideOr1~0_combout\,
	combout => \spi1|Selector9~0_combout\);

-- Location: FF_X43_Y30_N1
\spi1|sh_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|Selector9~0_combout\,
	ena => \spi1|sh_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|sh_reg\(4));

-- Location: LCCOMB_X43_Y30_N26
\spi1|Selector8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector8~0_combout\ = (\spi1|WideOr1~0_combout\ & ((\spi1|sh_reg\(4)))) # (!\spi1|WideOr1~0_combout\ & (\spi1|di_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi1|WideOr1~0_combout\,
	datac => \spi1|di_reg\(5),
	datad => \spi1|sh_reg\(4),
	combout => \spi1|Selector8~0_combout\);

-- Location: FF_X43_Y30_N27
\spi1|sh_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|Selector8~0_combout\,
	ena => \spi1|sh_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|sh_reg\(5));

-- Location: LCCOMB_X49_Y32_N24
\Selector131~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector131~3_combout\ = (\Selector131~2_combout\) # ((ads_wreg_val(6) & \state_ads.ADS_WREG_WRITEVAL~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector131~2_combout\,
	datac => ads_wreg_val(6),
	datad => \state_ads.ADS_WREG_WRITEVAL~q\,
	combout => \Selector131~3_combout\);

-- Location: FF_X49_Y32_N25
\ads_byte_to_send[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector131~3_combout\,
	ena => \ads_return_transmit.ads_pch8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_to_send(6));

-- Location: LCCOMB_X49_Y30_N28
\Selector96~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector96~0_combout\ = (\state_ads.ADS_TRANSMIT_START~q\ & (ads_byte_to_send(6))) # (!\state_ads.ADS_TRANSMIT_START~q\ & (((data_spi_tx(6) & !\state_ads.ADS_READ_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_to_send(6),
	datab => \state_ads.ADS_TRANSMIT_START~q\,
	datac => data_spi_tx(6),
	datad => \state_ads.ADS_READ_START~q\,
	combout => \Selector96~0_combout\);

-- Location: FF_X49_Y30_N29
\data_spi_tx[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector96~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_spi_tx(6));

-- Location: LCCOMB_X49_Y30_N16
\spi1|di_reg[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|di_reg[6]~feeder_combout\ = data_spi_tx(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => data_spi_tx(6),
	combout => \spi1|di_reg[6]~feeder_combout\);

-- Location: FF_X49_Y30_N17
\spi1|di_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|di_reg[6]~feeder_combout\,
	ena => \ads_spi_tx_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|di_reg\(6));

-- Location: LCCOMB_X43_Y30_N6
\spi1|Selector7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector7~0_combout\ = (\spi1|WideOr1~0_combout\ & (\spi1|sh_reg\(5))) # (!\spi1|WideOr1~0_combout\ & ((\spi1|di_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|sh_reg\(5),
	datab => \spi1|WideOr1~0_combout\,
	datad => \spi1|di_reg\(6),
	combout => \spi1|Selector7~0_combout\);

-- Location: FF_X43_Y30_N7
\spi1|sh_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|Selector7~0_combout\,
	ena => \spi1|sh_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|sh_reg\(6));

-- Location: LCCOMB_X43_Y30_N24
\spi1|do_buffer_reg[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|do_buffer_reg[7]~feeder_combout\ = \spi1|sh_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|sh_reg\(6),
	combout => \spi1|do_buffer_reg[7]~feeder_combout\);

-- Location: LCCOMB_X42_Y23_N18
\spi1|do_buffer_reg[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|do_buffer_reg[7]~0_combout\ = (\txpc|spipc|core_ce~q\ & (\spi1|state_reg\(0) & \spi1|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|core_ce~q\,
	datab => \spi1|state_reg\(0),
	datad => \spi1|Equal3~0_combout\,
	combout => \spi1|do_buffer_reg[7]~0_combout\);

-- Location: FF_X43_Y30_N25
\spi1|do_buffer_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|do_buffer_reg[7]~feeder_combout\,
	ena => \spi1|do_buffer_reg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|do_buffer_reg\(7));

-- Location: FF_X43_Y30_N3
\spi1|do_buffer_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|sh_reg\(5),
	sload => VCC,
	ena => \spi1|do_buffer_reg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|do_buffer_reg\(6));

-- Location: LCCOMB_X50_Y30_N8
\Selector157~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector157~0_combout\ = ((ads_wreg_val(7) & !\WideOr14~4_combout\)) # (!\WideOr14~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr14~3_combout\,
	datac => ads_wreg_val(7),
	datad => \WideOr14~4_combout\,
	combout => \Selector157~0_combout\);

-- Location: FF_X50_Y30_N9
\ads_wreg_val[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector157~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_wreg_val(7));

-- Location: LCCOMB_X43_Y30_N2
\Equal2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~3_combout\ = (ads_wreg_val(6) & (\spi1|do_buffer_reg\(6) & (\spi1|do_buffer_reg\(7) $ (!ads_wreg_val(7))))) # (!ads_wreg_val(6) & (!\spi1|do_buffer_reg\(6) & (\spi1|do_buffer_reg\(7) $ (!ads_wreg_val(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_wreg_val(6),
	datab => \spi1|do_buffer_reg\(7),
	datac => \spi1|do_buffer_reg\(6),
	datad => ads_wreg_val(7),
	combout => \Equal2~3_combout\);

-- Location: LCCOMB_X43_Y30_N14
\spi1|do_buffer_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|do_buffer_reg[2]~feeder_combout\ = \spi1|sh_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|sh_reg\(1),
	combout => \spi1|do_buffer_reg[2]~feeder_combout\);

-- Location: FF_X43_Y30_N15
\spi1|do_buffer_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|do_buffer_reg[2]~feeder_combout\,
	ena => \spi1|do_buffer_reg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|do_buffer_reg\(2));

-- Location: FF_X43_Y30_N21
\spi1|do_buffer_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|sh_reg\(2),
	sload => VCC,
	ena => \spi1|do_buffer_reg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|do_buffer_reg\(3));

-- Location: LCCOMB_X43_Y30_N20
\Equal2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~1_combout\ = (ads_wreg_val(3) & (\spi1|do_buffer_reg\(3) & (\spi1|do_buffer_reg\(2) $ (!ads_wreg_val(2))))) # (!ads_wreg_val(3) & (!\spi1|do_buffer_reg\(3) & (\spi1|do_buffer_reg\(2) $ (!ads_wreg_val(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_wreg_val(3),
	datab => \spi1|do_buffer_reg\(2),
	datac => \spi1|do_buffer_reg\(3),
	datad => ads_wreg_val(2),
	combout => \Equal2~1_combout\);

-- Location: LCCOMB_X43_Y30_N16
\spi1|do_buffer_reg[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|do_buffer_reg[5]~feeder_combout\ = \spi1|sh_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|sh_reg\(4),
	combout => \spi1|do_buffer_reg[5]~feeder_combout\);

-- Location: FF_X43_Y30_N17
\spi1|do_buffer_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|do_buffer_reg[5]~feeder_combout\,
	ena => \spi1|do_buffer_reg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|do_buffer_reg\(5));

-- Location: FF_X43_Y30_N5
\spi1|do_buffer_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|sh_reg\(3),
	sload => VCC,
	ena => \spi1|do_buffer_reg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|do_buffer_reg\(4));

-- Location: LCCOMB_X43_Y30_N4
\Equal2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~2_combout\ = (\spi1|do_buffer_reg\(5) & (ads_wreg_val(5) & (\spi1|do_buffer_reg\(4) $ (!ads_wreg_val(4))))) # (!\spi1|do_buffer_reg\(5) & (!ads_wreg_val(5) & (\spi1|do_buffer_reg\(4) $ (!ads_wreg_val(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|do_buffer_reg\(5),
	datab => ads_wreg_val(5),
	datac => \spi1|do_buffer_reg\(4),
	datad => ads_wreg_val(4),
	combout => \Equal2~2_combout\);

-- Location: LCCOMB_X43_Y30_N28
\spi1|do_buffer_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|do_buffer_reg[0]~feeder_combout\ = \spi1|rx_bit_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|rx_bit_reg~q\,
	combout => \spi1|do_buffer_reg[0]~feeder_combout\);

-- Location: FF_X43_Y30_N29
\spi1|do_buffer_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|do_buffer_reg[0]~feeder_combout\,
	ena => \spi1|do_buffer_reg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|do_buffer_reg\(0));

-- Location: FF_X43_Y30_N19
\spi1|do_buffer_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|sh_reg\(0),
	sload => VCC,
	ena => \spi1|do_buffer_reg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|do_buffer_reg\(1));

-- Location: LCCOMB_X43_Y30_N18
\Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~0_combout\ = (ads_wreg_val(1) & (\spi1|do_buffer_reg\(1) & (\spi1|do_buffer_reg\(0) $ (!ads_wreg_val(0))))) # (!ads_wreg_val(1) & (!\spi1|do_buffer_reg\(1) & (\spi1|do_buffer_reg\(0) $ (!ads_wreg_val(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_wreg_val(1),
	datab => \spi1|do_buffer_reg\(0),
	datac => \spi1|do_buffer_reg\(1),
	datad => ads_wreg_val(0),
	combout => \Equal2~0_combout\);

-- Location: LCCOMB_X43_Y30_N10
\Equal2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~4_combout\ = (\Equal2~3_combout\ & (\Equal2~1_combout\ & (\Equal2~2_combout\ & \Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~3_combout\,
	datab => \Equal2~1_combout\,
	datac => \Equal2~2_combout\,
	datad => \Equal2~0_combout\,
	combout => \Equal2~4_combout\);

-- Location: LCCOMB_X47_Y30_N12
\Selector48~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector48~0_combout\ = (\Equal2~4_combout\ & ((\state_ads.ADS_WREG_VERIFY_CHECK~q\) # ((\Selector49~2_combout\ & \state_ads.ADS_WREG_VERIFY_OK~q\)))) # (!\Equal2~4_combout\ & (\Selector49~2_combout\ & (\state_ads.ADS_WREG_VERIFY_OK~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~4_combout\,
	datab => \Selector49~2_combout\,
	datac => \state_ads.ADS_WREG_VERIFY_OK~q\,
	datad => \state_ads.ADS_WREG_VERIFY_CHECK~q\,
	combout => \Selector48~0_combout\);

-- Location: FF_X47_Y30_N13
\state_ads.ADS_WREG_VERIFY_OK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector48~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_WREG_VERIFY_OK~q\);

-- Location: LCCOMB_X47_Y33_N2
\Selector166~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector166~0_combout\ = (\state_ads.ads_c5~q\) # ((\ads_return_wreg.ads_c6~q\ & !\WideOr14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state_ads.ads_c5~q\,
	datac => \ads_return_wreg.ads_c6~q\,
	datad => \WideOr14~4_combout\,
	combout => \Selector166~0_combout\);

-- Location: FF_X47_Y33_N3
\ads_return_wreg.ads_c6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector166~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_wreg.ads_c6~q\);

-- Location: LCCOMB_X47_Y33_N26
\Selector63~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector63~0_combout\ = (\Selector88~1_combout\ & ((\state_ads.ads_c6~q\) # ((\state_ads.ADS_WREG_VERIFY_OK~q\ & \ads_return_wreg.ads_c6~q\)))) # (!\Selector88~1_combout\ & (\state_ads.ADS_WREG_VERIFY_OK~q\ & ((\ads_return_wreg.ads_c6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector88~1_combout\,
	datab => \state_ads.ADS_WREG_VERIFY_OK~q\,
	datac => \state_ads.ads_c6~q\,
	datad => \ads_return_wreg.ads_c6~q\,
	combout => \Selector63~0_combout\);

-- Location: FF_X47_Y33_N27
\state_ads.ads_c6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector63~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c6~q\);

-- Location: LCCOMB_X47_Y33_N8
\WideOr14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr14~3_combout\ = (!\state_ads.ads_c6~q\ & (!\state_ads.ads_c4~q\ & !\state_ads.ads_c5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_c6~q\,
	datac => \state_ads.ads_c4~q\,
	datad => \state_ads.ads_c5~q\,
	combout => \WideOr14~3_combout\);

-- Location: LCCOMB_X50_Y30_N14
\WideOr14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr14~4_combout\ = ((\state_ads.ads_pch8~q\) # ((!\WideOr14~0_combout\) # (!\WideOr14~2_combout\))) # (!\WideOr14~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr14~3_combout\,
	datab => \state_ads.ads_pch8~q\,
	datac => \WideOr14~2_combout\,
	datad => \WideOr14~0_combout\,
	combout => \WideOr14~4_combout\);

-- Location: FF_X50_Y30_N15
\state_ads.ADS_WREG_START\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \WideOr14~4_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_WREG_START~q\);

-- Location: LCCOMB_X49_Y27_N16
WideOr7 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr7~combout\ = (\state_ads.ADS_WREG_START~q\) # (!\Selector131~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Selector131~2_combout\,
	datad => \state_ads.ADS_WREG_START~q\,
	combout => \WideOr7~combout\);

-- Location: FF_X49_Y27_N17
\state_ads.ADS_TRANSMIT_START\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \WideOr7~combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_TRANSMIT_START~q\);

-- Location: FF_X49_Y27_N5
\state_ads.ADS_TRANSMIT_CLRFLAG\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \state_ads.ADS_TRANSMIT_START~q\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_TRANSMIT_CLRFLAG~q\);

-- Location: LCCOMB_X52_Y30_N12
\Selector128~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector128~0_combout\ = (\state_ads.ADS_TRANSMIT_CLRFLAG~q\) # ((\state_ads.ADS_READ_CLRFLAG~q\) # ((ads_delay_count(3) & \WideOr4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_TRANSMIT_CLRFLAG~q\,
	datab => \state_ads.ADS_READ_CLRFLAG~q\,
	datac => ads_delay_count(3),
	datad => \WideOr4~0_combout\,
	combout => \Selector128~0_combout\);

-- Location: FF_X52_Y30_N13
\ads_delay_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector128~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_count(3));

-- Location: LCCOMB_X49_Y27_N8
\Selector129~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector129~0_combout\ = (\state_ads.ADS_READ_CLRFLAG~q\) # ((!\state_ads.ADS_TRANSMIT_CLRFLAG~q\ & (ads_delay_count(2) & \WideOr4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_TRANSMIT_CLRFLAG~q\,
	datab => \state_ads.ADS_READ_CLRFLAG~q\,
	datac => ads_delay_count(2),
	datad => \WideOr4~0_combout\,
	combout => \Selector129~0_combout\);

-- Location: FF_X49_Y27_N9
\ads_delay_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector129~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_count(2));

-- Location: LCCOMB_X52_Y30_N30
\Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = (ads_delay_count(3) & (ads_delay_counter(3) & (ads_delay_count(2) $ (!ads_delay_counter(2))))) # (!ads_delay_count(3) & (!ads_delay_counter(3) & (ads_delay_count(2) $ (!ads_delay_counter(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_count(3),
	datab => ads_delay_counter(3),
	datac => ads_delay_count(2),
	datad => ads_delay_counter(2),
	combout => \Equal1~0_combout\);

-- Location: LCCOMB_X52_Y30_N20
\Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~1_combout\ = (ads_delay_count(3) & (ads_delay_counter(4) & (ads_delay_counter(7) & ads_delay_counter(5)))) # (!ads_delay_count(3) & (!ads_delay_counter(4) & (!ads_delay_counter(7) & !ads_delay_counter(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_count(3),
	datab => ads_delay_counter(4),
	datac => ads_delay_counter(7),
	datad => ads_delay_counter(5),
	combout => \Equal1~1_combout\);

-- Location: LCCOMB_X52_Y30_N10
\Selector122~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector122~0_combout\ = (\state_ads.ADS_TRANSMIT_CLRFLAG~q\) # ((!\state_ads.ADS_READ_CLRFLAG~q\ & (ads_delay_count(11) & \WideOr4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_TRANSMIT_CLRFLAG~q\,
	datab => \state_ads.ADS_READ_CLRFLAG~q\,
	datac => ads_delay_count(11),
	datad => \WideOr4~0_combout\,
	combout => \Selector122~0_combout\);

-- Location: FF_X52_Y30_N11
\ads_delay_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector122~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_count(11));

-- Location: LCCOMB_X52_Y30_N8
\ads_delay_count[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ads_delay_count[9]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ads_delay_count[9]~feeder_combout\);

-- Location: FF_X52_Y30_N9
\ads_delay_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ads_delay_count[9]~feeder_combout\,
	ena => \ads_return_delay.ads_pch8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_count(9));

-- Location: LCCOMB_X52_Y30_N4
\Equal1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~3_combout\ = (ads_delay_count(11) & (ads_delay_counter(11) & (ads_delay_counter(9) $ (!ads_delay_count(9))))) # (!ads_delay_count(11) & (!ads_delay_counter(11) & (ads_delay_counter(9) $ (!ads_delay_count(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_count(11),
	datab => ads_delay_counter(9),
	datac => ads_delay_count(9),
	datad => ads_delay_counter(11),
	combout => \Equal1~3_combout\);

-- Location: LCCOMB_X49_Y28_N16
\Selector117~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector117~0_combout\ = ((!\WideOr4~combout\ & ads_delay_count(18))) # (!\state_ads.ads_off~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr4~combout\,
	datab => \state_ads.ads_off~q\,
	datac => ads_delay_count(18),
	combout => \Selector117~0_combout\);

-- Location: FF_X49_Y28_N17
\ads_delay_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector117~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_count(18));

-- Location: LCCOMB_X52_Y30_N28
\Equal1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~2_combout\ = (ads_delay_count(11) & (ads_delay_counter(8) & (ads_delay_count(18) $ (!ads_delay_counter(6))))) # (!ads_delay_count(11) & (!ads_delay_counter(8) & (ads_delay_count(18) $ (!ads_delay_counter(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_count(11),
	datab => ads_delay_counter(8),
	datac => ads_delay_count(18),
	datad => ads_delay_counter(6),
	combout => \Equal1~2_combout\);

-- Location: LCCOMB_X52_Y30_N22
\Equal1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~4_combout\ = (\Equal1~0_combout\ & (\Equal1~1_combout\ & (\Equal1~3_combout\ & \Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~0_combout\,
	datab => \Equal1~1_combout\,
	datac => \Equal1~3_combout\,
	datad => \Equal1~2_combout\,
	combout => \Equal1~4_combout\);

-- Location: LCCOMB_X46_Y30_N0
\Selector31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector31~3_combout\ = (\Equal1~13_combout\ & (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (\Equal1~9_combout\ & \Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~13_combout\,
	datab => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datac => \Equal1~9_combout\,
	datad => \Equal1~4_combout\,
	combout => \Selector31~3_combout\);

-- Location: LCCOMB_X49_Y28_N24
\Selector104~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector104~0_combout\ = (\state_ads.ADS_TRANSMIT_CLRFLAG~q\) # ((\WideOr4~0_combout\ & (\ads_return_delay.ADS_TRANSMIT_END~q\ & !\state_ads.ADS_READ_CLRFLAG~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_TRANSMIT_CLRFLAG~q\,
	datab => \WideOr4~0_combout\,
	datac => \ads_return_delay.ADS_TRANSMIT_END~q\,
	datad => \state_ads.ADS_READ_CLRFLAG~q\,
	combout => \Selector104~0_combout\);

-- Location: FF_X49_Y28_N25
\ads_return_delay.ADS_TRANSMIT_END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector104~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_delay.ADS_TRANSMIT_END~q\);

-- Location: LCCOMB_X49_Y28_N18
\Selector36~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector36~0_combout\ = (\Selector31~3_combout\ & ((\ads_return_delay.ADS_TRANSMIT_END~q\) # ((\state_ads.ADS_TRANSMIT_END~q\ & \Selector88~1_combout\)))) # (!\Selector31~3_combout\ & (((\state_ads.ADS_TRANSMIT_END~q\ & \Selector88~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector31~3_combout\,
	datab => \ads_return_delay.ADS_TRANSMIT_END~q\,
	datac => \state_ads.ADS_TRANSMIT_END~q\,
	datad => \Selector88~1_combout\,
	combout => \Selector36~0_combout\);

-- Location: FF_X49_Y28_N19
\state_ads.ADS_TRANSMIT_END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector36~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_TRANSMIT_END~q\);

-- Location: LCCOMB_X47_Y31_N18
\Selector150~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector150~0_combout\ = (\state_ads.ads_c22~q\) # ((!\state_ads.ADS_WREG_START~q\ & (\Selector131~2_combout\ & \ads_return_transmit.ads_c23~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_START~q\,
	datab => \Selector131~2_combout\,
	datac => \ads_return_transmit.ads_c23~q\,
	datad => \state_ads.ads_c22~q\,
	combout => \Selector150~0_combout\);

-- Location: FF_X47_Y31_N19
\ads_return_transmit.ads_c23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector150~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.ads_c23~q\);

-- Location: LCCOMB_X47_Y31_N12
\Selector80~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector80~0_combout\ = (\state_ads.ADS_TRANSMIT_END~q\ & ((\ads_return_transmit.ads_c23~q\) # ((\Selector88~1_combout\ & \state_ads.ads_c23~q\)))) # (!\state_ads.ADS_TRANSMIT_END~q\ & (\Selector88~1_combout\ & (\state_ads.ads_c23~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_TRANSMIT_END~q\,
	datab => \Selector88~1_combout\,
	datac => \state_ads.ads_c23~q\,
	datad => \ads_return_transmit.ads_c23~q\,
	combout => \Selector80~0_combout\);

-- Location: FF_X47_Y31_N13
\state_ads.ads_c23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector80~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ads_c23~q\);

-- Location: LCCOMB_X47_Y31_N30
\Selector134~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector134~0_combout\ = (!\state_ads.ads_c23~q\ & (!\state_ads.ads_c12~q\ & !\state_ads.ads_c3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_c23~q\,
	datac => \state_ads.ads_c12~q\,
	datad => \state_ads.ads_c3~q\,
	combout => \Selector134~0_combout\);

-- Location: LCCOMB_X47_Y31_N6
\Selector131~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector131~0_combout\ = (!\state_ads.ads_c22~q\ & (!\state_ads.ads_c2~q\ & (!\state_ads.ads_c13~q\ & !\state_ads.ADS_WREG_NREG~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_c22~q\,
	datab => \state_ads.ads_c2~q\,
	datac => \state_ads.ads_c13~q\,
	datad => \state_ads.ADS_WREG_NREG~q\,
	combout => \Selector131~0_combout\);

-- Location: LCCOMB_X50_Y28_N10
\Selector131~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector131~1_combout\ = (!\state_ads.ADS_WREG_VERIFY_NREG~q\ & (!\state_ads.ADS_WREG_VERIFY_READ~q\ & (!\state_ads.ads_c20~q\ & !\state_ads.ADS_WREG_VERIFY_START~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_WREG_VERIFY_NREG~q\,
	datab => \state_ads.ADS_WREG_VERIFY_READ~q\,
	datac => \state_ads.ads_c20~q\,
	datad => \state_ads.ADS_WREG_VERIFY_START~q\,
	combout => \Selector131~1_combout\);

-- Location: LCCOMB_X50_Y28_N28
\Selector131~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector131~2_combout\ = (\Selector134~0_combout\ & (!\state_ads.ADS_WREG_WRITEVAL~q\ & (\Selector131~0_combout\ & \Selector131~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector134~0_combout\,
	datab => \state_ads.ADS_WREG_WRITEVAL~q\,
	datac => \Selector131~0_combout\,
	datad => \Selector131~1_combout\,
	combout => \Selector131~2_combout\);

-- Location: LCCOMB_X46_Y30_N28
\Selector144~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector144~0_combout\ = (\state_ads.ads_c13~q\) # ((\Selector131~2_combout\ & (!\state_ads.ADS_WREG_START~q\ & \ads_return_transmit.WAIT_FOR_DRDY~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector131~2_combout\,
	datab => \state_ads.ADS_WREG_START~q\,
	datac => \ads_return_transmit.WAIT_FOR_DRDY~q\,
	datad => \state_ads.ads_c13~q\,
	combout => \Selector144~0_combout\);

-- Location: FF_X46_Y30_N29
\ads_return_transmit.WAIT_FOR_DRDY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector144~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_transmit.WAIT_FOR_DRDY~q\);

-- Location: LCCOMB_X46_Y30_N22
\Selector55~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector55~0_combout\ = (\state_ads.WAIT_FOR_DRDY~q\ & (((\ads_return_transmit.WAIT_FOR_DRDY~q\ & \state_ads.ADS_TRANSMIT_END~q\)) # (!\ads_drdy~q\))) # (!\state_ads.WAIT_FOR_DRDY~q\ & (\ads_return_transmit.WAIT_FOR_DRDY~q\ & 
-- ((\state_ads.ADS_TRANSMIT_END~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.WAIT_FOR_DRDY~q\,
	datab => \ads_return_transmit.WAIT_FOR_DRDY~q\,
	datac => \ads_drdy~q\,
	datad => \state_ads.ADS_TRANSMIT_END~q\,
	combout => \Selector55~0_combout\);

-- Location: LCCOMB_X45_Y30_N0
\Add2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = ads_byte_counter(0) $ (VCC)
-- \Add2~1\ = CARRY(ads_byte_counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(0),
	datad => VCC,
	combout => \Add2~0_combout\,
	cout => \Add2~1\);

-- Location: LCCOMB_X46_Y29_N4
\Selector211~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector211~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~0_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(0) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(0),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector211~2_combout\);

-- Location: FF_X46_Y29_N5
\ads_byte_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector211~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(0));

-- Location: LCCOMB_X45_Y30_N2
\Add2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (ads_byte_counter(1) & (!\Add2~1\)) # (!ads_byte_counter(1) & ((\Add2~1\) # (GND)))
-- \Add2~3\ = CARRY((!\Add2~1\) # (!ads_byte_counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(1),
	datad => VCC,
	cin => \Add2~1\,
	combout => \Add2~2_combout\,
	cout => \Add2~3\);

-- Location: LCCOMB_X44_Y30_N0
\Selector210~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector210~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~2_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_INC~q\,
	datab => \state_ads.READING_BYTES_START~q\,
	datac => ads_byte_counter(1),
	datad => \Add2~2_combout\,
	combout => \Selector210~2_combout\);

-- Location: FF_X44_Y30_N1
\ads_byte_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector210~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(1));

-- Location: LCCOMB_X45_Y30_N4
\Add2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~4_combout\ = (ads_byte_counter(2) & (\Add2~3\ $ (GND))) # (!ads_byte_counter(2) & (!\Add2~3\ & VCC))
-- \Add2~5\ = CARRY((ads_byte_counter(2) & !\Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(2),
	datad => VCC,
	cin => \Add2~3\,
	combout => \Add2~4_combout\,
	cout => \Add2~5\);

-- Location: LCCOMB_X45_Y31_N30
\Selector209~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector209~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~4_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_START~q\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(2),
	datad => \Add2~4_combout\,
	combout => \Selector209~2_combout\);

-- Location: FF_X45_Y31_N31
\ads_byte_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector209~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(2));

-- Location: LCCOMB_X45_Y30_N6
\Add2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~6_combout\ = (ads_byte_counter(3) & (!\Add2~5\)) # (!ads_byte_counter(3) & ((\Add2~5\) # (GND)))
-- \Add2~7\ = CARRY((!\Add2~5\) # (!ads_byte_counter(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(3),
	datad => VCC,
	cin => \Add2~5\,
	combout => \Add2~6_combout\,
	cout => \Add2~7\);

-- Location: LCCOMB_X45_Y31_N2
\Selector208~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector208~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~6_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_START~q\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(3),
	datad => \Add2~6_combout\,
	combout => \Selector208~2_combout\);

-- Location: FF_X45_Y31_N3
\ads_byte_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector208~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(3));

-- Location: LCCOMB_X45_Y30_N8
\Add2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~8_combout\ = (ads_byte_counter(4) & (\Add2~7\ $ (GND))) # (!ads_byte_counter(4) & (!\Add2~7\ & VCC))
-- \Add2~9\ = CARRY((ads_byte_counter(4) & !\Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(4),
	datad => VCC,
	cin => \Add2~7\,
	combout => \Add2~8_combout\,
	cout => \Add2~9\);

-- Location: LCCOMB_X45_Y31_N24
\Selector207~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector207~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~8_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_START~q\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(4),
	datad => \Add2~8_combout\,
	combout => \Selector207~2_combout\);

-- Location: FF_X45_Y31_N25
\ads_byte_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector207~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(4));

-- Location: LCCOMB_X45_Y30_N10
\Add2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~10_combout\ = (ads_byte_counter(5) & (!\Add2~9\)) # (!ads_byte_counter(5) & ((\Add2~9\) # (GND)))
-- \Add2~11\ = CARRY((!\Add2~9\) # (!ads_byte_counter(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(5),
	datad => VCC,
	cin => \Add2~9\,
	combout => \Add2~10_combout\,
	cout => \Add2~11\);

-- Location: LCCOMB_X44_Y30_N2
\Selector206~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector206~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~10_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(5) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_INC~q\,
	datab => \Add2~10_combout\,
	datac => ads_byte_counter(5),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector206~2_combout\);

-- Location: FF_X44_Y30_N3
\ads_byte_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector206~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(5));

-- Location: LCCOMB_X45_Y30_N12
\Add2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~12_combout\ = (ads_byte_counter(6) & (\Add2~11\ $ (GND))) # (!ads_byte_counter(6) & (!\Add2~11\ & VCC))
-- \Add2~13\ = CARRY((ads_byte_counter(6) & !\Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(6),
	datad => VCC,
	cin => \Add2~11\,
	combout => \Add2~12_combout\,
	cout => \Add2~13\);

-- Location: LCCOMB_X44_Y30_N16
\Selector205~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector205~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~12_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(6) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_INC~q\,
	datab => \Add2~12_combout\,
	datac => ads_byte_counter(6),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector205~2_combout\);

-- Location: FF_X44_Y30_N17
\ads_byte_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector205~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(6));

-- Location: LCCOMB_X45_Y30_N14
\Add2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~14_combout\ = (ads_byte_counter(7) & (!\Add2~13\)) # (!ads_byte_counter(7) & ((\Add2~13\) # (GND)))
-- \Add2~15\ = CARRY((!\Add2~13\) # (!ads_byte_counter(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(7),
	datad => VCC,
	cin => \Add2~13\,
	combout => \Add2~14_combout\,
	cout => \Add2~15\);

-- Location: LCCOMB_X44_Y30_N6
\Selector204~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector204~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~14_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(7) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_INC~q\,
	datab => \Add2~14_combout\,
	datac => ads_byte_counter(7),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector204~2_combout\);

-- Location: FF_X44_Y30_N7
\ads_byte_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector204~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(7));

-- Location: LCCOMB_X45_Y30_N16
\Add2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~16_combout\ = (ads_byte_counter(8) & (\Add2~15\ $ (GND))) # (!ads_byte_counter(8) & (!\Add2~15\ & VCC))
-- \Add2~17\ = CARRY((ads_byte_counter(8) & !\Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(8),
	datad => VCC,
	cin => \Add2~15\,
	combout => \Add2~16_combout\,
	cout => \Add2~17\);

-- Location: LCCOMB_X49_Y29_N16
\Selector203~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector203~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~16_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(8) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~16_combout\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(8),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector203~2_combout\);

-- Location: FF_X49_Y29_N17
\ads_byte_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector203~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(8));

-- Location: LCCOMB_X45_Y30_N18
\Add2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~18_combout\ = (ads_byte_counter(9) & (!\Add2~17\)) # (!ads_byte_counter(9) & ((\Add2~17\) # (GND)))
-- \Add2~19\ = CARRY((!\Add2~17\) # (!ads_byte_counter(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(9),
	datad => VCC,
	cin => \Add2~17\,
	combout => \Add2~18_combout\,
	cout => \Add2~19\);

-- Location: LCCOMB_X49_Y29_N30
\Selector202~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector202~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~18_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_START~q\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(9),
	datad => \Add2~18_combout\,
	combout => \Selector202~2_combout\);

-- Location: FF_X49_Y29_N31
\ads_byte_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector202~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(9));

-- Location: LCCOMB_X45_Y30_N20
\Add2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~20_combout\ = (ads_byte_counter(10) & (\Add2~19\ $ (GND))) # (!ads_byte_counter(10) & (!\Add2~19\ & VCC))
-- \Add2~21\ = CARRY((ads_byte_counter(10) & !\Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(10),
	datad => VCC,
	cin => \Add2~19\,
	combout => \Add2~20_combout\,
	cout => \Add2~21\);

-- Location: LCCOMB_X49_Y29_N20
\Selector201~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector201~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~20_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_START~q\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(10),
	datad => \Add2~20_combout\,
	combout => \Selector201~2_combout\);

-- Location: FF_X49_Y29_N21
\ads_byte_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector201~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(10));

-- Location: LCCOMB_X45_Y30_N22
\Add2~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~22_combout\ = (ads_byte_counter(11) & (!\Add2~21\)) # (!ads_byte_counter(11) & ((\Add2~21\) # (GND)))
-- \Add2~23\ = CARRY((!\Add2~21\) # (!ads_byte_counter(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(11),
	datad => VCC,
	cin => \Add2~21\,
	combout => \Add2~22_combout\,
	cout => \Add2~23\);

-- Location: LCCOMB_X49_Y29_N26
\Selector200~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector200~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~22_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_START~q\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(11),
	datad => \Add2~22_combout\,
	combout => \Selector200~2_combout\);

-- Location: FF_X49_Y29_N27
\ads_byte_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector200~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(11));

-- Location: LCCOMB_X45_Y30_N24
\Add2~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~24_combout\ = (ads_byte_counter(12) & (\Add2~23\ $ (GND))) # (!ads_byte_counter(12) & (!\Add2~23\ & VCC))
-- \Add2~25\ = CARRY((ads_byte_counter(12) & !\Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(12),
	datad => VCC,
	cin => \Add2~23\,
	combout => \Add2~24_combout\,
	cout => \Add2~25\);

-- Location: LCCOMB_X44_Y30_N18
\Selector199~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector199~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~24_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_INC~q\,
	datab => \state_ads.READING_BYTES_START~q\,
	datac => ads_byte_counter(12),
	datad => \Add2~24_combout\,
	combout => \Selector199~2_combout\);

-- Location: FF_X44_Y30_N19
\ads_byte_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector199~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(12));

-- Location: LCCOMB_X45_Y30_N26
\Add2~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~26_combout\ = (ads_byte_counter(13) & (!\Add2~25\)) # (!ads_byte_counter(13) & ((\Add2~25\) # (GND)))
-- \Add2~27\ = CARRY((!\Add2~25\) # (!ads_byte_counter(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(13),
	datad => VCC,
	cin => \Add2~25\,
	combout => \Add2~26_combout\,
	cout => \Add2~27\);

-- Location: LCCOMB_X44_Y30_N24
\Selector198~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector198~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~26_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_INC~q\,
	datab => \state_ads.READING_BYTES_START~q\,
	datac => ads_byte_counter(13),
	datad => \Add2~26_combout\,
	combout => \Selector198~2_combout\);

-- Location: FF_X44_Y30_N25
\ads_byte_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector198~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(13));

-- Location: LCCOMB_X45_Y30_N28
\Add2~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~28_combout\ = (ads_byte_counter(14) & (\Add2~27\ $ (GND))) # (!ads_byte_counter(14) & (!\Add2~27\ & VCC))
-- \Add2~29\ = CARRY((ads_byte_counter(14) & !\Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(14),
	datad => VCC,
	cin => \Add2~27\,
	combout => \Add2~28_combout\,
	cout => \Add2~29\);

-- Location: LCCOMB_X44_Y30_N22
\Selector197~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector197~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~28_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_INC~q\,
	datab => \state_ads.READING_BYTES_START~q\,
	datac => ads_byte_counter(14),
	datad => \Add2~28_combout\,
	combout => \Selector197~2_combout\);

-- Location: FF_X44_Y30_N23
\ads_byte_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector197~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(14));

-- Location: LCCOMB_X45_Y30_N30
\Add2~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~30_combout\ = (ads_byte_counter(15) & (!\Add2~29\)) # (!ads_byte_counter(15) & ((\Add2~29\) # (GND)))
-- \Add2~31\ = CARRY((!\Add2~29\) # (!ads_byte_counter(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(15),
	datad => VCC,
	cin => \Add2~29\,
	combout => \Add2~30_combout\,
	cout => \Add2~31\);

-- Location: LCCOMB_X44_Y30_N12
\Selector196~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector196~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~30_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_INC~q\,
	datab => \state_ads.READING_BYTES_START~q\,
	datac => ads_byte_counter(15),
	datad => \Add2~30_combout\,
	combout => \Selector196~2_combout\);

-- Location: FF_X44_Y30_N13
\ads_byte_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector196~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(15));

-- Location: LCCOMB_X45_Y29_N0
\Add2~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~32_combout\ = (ads_byte_counter(16) & (\Add2~31\ $ (GND))) # (!ads_byte_counter(16) & (!\Add2~31\ & VCC))
-- \Add2~33\ = CARRY((ads_byte_counter(16) & !\Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(16),
	datad => VCC,
	cin => \Add2~31\,
	combout => \Add2~32_combout\,
	cout => \Add2~33\);

-- Location: LCCOMB_X44_Y30_N8
\Selector195~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector195~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~32_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(16) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_INC~q\,
	datab => \Add2~32_combout\,
	datac => ads_byte_counter(16),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector195~2_combout\);

-- Location: FF_X44_Y30_N9
\ads_byte_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector195~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(16));

-- Location: LCCOMB_X45_Y29_N2
\Add2~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~34_combout\ = (ads_byte_counter(17) & (!\Add2~33\)) # (!ads_byte_counter(17) & ((\Add2~33\) # (GND)))
-- \Add2~35\ = CARRY((!\Add2~33\) # (!ads_byte_counter(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(17),
	datad => VCC,
	cin => \Add2~33\,
	combout => \Add2~34_combout\,
	cout => \Add2~35\);

-- Location: LCCOMB_X44_Y30_N14
\Selector194~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector194~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~34_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_INC~q\,
	datab => \state_ads.READING_BYTES_START~q\,
	datac => ads_byte_counter(17),
	datad => \Add2~34_combout\,
	combout => \Selector194~2_combout\);

-- Location: FF_X44_Y30_N15
\ads_byte_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector194~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(17));

-- Location: LCCOMB_X45_Y29_N4
\Add2~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~36_combout\ = (ads_byte_counter(18) & (\Add2~35\ $ (GND))) # (!ads_byte_counter(18) & (!\Add2~35\ & VCC))
-- \Add2~37\ = CARRY((ads_byte_counter(18) & !\Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(18),
	datad => VCC,
	cin => \Add2~35\,
	combout => \Add2~36_combout\,
	cout => \Add2~37\);

-- Location: LCCOMB_X44_Y30_N20
\Selector193~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector193~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~36_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_INC~q\,
	datab => \state_ads.READING_BYTES_START~q\,
	datac => ads_byte_counter(18),
	datad => \Add2~36_combout\,
	combout => \Selector193~2_combout\);

-- Location: FF_X44_Y30_N21
\ads_byte_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector193~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(18));

-- Location: LCCOMB_X45_Y29_N6
\Add2~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~38_combout\ = (ads_byte_counter(19) & (!\Add2~37\)) # (!ads_byte_counter(19) & ((\Add2~37\) # (GND)))
-- \Add2~39\ = CARRY((!\Add2~37\) # (!ads_byte_counter(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(19),
	datad => VCC,
	cin => \Add2~37\,
	combout => \Add2~38_combout\,
	cout => \Add2~39\);

-- Location: LCCOMB_X44_Y30_N26
\Selector192~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector192~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~38_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_INC~q\,
	datab => \state_ads.READING_BYTES_START~q\,
	datac => ads_byte_counter(19),
	datad => \Add2~38_combout\,
	combout => \Selector192~2_combout\);

-- Location: FF_X44_Y30_N27
\ads_byte_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector192~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(19));

-- Location: LCCOMB_X45_Y29_N8
\Add2~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~40_combout\ = (ads_byte_counter(20) & (\Add2~39\ $ (GND))) # (!ads_byte_counter(20) & (!\Add2~39\ & VCC))
-- \Add2~41\ = CARRY((ads_byte_counter(20) & !\Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(20),
	datad => VCC,
	cin => \Add2~39\,
	combout => \Add2~40_combout\,
	cout => \Add2~41\);

-- Location: LCCOMB_X46_Y29_N0
\Selector191~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector191~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~40_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(20) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~40_combout\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(20),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector191~2_combout\);

-- Location: FF_X46_Y29_N1
\ads_byte_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector191~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(20));

-- Location: LCCOMB_X45_Y29_N10
\Add2~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~42_combout\ = (ads_byte_counter(21) & (!\Add2~41\)) # (!ads_byte_counter(21) & ((\Add2~41\) # (GND)))
-- \Add2~43\ = CARRY((!\Add2~41\) # (!ads_byte_counter(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(21),
	datad => VCC,
	cin => \Add2~41\,
	combout => \Add2~42_combout\,
	cout => \Add2~43\);

-- Location: LCCOMB_X46_Y29_N6
\Selector190~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector190~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~42_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(21) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~42_combout\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(21),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector190~2_combout\);

-- Location: FF_X46_Y29_N7
\ads_byte_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector190~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(21));

-- Location: LCCOMB_X45_Y29_N12
\Add2~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~44_combout\ = (ads_byte_counter(22) & (\Add2~43\ $ (GND))) # (!ads_byte_counter(22) & (!\Add2~43\ & VCC))
-- \Add2~45\ = CARRY((ads_byte_counter(22) & !\Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(22),
	datad => VCC,
	cin => \Add2~43\,
	combout => \Add2~44_combout\,
	cout => \Add2~45\);

-- Location: LCCOMB_X46_Y29_N20
\Selector189~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector189~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~44_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(22) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~44_combout\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(22),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector189~2_combout\);

-- Location: FF_X46_Y29_N21
\ads_byte_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector189~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(22));

-- Location: LCCOMB_X45_Y29_N14
\Add2~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~46_combout\ = (ads_byte_counter(23) & (!\Add2~45\)) # (!ads_byte_counter(23) & ((\Add2~45\) # (GND)))
-- \Add2~47\ = CARRY((!\Add2~45\) # (!ads_byte_counter(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(23),
	datad => VCC,
	cin => \Add2~45\,
	combout => \Add2~46_combout\,
	cout => \Add2~47\);

-- Location: LCCOMB_X46_Y29_N2
\Selector188~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector188~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~46_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(23) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~46_combout\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(23),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector188~2_combout\);

-- Location: FF_X46_Y29_N3
\ads_byte_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector188~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(23));

-- Location: LCCOMB_X46_Y29_N18
\Equal3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal3~4_combout\ = (!ads_byte_counter(21) & (!ads_byte_counter(22) & (!ads_byte_counter(23) & !ads_byte_counter(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(21),
	datab => ads_byte_counter(22),
	datac => ads_byte_counter(23),
	datad => ads_byte_counter(20),
	combout => \Equal3~4_combout\);

-- Location: LCCOMB_X45_Y29_N16
\Add2~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~48_combout\ = (ads_byte_counter(24) & (\Add2~47\ $ (GND))) # (!ads_byte_counter(24) & (!\Add2~47\ & VCC))
-- \Add2~49\ = CARRY((ads_byte_counter(24) & !\Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(24),
	datad => VCC,
	cin => \Add2~47\,
	combout => \Add2~48_combout\,
	cout => \Add2~49\);

-- Location: LCCOMB_X46_Y29_N30
\Selector187~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector187~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~48_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(24) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~48_combout\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(24),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector187~2_combout\);

-- Location: FF_X46_Y29_N31
\ads_byte_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector187~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(24));

-- Location: LCCOMB_X45_Y29_N18
\Add2~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~50_combout\ = (ads_byte_counter(25) & (!\Add2~49\)) # (!ads_byte_counter(25) & ((\Add2~49\) # (GND)))
-- \Add2~51\ = CARRY((!\Add2~49\) # (!ads_byte_counter(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(25),
	datad => VCC,
	cin => \Add2~49\,
	combout => \Add2~50_combout\,
	cout => \Add2~51\);

-- Location: LCCOMB_X46_Y29_N12
\Selector186~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector186~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~50_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_START~q\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(25),
	datad => \Add2~50_combout\,
	combout => \Selector186~2_combout\);

-- Location: FF_X46_Y29_N13
\ads_byte_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector186~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(25));

-- Location: LCCOMB_X45_Y29_N20
\Add2~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~52_combout\ = (ads_byte_counter(26) & (\Add2~51\ $ (GND))) # (!ads_byte_counter(26) & (!\Add2~51\ & VCC))
-- \Add2~53\ = CARRY((ads_byte_counter(26) & !\Add2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(26),
	datad => VCC,
	cin => \Add2~51\,
	combout => \Add2~52_combout\,
	cout => \Add2~53\);

-- Location: LCCOMB_X46_Y29_N26
\Selector185~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector185~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~52_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_START~q\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(26),
	datad => \Add2~52_combout\,
	combout => \Selector185~2_combout\);

-- Location: FF_X46_Y29_N27
\ads_byte_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector185~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(26));

-- Location: LCCOMB_X45_Y29_N22
\Add2~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~54_combout\ = (ads_byte_counter(27) & (!\Add2~53\)) # (!ads_byte_counter(27) & ((\Add2~53\) # (GND)))
-- \Add2~55\ = CARRY((!\Add2~53\) # (!ads_byte_counter(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(27),
	datad => VCC,
	cin => \Add2~53\,
	combout => \Add2~54_combout\,
	cout => \Add2~55\);

-- Location: LCCOMB_X49_Y29_N0
\Selector184~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector184~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~54_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_START~q\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(27),
	datad => \Add2~54_combout\,
	combout => \Selector184~2_combout\);

-- Location: FF_X49_Y29_N1
\ads_byte_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector184~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(27));

-- Location: LCCOMB_X46_Y29_N16
\Equal3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal3~3_combout\ = (!ads_byte_counter(26) & (!ads_byte_counter(25) & (!ads_byte_counter(24) & !ads_byte_counter(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(26),
	datab => ads_byte_counter(25),
	datac => ads_byte_counter(24),
	datad => ads_byte_counter(27),
	combout => \Equal3~3_combout\);

-- Location: LCCOMB_X49_Y29_N18
\Equal3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal3~7_combout\ = (!ads_byte_counter(9) & (!ads_byte_counter(10) & (!ads_byte_counter(11) & !ads_byte_counter(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(9),
	datab => ads_byte_counter(10),
	datac => ads_byte_counter(11),
	datad => ads_byte_counter(8),
	combout => \Equal3~7_combout\);

-- Location: LCCOMB_X44_Y30_N28
\Equal3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal3~8_combout\ = (!ads_byte_counter(7) & (!ads_byte_counter(6) & (ads_byte_counter(4) & !ads_byte_counter(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(7),
	datab => ads_byte_counter(6),
	datac => ads_byte_counter(4),
	datad => ads_byte_counter(5),
	combout => \Equal3~8_combout\);

-- Location: LCCOMB_X44_Y30_N4
\Equal3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal3~6_combout\ = (!ads_byte_counter(15) & (!ads_byte_counter(13) & (!ads_byte_counter(14) & !ads_byte_counter(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(15),
	datab => ads_byte_counter(13),
	datac => ads_byte_counter(14),
	datad => ads_byte_counter(12),
	combout => \Equal3~6_combout\);

-- Location: LCCOMB_X44_Y30_N10
\Equal3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal3~5_combout\ = (!ads_byte_counter(19) & (!ads_byte_counter(18) & (!ads_byte_counter(17) & !ads_byte_counter(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(19),
	datab => ads_byte_counter(18),
	datac => ads_byte_counter(17),
	datad => ads_byte_counter(16),
	combout => \Equal3~5_combout\);

-- Location: LCCOMB_X44_Y30_N30
\Equal3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal3~9_combout\ = (\Equal3~7_combout\ & (\Equal3~8_combout\ & (\Equal3~6_combout\ & \Equal3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~7_combout\,
	datab => \Equal3~8_combout\,
	datac => \Equal3~6_combout\,
	datad => \Equal3~5_combout\,
	combout => \Equal3~9_combout\);

-- Location: LCCOMB_X45_Y31_N4
\Equal3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = (ads_byte_counter(1) & ads_byte_counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ads_byte_counter(1),
	datad => ads_byte_counter(0),
	combout => \Equal3~0_combout\);

-- Location: LCCOMB_X45_Y29_N24
\Add2~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~56_combout\ = (ads_byte_counter(28) & (\Add2~55\ $ (GND))) # (!ads_byte_counter(28) & (!\Add2~55\ & VCC))
-- \Add2~57\ = CARRY((ads_byte_counter(28) & !\Add2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(28),
	datad => VCC,
	cin => \Add2~55\,
	combout => \Add2~56_combout\,
	cout => \Add2~57\);

-- Location: LCCOMB_X49_Y29_N12
\Selector183~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector183~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~56_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(28) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~56_combout\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(28),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector183~2_combout\);

-- Location: FF_X49_Y29_N13
\ads_byte_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector183~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(28));

-- Location: LCCOMB_X45_Y29_N26
\Add2~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~58_combout\ = (ads_byte_counter(29) & (!\Add2~57\)) # (!ads_byte_counter(29) & ((\Add2~57\) # (GND)))
-- \Add2~59\ = CARRY((!\Add2~57\) # (!ads_byte_counter(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(29),
	datad => VCC,
	cin => \Add2~57\,
	combout => \Add2~58_combout\,
	cout => \Add2~59\);

-- Location: LCCOMB_X49_Y29_N2
\Selector182~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector182~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~58_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(29) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~58_combout\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(29),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector182~2_combout\);

-- Location: FF_X49_Y29_N3
\ads_byte_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector182~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(29));

-- Location: LCCOMB_X45_Y29_N28
\Add2~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~60_combout\ = (ads_byte_counter(30) & (\Add2~59\ $ (GND))) # (!ads_byte_counter(30) & (!\Add2~59\ & VCC))
-- \Add2~61\ = CARRY((ads_byte_counter(30) & !\Add2~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(30),
	datad => VCC,
	cin => \Add2~59\,
	combout => \Add2~60_combout\,
	cout => \Add2~61\);

-- Location: LCCOMB_X49_Y29_N8
\Selector181~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector181~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (\Add2~60_combout\)) # (!\state_ads.READING_BYTES_INC~q\ & (((ads_byte_counter(30) & !\state_ads.READING_BYTES_START~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~60_combout\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(30),
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \Selector181~2_combout\);

-- Location: FF_X49_Y29_N9
\ads_byte_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector181~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(30));

-- Location: LCCOMB_X45_Y29_N30
\Add2~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~62_combout\ = \Add2~61\ $ (ads_byte_counter(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => ads_byte_counter(31),
	cin => \Add2~61\,
	combout => \Add2~62_combout\);

-- Location: LCCOMB_X46_Y29_N22
\Selector180~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector180~2_combout\ = (\state_ads.READING_BYTES_INC~q\ & (((\Add2~62_combout\)))) # (!\state_ads.READING_BYTES_INC~q\ & (!\state_ads.READING_BYTES_START~q\ & (ads_byte_counter(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_START~q\,
	datab => \state_ads.READING_BYTES_INC~q\,
	datac => ads_byte_counter(31),
	datad => \Add2~62_combout\,
	combout => \Selector180~2_combout\);

-- Location: FF_X46_Y29_N23
\ads_byte_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector180~2_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_counter(31));

-- Location: LCCOMB_X49_Y29_N22
\Equal3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal3~1_combout\ = (!ads_byte_counter(29) & (!ads_byte_counter(30) & (!ads_byte_counter(31) & !ads_byte_counter(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(29),
	datab => ads_byte_counter(30),
	datac => ads_byte_counter(31),
	datad => ads_byte_counter(28),
	combout => \Equal3~1_combout\);

-- Location: LCCOMB_X46_Y29_N24
\Equal3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal3~2_combout\ = (ads_byte_counter(3) & (!ads_byte_counter(2) & (\Equal3~0_combout\ & \Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(3),
	datab => ads_byte_counter(2),
	datac => \Equal3~0_combout\,
	datad => \Equal3~1_combout\,
	combout => \Equal3~2_combout\);

-- Location: LCCOMB_X46_Y29_N28
\Equal3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal3~10_combout\ = (\Equal3~4_combout\ & (\Equal3~3_combout\ & (\Equal3~9_combout\ & \Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~4_combout\,
	datab => \Equal3~3_combout\,
	datac => \Equal3~9_combout\,
	datad => \Equal3~2_combout\,
	combout => \Equal3~10_combout\);

-- Location: LCCOMB_X47_Y29_N4
\ads_return_read.READING_BYTES_STORING~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ads_return_read.READING_BYTES_STORING~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ads_return_read.READING_BYTES_STORING~feeder_combout\);

-- Location: FF_X47_Y29_N5
\ads_return_read.READING_BYTES_STORING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ads_return_read.READING_BYTES_STORING~feeder_combout\,
	ena => \ads_return_read.ads_pch8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_return_read.READING_BYTES_STORING~q\);

-- Location: LCCOMB_X49_Y27_N18
\Selector53~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector53~0_combout\ = (\state_ads.ADS_READ_END~q\ & ((\ads_return_read.READING_BYTES_STORING~q\) # ((\state_ads.READING_BYTES_STORING~q\ & \Selector88~1_combout\)))) # (!\state_ads.ADS_READ_END~q\ & (((\state_ads.READING_BYTES_STORING~q\ & 
-- \Selector88~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_READ_END~q\,
	datab => \ads_return_read.READING_BYTES_STORING~q\,
	datac => \state_ads.READING_BYTES_STORING~q\,
	datad => \Selector88~1_combout\,
	combout => \Selector53~0_combout\);

-- Location: FF_X49_Y27_N19
\state_ads.READING_BYTES_STORING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector53~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.READING_BYTES_STORING~q\);

-- Location: LCCOMB_X46_Y29_N8
\Selector51~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector51~0_combout\ = (\Selector49~2_combout\ & ((\state_ads.READING_BYTES_END~q\) # ((\Equal3~10_combout\ & \state_ads.READING_BYTES_STORING~q\)))) # (!\Selector49~2_combout\ & (\Equal3~10_combout\ & ((\state_ads.READING_BYTES_STORING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector49~2_combout\,
	datab => \Equal3~10_combout\,
	datac => \state_ads.READING_BYTES_END~q\,
	datad => \state_ads.READING_BYTES_STORING~q\,
	combout => \Selector51~0_combout\);

-- Location: FF_X46_Y29_N9
\state_ads.READING_BYTES_END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector51~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.READING_BYTES_END~q\);

-- Location: LCCOMB_X46_Y30_N24
\Selector40~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector40~0_combout\ = (\state_ads.READING_BYTES_END~q\) # ((!\sumador|sum_ready~q\ & \state_ads.ADS_WAIT_SUM~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|sum_ready~q\,
	datab => \state_ads.READING_BYTES_END~q\,
	datac => \state_ads.ADS_WAIT_SUM~q\,
	combout => \Selector40~0_combout\);

-- Location: FF_X46_Y30_N25
\state_ads.ADS_WAIT_SUM\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector40~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_WAIT_SUM~q\);

-- Location: LCCOMB_X46_Y30_N20
\Selector178~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector178~0_combout\ = (\state_ads.READING_BYTES_END~q\) # ((!\state_ads.WAIT_FOR_DRDY~q\ & (\sumador_data_en~q\ & !\state_ads.ADS_WAIT_SUM~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.WAIT_FOR_DRDY~q\,
	datab => \state_ads.READING_BYTES_END~q\,
	datac => \sumador_data_en~q\,
	datad => \state_ads.ADS_WAIT_SUM~q\,
	combout => \Selector178~0_combout\);

-- Location: FF_X46_Y30_N21
sumador_data_en : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector178~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador_data_en~q\);

-- Location: LCCOMB_X47_Y26_N6
\sumador|b1[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[0]~0_combout\ = (\sumador_data_en~q\ & !\sumador|state_sum.SUM_WAIT_EN~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumador_data_en~q\,
	datad => \sumador|state_sum.SUM_WAIT_EN~q\,
	combout => \sumador|b1[0]~0_combout\);

-- Location: FF_X47_Y26_N7
\sumador|state_sum.SUM_CVT_S24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[0]~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|state_sum.SUM_CVT_S24~q\);

-- Location: FF_X44_Y25_N27
\sumador|state_sum.SUM_CVT_S32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|state_sum.SUM_CVT_S24~q\,
	sload => VCC,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|state_sum.SUM_CVT_S32~q\);

-- Location: FF_X44_Y25_N29
\sumador|state_sum.SUM_SUM1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|state_sum.SUM_CVT_S32~q\,
	sload => VCC,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|state_sum.SUM_SUM1~q\);

-- Location: LCCOMB_X44_Y25_N30
\sumador|state_sum.SUM_SUMOUT~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|state_sum.SUM_SUMOUT~feeder_combout\ = \sumador|state_sum.SUM_SUM1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|state_sum.SUM_SUM1~q\,
	combout => \sumador|state_sum.SUM_SUMOUT~feeder_combout\);

-- Location: FF_X44_Y25_N31
\sumador|state_sum.SUM_SUMOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|state_sum.SUM_SUMOUT~feeder_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|state_sum.SUM_SUMOUT~q\);

-- Location: FF_X47_Y26_N13
\sumador|state_sum.SUM_CVT_SUMOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|state_sum.SUM_SUMOUT~q\,
	sload => VCC,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|state_sum.SUM_CVT_SUMOUT~q\);

-- Location: LCCOMB_X47_Y26_N0
\sumador|state_sum.SUM_NOTIFY~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|state_sum.SUM_NOTIFY~feeder_combout\ = \sumador|state_sum.SUM_CVT_SUMOUT~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|state_sum.SUM_CVT_SUMOUT~q\,
	combout => \sumador|state_sum.SUM_NOTIFY~feeder_combout\);

-- Location: FF_X47_Y26_N1
\sumador|state_sum.SUM_NOTIFY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|state_sum.SUM_NOTIFY~feeder_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|state_sum.SUM_NOTIFY~q\);

-- Location: LCCOMB_X47_Y26_N18
\sumador|Selector1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Selector1~0_combout\ = (!\sumador|state_sum.SUM_NOTIFY~q\ & ((\sumador_data_en~q\) # (\sumador|state_sum.SUM_WAIT_EN~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumador_data_en~q\,
	datac => \sumador|state_sum.SUM_WAIT_EN~q\,
	datad => \sumador|state_sum.SUM_NOTIFY~q\,
	combout => \sumador|Selector1~0_combout\);

-- Location: FF_X47_Y26_N19
\sumador|state_sum.SUM_WAIT_EN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|Selector1~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|state_sum.SUM_WAIT_EN~q\);

-- Location: LCCOMB_X46_Y31_N24
\sumador|Selector0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Selector0~0_combout\ = (\sumador|state_sum.SUM_NOTIFY~q\) # ((\sumador|state_sum.SUM_WAIT_EN~q\ & \sumador|sum_ready~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumador|state_sum.SUM_WAIT_EN~q\,
	datac => \sumador|sum_ready~q\,
	datad => \sumador|state_sum.SUM_NOTIFY~q\,
	combout => \sumador|Selector0~0_combout\);

-- Location: CLKCTRL_G17
\master_reset~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \master_reset~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \master_reset~clkctrl_outclk\);

-- Location: FF_X46_Y31_N25
\sumador|sum_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|Selector0~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|sum_ready~q\);

-- Location: LCCOMB_X46_Y30_N26
\Selector54~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector54~0_combout\ = (\sumador|sum_ready~q\ & ((\state_ads.ADS_WAIT_SUM~q\) # ((\Selector88~1_combout\ & \state_ads.READING_BYTES_TX~q\)))) # (!\sumador|sum_ready~q\ & (\Selector88~1_combout\ & (\state_ads.READING_BYTES_TX~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|sum_ready~q\,
	datab => \Selector88~1_combout\,
	datac => \state_ads.READING_BYTES_TX~q\,
	datad => \state_ads.ADS_WAIT_SUM~q\,
	combout => \Selector54~0_combout\);

-- Location: FF_X46_Y30_N27
\state_ads.READING_BYTES_TX\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector54~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.READING_BYTES_TX~q\);

-- Location: LCCOMB_X46_Y30_N10
\Selector55~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector55~1_combout\ = (\Selector55~0_combout\) # (\state_ads.READING_BYTES_TX~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector55~0_combout\,
	datac => \state_ads.READING_BYTES_TX~q\,
	combout => \Selector55~1_combout\);

-- Location: FF_X46_Y30_N11
\state_ads.WAIT_FOR_DRDY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector55~1_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.WAIT_FOR_DRDY~q\);

-- Location: LCCOMB_X46_Y30_N18
\Selector49~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector49~0_combout\ = (\state_ads.ADS_DELAY_IN_PROGRESS~q\ & (((!\Equal1~4_combout\) # (!\Equal1~9_combout\)) # (!\Equal1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~13_combout\,
	datab => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datac => \Equal1~9_combout\,
	datad => \Equal1~4_combout\,
	combout => \Selector49~0_combout\);

-- Location: LCCOMB_X46_Y30_N12
\Selector49~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector49~1_combout\ = (\state_ads.ADS_WAIT_SUM~q\ & (!\sumador|sum_ready~q\)) # (!\state_ads.ADS_WAIT_SUM~q\ & (((\ads_drdy~q\ & \state_ads.ADS_DRDY_PRE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|sum_ready~q\,
	datab => \state_ads.ADS_WAIT_SUM~q\,
	datac => \ads_drdy~q\,
	datad => \state_ads.ADS_DRDY_PRE~q\,
	combout => \Selector49~1_combout\);

-- Location: LCCOMB_X46_Y30_N4
\Selector49~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector49~2_combout\ = (\Selector49~0_combout\) # ((\state_ads.WAIT_FOR_DRDY~q\ & (!\ads_drdy~q\)) # (!\state_ads.WAIT_FOR_DRDY~q\ & ((\Selector49~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.WAIT_FOR_DRDY~q\,
	datab => \Selector49~0_combout\,
	datac => \ads_drdy~q\,
	datad => \Selector49~1_combout\,
	combout => \Selector49~2_combout\);

-- Location: LCCOMB_X46_Y29_N14
\Selector52~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector52~0_combout\ = (\Selector49~2_combout\ & ((\state_ads.READING_BYTES_INC~q\) # ((!\Equal3~10_combout\ & \state_ads.READING_BYTES_STORING~q\)))) # (!\Selector49~2_combout\ & (!\Equal3~10_combout\ & ((\state_ads.READING_BYTES_STORING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector49~2_combout\,
	datab => \Equal3~10_combout\,
	datac => \state_ads.READING_BYTES_INC~q\,
	datad => \state_ads.READING_BYTES_STORING~q\,
	combout => \Selector52~0_combout\);

-- Location: FF_X46_Y29_N15
\state_ads.READING_BYTES_INC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector52~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.READING_BYTES_INC~q\);

-- Location: LCCOMB_X49_Y29_N28
\state_ads~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \state_ads~196_combout\ = (\state_ads.READING_BYTES_INC~q\) # (\state_ads.READING_BYTES_START~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state_ads.READING_BYTES_INC~q\,
	datad => \state_ads.READING_BYTES_START~q\,
	combout => \state_ads~196_combout\);

-- Location: FF_X49_Y29_N29
\state_ads.READING_BYTES\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \state_ads~196_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.READING_BYTES~q\);

-- Location: LCCOMB_X49_Y29_N6
\state_ads.ADS_READ_START~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \state_ads.ADS_READ_START~feeder_combout\ = \state_ads.READING_BYTES~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \state_ads.READING_BYTES~q\,
	combout => \state_ads.ADS_READ_START~feeder_combout\);

-- Location: FF_X49_Y29_N7
\state_ads.ADS_READ_START\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \state_ads.ADS_READ_START~feeder_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_READ_START~q\);

-- Location: FF_X49_Y27_N7
\state_ads.ADS_READ_CLRFLAG\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \state_ads.ADS_READ_START~q\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_READ_CLRFLAG~q\);

-- Location: LCCOMB_X49_Y28_N30
WideOr4 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr4~combout\ = (\state_ads.ADS_READ_CLRFLAG~q\) # ((\state_ads.ADS_TRANSMIT_CLRFLAG~q\) # (!\WideOr4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state_ads.ADS_READ_CLRFLAG~q\,
	datac => \WideOr4~0_combout\,
	datad => \state_ads.ADS_TRANSMIT_CLRFLAG~q\,
	combout => \WideOr4~combout\);

-- Location: LCCOMB_X52_Y29_N30
\Selector120~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector120~0_combout\ = (\state_ads.ads_c1~q\) # ((\state_ads.ads_c21~q\) # ((!\WideOr4~combout\ & ads_delay_count(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr4~combout\,
	datab => \state_ads.ads_c1~q\,
	datac => ads_delay_count(15),
	datad => \state_ads.ads_c21~q\,
	combout => \Selector120~0_combout\);

-- Location: FF_X52_Y29_N31
\ads_delay_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector120~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_count(15));

-- Location: LCCOMB_X52_Y29_N22
\Equal1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~7_combout\ = (ads_delay_count(15) & (ads_delay_counter(21) & (ads_delay_count(18) $ (!ads_delay_counter(18))))) # (!ads_delay_count(15) & (!ads_delay_counter(21) & (ads_delay_count(18) $ (!ads_delay_counter(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_count(15),
	datab => ads_delay_counter(21),
	datac => ads_delay_count(18),
	datad => ads_delay_counter(18),
	combout => \Equal1~7_combout\);

-- Location: LCCOMB_X49_Y27_N24
\Selector121~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector121~0_combout\ = ((ads_delay_count(14) & (!\state_ads.ADS_TRANSMIT_CLRFLAG~q\ & !\state_ads.ADS_READ_CLRFLAG~q\))) # (!\WideOr4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_count(14),
	datab => \state_ads.ADS_TRANSMIT_CLRFLAG~q\,
	datac => \state_ads.ADS_READ_CLRFLAG~q\,
	datad => \WideOr4~0_combout\,
	combout => \Selector121~0_combout\);

-- Location: LCCOMB_X52_Y27_N8
\ads_delay_count[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ads_delay_count[14]~feeder_combout\ = \Selector121~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector121~0_combout\,
	combout => \ads_delay_count[14]~feeder_combout\);

-- Location: FF_X52_Y27_N9
\ads_delay_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ads_delay_count[14]~feeder_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_delay_count(14));

-- Location: LCCOMB_X52_Y29_N16
\Equal1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~6_combout\ = (ads_delay_counter(17) & (ads_delay_counter(19) & (ads_delay_counter(16) & ads_delay_count(14)))) # (!ads_delay_counter(17) & (!ads_delay_counter(19) & (!ads_delay_counter(16) & !ads_delay_count(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(17),
	datab => ads_delay_counter(19),
	datac => ads_delay_counter(16),
	datad => ads_delay_count(14),
	combout => \Equal1~6_combout\);

-- Location: LCCOMB_X52_Y29_N4
\Equal1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~8_combout\ = (ads_delay_counter(24) & (ads_delay_counter(23) & (ads_delay_count(15) & ads_delay_counter(22)))) # (!ads_delay_counter(24) & (!ads_delay_counter(23) & (!ads_delay_count(15) & !ads_delay_counter(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_counter(24),
	datab => ads_delay_counter(23),
	datac => ads_delay_count(15),
	datad => ads_delay_counter(22),
	combout => \Equal1~8_combout\);

-- Location: LCCOMB_X52_Y29_N24
\Equal1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~5_combout\ = (ads_delay_count(14) & (ads_delay_counter(14) & (ads_delay_counter(15) $ (!ads_delay_count(15))))) # (!ads_delay_count(14) & (!ads_delay_counter(14) & (ads_delay_counter(15) $ (!ads_delay_count(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_delay_count(14),
	datab => ads_delay_counter(15),
	datac => ads_delay_count(15),
	datad => ads_delay_counter(14),
	combout => \Equal1~5_combout\);

-- Location: LCCOMB_X52_Y29_N14
\Equal1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~9_combout\ = (\Equal1~7_combout\ & (\Equal1~6_combout\ & (\Equal1~8_combout\ & \Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~7_combout\,
	datab => \Equal1~6_combout\,
	datac => \Equal1~8_combout\,
	datad => \Equal1~5_combout\,
	combout => \Equal1~9_combout\);

-- Location: LCCOMB_X51_Y30_N0
\Equal1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~14_combout\ = (\Equal1~9_combout\ & (\Equal1~13_combout\ & \Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~9_combout\,
	datac => \Equal1~13_combout\,
	datad => \Equal1~4_combout\,
	combout => \Equal1~14_combout\);

-- Location: LCCOMB_X46_Y30_N30
\Selector88~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector88~0_combout\ = (\Equal1~14_combout\ & (((!\sumador|sum_ready~q\ & \state_ads.ADS_WAIT_SUM~q\)))) # (!\Equal1~14_combout\ & ((\state_ads.ADS_DELAY_IN_PROGRESS~q\) # ((!\sumador|sum_ready~q\ & \state_ads.ADS_WAIT_SUM~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~14_combout\,
	datab => \state_ads.ADS_DELAY_IN_PROGRESS~q\,
	datac => \sumador|sum_ready~q\,
	datad => \state_ads.ADS_WAIT_SUM~q\,
	combout => \Selector88~0_combout\);

-- Location: LCCOMB_X46_Y30_N6
\Selector56~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector56~2_combout\ = (\ads_drdy~q\ & (((\state_ads.ADS_DRDY_PRE~q\) # (\state_ads.WAIT_FOR_DRDY~q\)))) # (!\ads_drdy~q\ & (\state_ads.ADS_DRDY_PRE~q\ & ((\Selector88~0_combout\) # (\state_ads.WAIT_FOR_DRDY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector88~0_combout\,
	datab => \ads_drdy~q\,
	datac => \state_ads.ADS_DRDY_PRE~q\,
	datad => \state_ads.WAIT_FOR_DRDY~q\,
	combout => \Selector56~2_combout\);

-- Location: FF_X46_Y30_N7
\state_ads.ADS_DRDY_PRE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector56~2_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.ADS_DRDY_PRE~q\);

-- Location: LCCOMB_X46_Y29_N10
\Selector50~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector50~0_combout\ = (\state_ads.ADS_DRDY_PRE~q\ & (((\state_ads.READING_BYTES_START~q\ & \Selector88~1_combout\)) # (!\ads_drdy~q\))) # (!\state_ads.ADS_DRDY_PRE~q\ & (((\state_ads.READING_BYTES_START~q\ & \Selector88~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_DRDY_PRE~q\,
	datab => \ads_drdy~q\,
	datac => \state_ads.READING_BYTES_START~q\,
	datad => \Selector88~1_combout\,
	combout => \Selector50~0_combout\);

-- Location: FF_X46_Y29_N11
\state_ads.READING_BYTES_START\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector50~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_ads.READING_BYTES_START~q\);

-- Location: LCCOMB_X46_Y30_N2
\Selector177~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector177~0_combout\ = (!\state_ads.WAIT_FOR_DRDY~q\ & (!\state_ads.READING_BYTES_END~q\ & !\state_ads.ADS_DRDY_PRE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.WAIT_FOR_DRDY~q\,
	datac => \state_ads.READING_BYTES_END~q\,
	datad => \state_ads.ADS_DRDY_PRE~q\,
	combout => \Selector177~0_combout\);

-- Location: LCCOMB_X49_Y29_N24
\Selector177~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector177~1_combout\ = (!\state_ads.READING_BYTES_START~q\ & ((debugA(0)) # (!\Selector177~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_START~q\,
	datac => debugA(0),
	datad => \Selector177~0_combout\,
	combout => \Selector177~1_combout\);

-- Location: FF_X49_Y29_N25
\debugA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector177~1_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debugA(0));

-- Location: LCCOMB_X49_Y29_N10
\debugA[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \debugA[1]~0_combout\ = (\state_ads.READING_BYTES_START~q\) # ((debugA(1)) # (!\Selector177~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_START~q\,
	datac => debugA(1),
	datad => \Selector177~0_combout\,
	combout => \debugA[1]~0_combout\);

-- Location: FF_X49_Y29_N11
\debugA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \debugA[1]~0_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => debugA(1));

-- Location: LCCOMB_X49_Y28_N12
\GPIO~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \GPIO~72_combout\ = (\GPIO[8]~reg0_q\) # (\state_ads.ads_c13~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \GPIO[8]~reg0_q\,
	datad => \state_ads.ads_c13~q\,
	combout => \GPIO~72_combout\);

-- Location: FF_X49_Y28_N13
\GPIO[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GPIO~72_combout\,
	clrn => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GPIO[8]~reg0_q\);

-- Location: LCCOMB_X49_Y28_N6
\Selector152~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector152~0_combout\ = (\state_ads.ads_c1~q\) # ((\state_ads.ads_off~q\ & \ads_rp~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state_ads.ads_off~q\,
	datac => \ads_rp~q\,
	datad => \state_ads.ads_c1~q\,
	combout => \Selector152~0_combout\);

-- Location: FF_X49_Y28_N7
ads_rp : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector152~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ads_rp~q\);

-- Location: LCCOMB_X42_Y23_N12
\spi1|Equal4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Equal4~0_combout\ = (!\spi1|state_reg\(1) & (!\spi1|state_reg\(0) & (!\spi1|state_reg\(3) & !\spi1|state_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|state_reg\(1),
	datab => \spi1|state_reg\(0),
	datac => \spi1|state_reg\(3),
	datad => \spi1|state_reg\(2),
	combout => \spi1|Equal4~0_combout\);

-- Location: LCCOMB_X49_Y27_N20
\Selector130~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector130~0_combout\ = (\WideOr7~combout\ & (ads_wreg_val(7) & ((\state_ads.ADS_WREG_WRITEVAL~q\)))) # (!\WideOr7~combout\ & ((ads_byte_to_send(7)) # ((ads_wreg_val(7) & \state_ads.ADS_WREG_WRITEVAL~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr7~combout\,
	datab => ads_wreg_val(7),
	datac => ads_byte_to_send(7),
	datad => \state_ads.ADS_WREG_WRITEVAL~q\,
	combout => \Selector130~0_combout\);

-- Location: FF_X49_Y27_N21
\ads_byte_to_send[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector130~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ads_byte_to_send(7));

-- Location: LCCOMB_X49_Y27_N12
\Selector95~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector95~0_combout\ = (\state_ads.ADS_TRANSMIT_START~q\ & (((ads_byte_to_send(7))))) # (!\state_ads.ADS_TRANSMIT_START~q\ & (!\state_ads.ADS_READ_START~q\ & (data_spi_tx(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ADS_READ_START~q\,
	datab => \state_ads.ADS_TRANSMIT_START~q\,
	datac => data_spi_tx(7),
	datad => ads_byte_to_send(7),
	combout => \Selector95~0_combout\);

-- Location: FF_X49_Y27_N13
\data_spi_tx[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector95~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_spi_tx(7));

-- Location: FF_X42_Y23_N9
\spi1|di_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => data_spi_tx(7),
	sload => VCC,
	ena => \ads_spi_tx_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|di_reg\(7));

-- Location: LCCOMB_X42_Y23_N8
\spi1|Selector6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector6~1_combout\ = (\spi1|wren~q\ & (\spi1|di_reg\(7))) # (!\spi1|wren~q\ & ((\spi1|sh_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi1|wren~q\,
	datac => \spi1|di_reg\(7),
	datad => \spi1|sh_reg\(7),
	combout => \spi1|Selector6~1_combout\);

-- Location: LCCOMB_X42_Y23_N24
\spi1|Selector6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector6~0_combout\ = (\spi1|Equal1~0_combout\ & ((\spi1|sh_reg\(7)) # ((\spi1|sh_reg\(6) & \spi1|WideOr1~0_combout\)))) # (!\spi1|Equal1~0_combout\ & (\spi1|sh_reg\(6) & (\spi1|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|Equal1~0_combout\,
	datab => \spi1|sh_reg\(6),
	datac => \spi1|WideOr1~0_combout\,
	datad => \spi1|sh_reg\(7),
	combout => \spi1|Selector6~0_combout\);

-- Location: LCCOMB_X42_Y23_N2
\spi1|Selector6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector6~2_combout\ = (\spi1|Selector6~0_combout\) # ((\spi1|Selector6~1_combout\ & \spi1|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|Selector6~1_combout\,
	datab => \spi1|Equal3~0_combout\,
	datad => \spi1|Selector6~0_combout\,
	combout => \spi1|Selector6~2_combout\);

-- Location: FF_X42_Y23_N3
\spi1|sh_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|Selector6~2_combout\,
	ena => \txpc|spipc|core_ce~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|sh_reg\(7));

-- Location: LCCOMB_X42_Y23_N22
\spi1|spi_mosi_o~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|spi_mosi_o~0_combout\ = (\spi1|Equal4~0_combout\ & ((\spi1|wren~q\ & (\spi1|di_reg\(7))) # (!\spi1|wren~q\ & ((\spi1|sh_reg\(7)))))) # (!\spi1|Equal4~0_combout\ & (((\spi1|sh_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|Equal4~0_combout\,
	datab => \spi1|wren~q\,
	datac => \spi1|di_reg\(7),
	datad => \spi1|sh_reg\(7),
	combout => \spi1|spi_mosi_o~0_combout\);

-- Location: LCCOMB_X42_Y23_N26
\spi1|Selector1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector1~0_combout\ = (\spi1|Equal3~0_combout\ & (\spi1|wren~q\ & \spi1|state_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi1|Equal3~0_combout\,
	datac => \spi1|wren~q\,
	datad => \spi1|state_reg\(0),
	combout => \spi1|Selector1~0_combout\);

-- Location: LCCOMB_X38_Y23_N12
\spi1|Selector1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|Selector1~1_combout\ = (\spi1|Equal1~0_combout\) # ((\spi1|Selector1~0_combout\) # ((\spi1|WideOr1~0_combout\ & \spi1|sck_ena_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|WideOr1~0_combout\,
	datab => \spi1|Equal1~0_combout\,
	datac => \spi1|sck_ena_reg~q\,
	datad => \spi1|Selector1~0_combout\,
	combout => \spi1|Selector1~1_combout\);

-- Location: FF_X38_Y23_N13
\spi1|sck_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|Selector1~1_combout\,
	ena => \txpc|spipc|ALT_INV_core_n_ce~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|sck_ena_reg~q\);

-- Location: LCCOMB_X38_Y23_N0
\spi1|spi_clk_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \spi1|spi_clk_reg~0_combout\ = (\spi1|sck_ena_reg~q\ & \txpc|spipc|core_n_clk~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi1|sck_ena_reg~q\,
	datad => \txpc|spipc|core_n_clk~q\,
	combout => \spi1|spi_clk_reg~0_combout\);

-- Location: FF_X38_Y23_N1
\spi1|spi_clk_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \spi1|spi_clk_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi1|spi_clk_reg~q\);

-- Location: LCCOMB_X40_Y19_N4
\txpc|spipc|Selector4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector4~0_combout\ = (\txpc|spipc|state_reg\(0) & (((\txpc|spipc|state_reg\(1) & !\txpc|spipc|state_reg\(3))))) # (!\txpc|spipc|state_reg\(0) & (!\txpc|spipc|state_reg\(1) & (\txpc|spipc|state_reg\(2) $ (\txpc|spipc|state_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|state_reg\(0),
	datab => \txpc|spipc|state_reg\(2),
	datac => \txpc|spipc|state_reg\(1),
	datad => \txpc|spipc|state_reg\(3),
	combout => \txpc|spipc|Selector4~0_combout\);

-- Location: LCCOMB_X40_Y19_N16
\txpc|spipc|state_reg[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|state_reg[2]~3_combout\ = (\master_reset~q\) # (!\txpc|spipc|core_n_ce~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|core_n_ce~q\,
	datac => \master_reset~q\,
	combout => \txpc|spipc|state_reg[2]~3_combout\);

-- Location: FF_X40_Y19_N5
\txpc|spipc|state_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Selector4~0_combout\,
	sclr => \master_reset~q\,
	ena => \txpc|spipc|state_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|state_reg\(1));

-- Location: LCCOMB_X39_Y17_N22
\txpc|spipc|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Equal1~0_combout\ = (!\txpc|spipc|state_reg\(2) & (\txpc|spipc|state_reg\(0) & (!\txpc|spipc|state_reg\(1) & \txpc|spipc|state_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|state_reg\(2),
	datab => \txpc|spipc|state_reg\(0),
	datac => \txpc|spipc|state_reg\(1),
	datad => \txpc|spipc|state_reg\(3),
	combout => \txpc|spipc|Equal1~0_combout\);

-- Location: LCCOMB_X40_Y19_N18
\txpc|spipc|state_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|state_reg~2_combout\ = (\txpc|spipc|core_n_ce~q\ & (((\txpc|spipc|state_reg\(3))))) # (!\txpc|spipc|core_n_ce~q\ & ((\txpc|spipc|Selector2~0_combout\) # ((\txpc|spipc|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|core_n_ce~q\,
	datab => \txpc|spipc|Selector2~0_combout\,
	datac => \txpc|spipc|state_reg\(3),
	datad => \txpc|spipc|Equal1~0_combout\,
	combout => \txpc|spipc|state_reg~2_combout\);

-- Location: FF_X40_Y19_N19
\txpc|spipc|state_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|state_reg~2_combout\,
	sclr => \master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|state_reg\(3));

-- Location: FF_X39_Y17_N7
\txpc|spipc|wr_ack_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Selector2~0_combout\,
	ena => \txpc|spipc|ALT_INV_core_n_ce~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|wr_ack_reg~q\);

-- Location: FF_X45_Y21_N9
\txpc|state_txpc.TXPC_TRANSMIT_CLRFLAG\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \txpc|state_txpc.TXPC_TRANSMIT_START~q\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|state_txpc.TXPC_TRANSMIT_CLRFLAG~q\);

-- Location: FF_X45_Y21_N11
\txpc|state_txpc.TXPC_TRANSMIT_END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \txpc|state_txpc.TXPC_TRANSMIT_CLRFLAG~q\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|state_txpc.TXPC_TRANSMIT_END~q\);

-- Location: FF_X45_Y21_N7
\txpc|state_txpc.TXPC_DELAY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \txpc|state_txpc.TXPC_TRANSMIT_END~q\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|state_txpc.TXPC_DELAY~q\);

-- Location: LCCOMB_X45_Y19_N10
\txpc|state_txpc.TXPC_BUFFER_SENDING~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|state_txpc.TXPC_BUFFER_SENDING~feeder_combout\ = \txpc|state_txpc.TXPC_BUFFER_SENDING_DATA_REQ~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|state_txpc.TXPC_BUFFER_SENDING_DATA_REQ~q\,
	combout => \txpc|state_txpc.TXPC_BUFFER_SENDING~feeder_combout\);

-- Location: FF_X45_Y19_N11
\txpc|state_txpc.TXPC_BUFFER_SENDING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|state_txpc.TXPC_BUFFER_SENDING~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|state_txpc.TXPC_BUFFER_SENDING~q\);

-- Location: LCCOMB_X45_Y19_N4
\txpc|Selector40~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector40~0_combout\ = (!\txpc|buf|buf_available~q\ & \txpc|state_txpc.TXPC_BUFFER_SENDING~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|buf_available~q\,
	datad => \txpc|state_txpc.TXPC_BUFFER_SENDING~q\,
	combout => \txpc|Selector40~0_combout\);

-- Location: FF_X45_Y19_N5
\txpc|state_txpc.TXPC_BUFFER_SEND_END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector40~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|state_txpc.TXPC_BUFFER_SEND_END~q\);

-- Location: LCCOMB_X45_Y19_N12
\txpc|Selector31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector31~0_combout\ = (\txpc|state_txpc.TXPC_BUFFER_SEND_END~q\) # ((!\txpc|state_txpc.TXPC_IDLE~q\ & !\txpc|buf|buf_available~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|state_txpc.TXPC_IDLE~q\,
	datac => \txpc|buf|buf_available~q\,
	datad => \txpc|state_txpc.TXPC_BUFFER_SEND_END~q\,
	combout => \txpc|Selector31~0_combout\);

-- Location: LCCOMB_X45_Y19_N26
\txpc|txpc_return_transmit.TXPC_IDLE~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|txpc_return_transmit.TXPC_IDLE~0_combout\ = (\txpc|txpc_return_transmit.TXPC_IDLE~q\) # ((\txpc|state_txpc.TXPC_BUFFER_SENDING~q\ & (\txpc|buf|buf_available~q\ & !\master_reset~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_BUFFER_SENDING~q\,
	datab => \txpc|buf|buf_available~q\,
	datac => \txpc|txpc_return_transmit.TXPC_IDLE~q\,
	datad => \master_reset~q\,
	combout => \txpc|txpc_return_transmit.TXPC_IDLE~0_combout\);

-- Location: FF_X45_Y19_N27
\txpc|txpc_return_transmit.TXPC_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|txpc_return_transmit.TXPC_IDLE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_return_transmit.TXPC_IDLE~q\);

-- Location: LCCOMB_X45_Y19_N0
\txpc|txpc_return_delay.TXPCEc6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|txpc_return_delay.TXPCEc6~0_combout\ = (!\master_reset~q\ & \txpc|state_txpc.TXPC_TRANSMIT_END~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \master_reset~q\,
	datad => \txpc|state_txpc.TXPC_TRANSMIT_END~q\,
	combout => \txpc|txpc_return_delay.TXPCEc6~0_combout\);

-- Location: FF_X45_Y19_N15
\txpc|txpc_return_delay.TXPC_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \txpc|txpc_return_transmit.TXPC_IDLE~q\,
	sload => VCC,
	ena => \txpc|txpc_return_delay.TXPCEc6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_return_delay.TXPC_IDLE~q\);

-- Location: LCCOMB_X45_Y19_N6
\txpc|Selector31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector31~1_combout\ = (!\txpc|Selector31~0_combout\ & (((\txpc|txpc_return_delay.TXPC_IDLE~q\) # (!\txpc|Equal0~10_combout\)) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|Selector31~0_combout\,
	datab => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datac => \txpc|txpc_return_delay.TXPC_IDLE~q\,
	datad => \txpc|Equal0~10_combout\,
	combout => \txpc|Selector31~1_combout\);

-- Location: FF_X45_Y19_N7
\txpc|state_txpc.TXPC_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector31~1_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|state_txpc.TXPC_IDLE~q\);

-- Location: LCCOMB_X45_Y19_N16
\txpc|Selector38~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector38~0_combout\ = (!\txpc|state_txpc.TXPC_IDLE~q\ & \txpc|buf|buf_available~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|state_txpc.TXPC_IDLE~q\,
	datac => \txpc|buf|buf_available~q\,
	combout => \txpc|Selector38~0_combout\);

-- Location: FF_X45_Y19_N17
\txpc|state_txpc.TXPC_BUFFER_SEND_START\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector38~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|state_txpc.TXPC_BUFFER_SEND_START~q\);

-- Location: LCCOMB_X40_Y21_N8
\txpc|txpc_return_transmit.TXPC_BUFFER_SENDING_DATA_REQ~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|txpc_return_transmit.TXPC_BUFFER_SENDING_DATA_REQ~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \txpc|txpc_return_transmit.TXPC_BUFFER_SENDING_DATA_REQ~feeder_combout\);

-- Location: LCCOMB_X45_Y19_N8
\txpc|txpc_return_transmit.TXPC_TRANSMIT_END~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~0_combout\ = (!\master_reset~q\ & (\txpc|buf|buf_available~q\ & \txpc|state_txpc.TXPC_BUFFER_SENDING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \master_reset~q\,
	datac => \txpc|buf|buf_available~q\,
	datad => \txpc|state_txpc.TXPC_BUFFER_SENDING~q\,
	combout => \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~0_combout\);

-- Location: FF_X40_Y21_N9
\txpc|txpc_return_transmit.TXPC_BUFFER_SENDING_DATA_REQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|txpc_return_transmit.TXPC_BUFFER_SENDING_DATA_REQ~feeder_combout\,
	ena => \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_return_transmit.TXPC_BUFFER_SENDING_DATA_REQ~q\);

-- Location: LCCOMB_X45_Y19_N2
\txpc|txpc_return_delay.TXPC_BUFFER_SENDING_DATA_REQ~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|txpc_return_delay.TXPC_BUFFER_SENDING_DATA_REQ~feeder_combout\ = \txpc|txpc_return_transmit.TXPC_BUFFER_SENDING_DATA_REQ~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|txpc_return_transmit.TXPC_BUFFER_SENDING_DATA_REQ~q\,
	combout => \txpc|txpc_return_delay.TXPC_BUFFER_SENDING_DATA_REQ~feeder_combout\);

-- Location: FF_X45_Y19_N3
\txpc|txpc_return_delay.TXPC_BUFFER_SENDING_DATA_REQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|txpc_return_delay.TXPC_BUFFER_SENDING_DATA_REQ~feeder_combout\,
	ena => \txpc|txpc_return_delay.TXPCEc6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_return_delay.TXPC_BUFFER_SENDING_DATA_REQ~q\);

-- Location: LCCOMB_X45_Y19_N20
\txpc|Selector41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector41~0_combout\ = (\txpc|state_txpc.TXPC_BUFFER_SEND_START~q\) # ((\txpc|Equal0~10_combout\ & (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & \txpc|txpc_return_delay.TXPC_BUFFER_SENDING_DATA_REQ~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|Equal0~10_combout\,
	datab => \txpc|state_txpc.TXPC_BUFFER_SEND_START~q\,
	datac => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datad => \txpc|txpc_return_delay.TXPC_BUFFER_SENDING_DATA_REQ~q\,
	combout => \txpc|Selector41~0_combout\);

-- Location: FF_X45_Y19_N21
\txpc|state_txpc.TXPC_BUFFER_SENDING_DATA_REQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector41~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|state_txpc.TXPC_BUFFER_SENDING_DATA_REQ~q\);

-- Location: LCCOMB_X45_Y21_N8
\txpc|Selector50~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector50~2_combout\ = (!\txpc|state_txpc.TXPC_TRANSMIT_START~q\ & !\txpc|state_txpc.TXPC_TRANSMIT_CLRFLAG~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_TRANSMIT_START~q\,
	datac => \txpc|state_txpc.TXPC_TRANSMIT_CLRFLAG~q\,
	combout => \txpc|Selector50~2_combout\);

-- Location: LCCOMB_X45_Y21_N10
\txpc|Selector50~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector50~0_combout\ = (!\txpc|state_txpc.TXPC_BUFFER_SENDING~q\ & (\txpc|state_txpc.TXPC_IDLE~q\ & (!\txpc|state_txpc.TXPC_TRANSMIT_END~q\ & !\txpc|state_txpc.TXPC_BUFFER_SEND_START~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_BUFFER_SENDING~q\,
	datab => \txpc|state_txpc.TXPC_IDLE~q\,
	datac => \txpc|state_txpc.TXPC_TRANSMIT_END~q\,
	datad => \txpc|state_txpc.TXPC_BUFFER_SEND_START~q\,
	combout => \txpc|Selector50~0_combout\);

-- Location: LCCOMB_X45_Y21_N26
\txpc|WideOr1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|WideOr1~combout\ = (\txpc|state_txpc.TXPC_BUFFER_SENDING_DATA_REQ~q\) # (((\txpc|state_txpc.TXPC_BUFFER_SEND_END~q\) # (!\txpc|Selector50~0_combout\)) # (!\txpc|Selector50~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_BUFFER_SENDING_DATA_REQ~q\,
	datab => \txpc|Selector50~2_combout\,
	datac => \txpc|state_txpc.TXPC_BUFFER_SEND_END~q\,
	datad => \txpc|Selector50~0_combout\,
	combout => \txpc|WideOr1~combout\);

-- Location: LCCOMB_X45_Y23_N2
\txpc|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~0_combout\ = (\txpc|Equal0~10_combout\ & (\txpc|txpc_delay_counter\(1) & VCC)) # (!\txpc|Equal0~10_combout\ & (\txpc|txpc_delay_counter\(1) $ (VCC)))
-- \txpc|Add0~1\ = CARRY((!\txpc|Equal0~10_combout\ & \txpc|txpc_delay_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|Equal0~10_combout\,
	datab => \txpc|txpc_delay_counter\(1),
	datad => VCC,
	combout => \txpc|Add0~0_combout\,
	cout => \txpc|Add0~1\);

-- Location: LCCOMB_X45_Y21_N20
\txpc|Selector30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector30~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~0_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(1))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(1),
	datad => \txpc|Add0~0_combout\,
	combout => \txpc|Selector30~0_combout\);

-- Location: FF_X45_Y21_N21
\txpc|txpc_delay_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector30~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(1));

-- Location: LCCOMB_X45_Y23_N4
\txpc|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~2_combout\ = (\txpc|txpc_delay_counter\(2) & (!\txpc|Add0~1\)) # (!\txpc|txpc_delay_counter\(2) & ((\txpc|Add0~1\) # (GND)))
-- \txpc|Add0~3\ = CARRY((!\txpc|Add0~1\) # (!\txpc|txpc_delay_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|txpc_delay_counter\(2),
	datad => VCC,
	cin => \txpc|Add0~1\,
	combout => \txpc|Add0~2_combout\,
	cout => \txpc|Add0~3\);

-- Location: LCCOMB_X45_Y21_N22
\txpc|Selector29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector29~0_combout\ = (\txpc|Add0~2_combout\ & ((\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(2))))) # (!\txpc|Add0~2_combout\ & (\txpc|WideOr1~combout\ & (\txpc|txpc_delay_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|Add0~2_combout\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(2),
	datad => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	combout => \txpc|Selector29~0_combout\);

-- Location: FF_X45_Y21_N23
\txpc|txpc_delay_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector29~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(2));

-- Location: LCCOMB_X45_Y23_N6
\txpc|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~4_combout\ = ((\txpc|txpc_delay_counter\(3) $ (\txpc|Equal0~10_combout\ $ (\txpc|Add0~3\)))) # (GND)
-- \txpc|Add0~5\ = CARRY((\txpc|txpc_delay_counter\(3) & ((!\txpc|Add0~3\) # (!\txpc|Equal0~10_combout\))) # (!\txpc|txpc_delay_counter\(3) & (!\txpc|Equal0~10_combout\ & !\txpc|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(3),
	datab => \txpc|Equal0~10_combout\,
	datad => VCC,
	cin => \txpc|Add0~3\,
	combout => \txpc|Add0~4_combout\,
	cout => \txpc|Add0~5\);

-- Location: LCCOMB_X45_Y21_N16
\txpc|Selector28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector28~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~4_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(3))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(3),
	datad => \txpc|Add0~4_combout\,
	combout => \txpc|Selector28~0_combout\);

-- Location: FF_X45_Y21_N17
\txpc|txpc_delay_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector28~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(3));

-- Location: LCCOMB_X45_Y23_N8
\txpc|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~6_combout\ = (\txpc|txpc_delay_counter\(4) & (!\txpc|Add0~5\)) # (!\txpc|txpc_delay_counter\(4) & ((\txpc|Add0~5\) # (GND)))
-- \txpc|Add0~7\ = CARRY((!\txpc|Add0~5\) # (!\txpc|txpc_delay_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(4),
	datad => VCC,
	cin => \txpc|Add0~5\,
	combout => \txpc|Add0~6_combout\,
	cout => \txpc|Add0~7\);

-- Location: LCCOMB_X44_Y23_N2
\txpc|Selector27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector27~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~6_combout\) # ((\txpc|txpc_delay_counter\(4) & \txpc|WideOr1~combout\)))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (((\txpc|txpc_delay_counter\(4) & 
-- \txpc|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|Add0~6_combout\,
	datac => \txpc|txpc_delay_counter\(4),
	datad => \txpc|WideOr1~combout\,
	combout => \txpc|Selector27~0_combout\);

-- Location: FF_X44_Y23_N3
\txpc|txpc_delay_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector27~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(4));

-- Location: LCCOMB_X45_Y23_N10
\txpc|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~8_combout\ = (\txpc|txpc_delay_counter\(5) & (\txpc|Add0~7\ $ (GND))) # (!\txpc|txpc_delay_counter\(5) & (!\txpc|Add0~7\ & VCC))
-- \txpc|Add0~9\ = CARRY((\txpc|txpc_delay_counter\(5) & !\txpc|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(5),
	datad => VCC,
	cin => \txpc|Add0~7\,
	combout => \txpc|Add0~8_combout\,
	cout => \txpc|Add0~9\);

-- Location: LCCOMB_X44_Y23_N8
\txpc|Selector26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector26~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~8_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(5))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(5),
	datad => \txpc|Add0~8_combout\,
	combout => \txpc|Selector26~0_combout\);

-- Location: FF_X44_Y23_N9
\txpc|txpc_delay_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector26~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(5));

-- Location: LCCOMB_X45_Y23_N12
\txpc|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~10_combout\ = (\txpc|txpc_delay_counter\(6) & (!\txpc|Add0~9\)) # (!\txpc|txpc_delay_counter\(6) & ((\txpc|Add0~9\) # (GND)))
-- \txpc|Add0~11\ = CARRY((!\txpc|Add0~9\) # (!\txpc|txpc_delay_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(6),
	datad => VCC,
	cin => \txpc|Add0~9\,
	combout => \txpc|Add0~10_combout\,
	cout => \txpc|Add0~11\);

-- Location: LCCOMB_X45_Y21_N24
\txpc|Selector25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector25~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~10_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(6))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(6),
	datad => \txpc|Add0~10_combout\,
	combout => \txpc|Selector25~0_combout\);

-- Location: FF_X45_Y21_N25
\txpc|txpc_delay_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector25~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(6));

-- Location: LCCOMB_X45_Y23_N14
\txpc|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~12_combout\ = (\txpc|txpc_delay_counter\(7) & (\txpc|Add0~11\ $ (GND))) # (!\txpc|txpc_delay_counter\(7) & (!\txpc|Add0~11\ & VCC))
-- \txpc|Add0~13\ = CARRY((\txpc|txpc_delay_counter\(7) & !\txpc|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|txpc_delay_counter\(7),
	datad => VCC,
	cin => \txpc|Add0~11\,
	combout => \txpc|Add0~12_combout\,
	cout => \txpc|Add0~13\);

-- Location: LCCOMB_X44_Y23_N22
\txpc|Selector24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector24~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~12_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(7))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(7),
	datad => \txpc|Add0~12_combout\,
	combout => \txpc|Selector24~0_combout\);

-- Location: FF_X44_Y23_N23
\txpc|txpc_delay_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector24~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(7));

-- Location: LCCOMB_X45_Y23_N16
\txpc|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~14_combout\ = (\txpc|txpc_delay_counter\(8) & (!\txpc|Add0~13\)) # (!\txpc|txpc_delay_counter\(8) & ((\txpc|Add0~13\) # (GND)))
-- \txpc|Add0~15\ = CARRY((!\txpc|Add0~13\) # (!\txpc|txpc_delay_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(8),
	datad => VCC,
	cin => \txpc|Add0~13\,
	combout => \txpc|Add0~14_combout\,
	cout => \txpc|Add0~15\);

-- Location: LCCOMB_X44_Y23_N12
\txpc|Selector23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector23~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~14_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(8))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(8),
	datad => \txpc|Add0~14_combout\,
	combout => \txpc|Selector23~0_combout\);

-- Location: FF_X44_Y23_N13
\txpc|txpc_delay_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector23~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(8));

-- Location: LCCOMB_X45_Y23_N18
\txpc|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~16_combout\ = (\txpc|txpc_delay_counter\(9) & (\txpc|Add0~15\ $ (GND))) # (!\txpc|txpc_delay_counter\(9) & (!\txpc|Add0~15\ & VCC))
-- \txpc|Add0~17\ = CARRY((\txpc|txpc_delay_counter\(9) & !\txpc|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|txpc_delay_counter\(9),
	datad => VCC,
	cin => \txpc|Add0~15\,
	combout => \txpc|Add0~16_combout\,
	cout => \txpc|Add0~17\);

-- Location: LCCOMB_X44_Y23_N24
\txpc|Selector22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector22~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~16_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(9))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(9),
	datad => \txpc|Add0~16_combout\,
	combout => \txpc|Selector22~0_combout\);

-- Location: FF_X44_Y23_N25
\txpc|txpc_delay_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector22~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(9));

-- Location: LCCOMB_X45_Y23_N20
\txpc|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~18_combout\ = (\txpc|txpc_delay_counter\(10) & (!\txpc|Add0~17\)) # (!\txpc|txpc_delay_counter\(10) & ((\txpc|Add0~17\) # (GND)))
-- \txpc|Add0~19\ = CARRY((!\txpc|Add0~17\) # (!\txpc|txpc_delay_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(10),
	datad => VCC,
	cin => \txpc|Add0~17\,
	combout => \txpc|Add0~18_combout\,
	cout => \txpc|Add0~19\);

-- Location: LCCOMB_X44_Y22_N10
\txpc|Selector21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector21~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~18_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(10))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(10),
	datad => \txpc|Add0~18_combout\,
	combout => \txpc|Selector21~0_combout\);

-- Location: FF_X44_Y22_N11
\txpc|txpc_delay_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector21~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(10));

-- Location: LCCOMB_X45_Y23_N22
\txpc|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~20_combout\ = (\txpc|txpc_delay_counter\(11) & (\txpc|Add0~19\ $ (GND))) # (!\txpc|txpc_delay_counter\(11) & (!\txpc|Add0~19\ & VCC))
-- \txpc|Add0~21\ = CARRY((\txpc|txpc_delay_counter\(11) & !\txpc|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|txpc_delay_counter\(11),
	datad => VCC,
	cin => \txpc|Add0~19\,
	combout => \txpc|Add0~20_combout\,
	cout => \txpc|Add0~21\);

-- Location: LCCOMB_X44_Y23_N30
\txpc|Selector20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector20~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~20_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(11))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(11),
	datad => \txpc|Add0~20_combout\,
	combout => \txpc|Selector20~0_combout\);

-- Location: FF_X44_Y23_N31
\txpc|txpc_delay_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector20~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(11));

-- Location: LCCOMB_X45_Y23_N24
\txpc|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~22_combout\ = (\txpc|txpc_delay_counter\(12) & (!\txpc|Add0~21\)) # (!\txpc|txpc_delay_counter\(12) & ((\txpc|Add0~21\) # (GND)))
-- \txpc|Add0~23\ = CARRY((!\txpc|Add0~21\) # (!\txpc|txpc_delay_counter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|txpc_delay_counter\(12),
	datad => VCC,
	cin => \txpc|Add0~21\,
	combout => \txpc|Add0~22_combout\,
	cout => \txpc|Add0~23\);

-- Location: LCCOMB_X44_Y23_N4
\txpc|Selector19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector19~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~22_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(12))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(12),
	datad => \txpc|Add0~22_combout\,
	combout => \txpc|Selector19~0_combout\);

-- Location: FF_X44_Y23_N5
\txpc|txpc_delay_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector19~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(12));

-- Location: LCCOMB_X45_Y23_N26
\txpc|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~24_combout\ = (\txpc|txpc_delay_counter\(13) & (\txpc|Add0~23\ $ (GND))) # (!\txpc|txpc_delay_counter\(13) & (!\txpc|Add0~23\ & VCC))
-- \txpc|Add0~25\ = CARRY((\txpc|txpc_delay_counter\(13) & !\txpc|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(13),
	datad => VCC,
	cin => \txpc|Add0~23\,
	combout => \txpc|Add0~24_combout\,
	cout => \txpc|Add0~25\);

-- Location: LCCOMB_X44_Y23_N10
\txpc|Selector18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector18~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~24_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(13))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(13),
	datad => \txpc|Add0~24_combout\,
	combout => \txpc|Selector18~0_combout\);

-- Location: FF_X44_Y23_N11
\txpc|txpc_delay_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector18~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(13));

-- Location: LCCOMB_X45_Y23_N28
\txpc|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~26_combout\ = (\txpc|txpc_delay_counter\(14) & (!\txpc|Add0~25\)) # (!\txpc|txpc_delay_counter\(14) & ((\txpc|Add0~25\) # (GND)))
-- \txpc|Add0~27\ = CARRY((!\txpc|Add0~25\) # (!\txpc|txpc_delay_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|txpc_delay_counter\(14),
	datad => VCC,
	cin => \txpc|Add0~25\,
	combout => \txpc|Add0~26_combout\,
	cout => \txpc|Add0~27\);

-- Location: LCCOMB_X45_Y21_N12
\txpc|Selector17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector17~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~26_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(14))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(14),
	datad => \txpc|Add0~26_combout\,
	combout => \txpc|Selector17~0_combout\);

-- Location: FF_X45_Y21_N13
\txpc|txpc_delay_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector17~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(14));

-- Location: LCCOMB_X45_Y23_N30
\txpc|Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~28_combout\ = (\txpc|txpc_delay_counter\(15) & (\txpc|Add0~27\ $ (GND))) # (!\txpc|txpc_delay_counter\(15) & (!\txpc|Add0~27\ & VCC))
-- \txpc|Add0~29\ = CARRY((\txpc|txpc_delay_counter\(15) & !\txpc|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(15),
	datad => VCC,
	cin => \txpc|Add0~27\,
	combout => \txpc|Add0~28_combout\,
	cout => \txpc|Add0~29\);

-- Location: LCCOMB_X45_Y21_N30
\txpc|Selector16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector16~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~28_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(15))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(15),
	datad => \txpc|Add0~28_combout\,
	combout => \txpc|Selector16~0_combout\);

-- Location: FF_X45_Y21_N31
\txpc|txpc_delay_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector16~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(15));

-- Location: LCCOMB_X45_Y22_N0
\txpc|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~30_combout\ = (\txpc|txpc_delay_counter\(16) & (!\txpc|Add0~29\)) # (!\txpc|txpc_delay_counter\(16) & ((\txpc|Add0~29\) # (GND)))
-- \txpc|Add0~31\ = CARRY((!\txpc|Add0~29\) # (!\txpc|txpc_delay_counter\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|txpc_delay_counter\(16),
	datad => VCC,
	cin => \txpc|Add0~29\,
	combout => \txpc|Add0~30_combout\,
	cout => \txpc|Add0~31\);

-- Location: LCCOMB_X45_Y21_N18
\txpc|Selector15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector15~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~30_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(16))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(16),
	datad => \txpc|Add0~30_combout\,
	combout => \txpc|Selector15~0_combout\);

-- Location: FF_X45_Y21_N19
\txpc|txpc_delay_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector15~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(16));

-- Location: LCCOMB_X45_Y22_N2
\txpc|Add0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~32_combout\ = (\txpc|txpc_delay_counter\(17) & (\txpc|Add0~31\ $ (GND))) # (!\txpc|txpc_delay_counter\(17) & (!\txpc|Add0~31\ & VCC))
-- \txpc|Add0~33\ = CARRY((\txpc|txpc_delay_counter\(17) & !\txpc|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|txpc_delay_counter\(17),
	datad => VCC,
	cin => \txpc|Add0~31\,
	combout => \txpc|Add0~32_combout\,
	cout => \txpc|Add0~33\);

-- Location: LCCOMB_X45_Y21_N0
\txpc|Selector14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector14~0_combout\ = (\txpc|Add0~32_combout\ & ((\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(17))))) # (!\txpc|Add0~32_combout\ & (\txpc|WideOr1~combout\ & (\txpc|txpc_delay_counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|Add0~32_combout\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(17),
	datad => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	combout => \txpc|Selector14~0_combout\);

-- Location: FF_X45_Y21_N1
\txpc|txpc_delay_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector14~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(17));

-- Location: LCCOMB_X45_Y22_N4
\txpc|Add0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~34_combout\ = (\txpc|txpc_delay_counter\(18) & (!\txpc|Add0~33\)) # (!\txpc|txpc_delay_counter\(18) & ((\txpc|Add0~33\) # (GND)))
-- \txpc|Add0~35\ = CARRY((!\txpc|Add0~33\) # (!\txpc|txpc_delay_counter\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(18),
	datad => VCC,
	cin => \txpc|Add0~33\,
	combout => \txpc|Add0~34_combout\,
	cout => \txpc|Add0~35\);

-- Location: LCCOMB_X44_Y23_N6
\txpc|Selector13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector13~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~34_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(18))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(18),
	datad => \txpc|Add0~34_combout\,
	combout => \txpc|Selector13~0_combout\);

-- Location: FF_X44_Y23_N7
\txpc|txpc_delay_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector13~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(18));

-- Location: LCCOMB_X45_Y22_N6
\txpc|Add0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~36_combout\ = (\txpc|txpc_delay_counter\(19) & (\txpc|Add0~35\ $ (GND))) # (!\txpc|txpc_delay_counter\(19) & (!\txpc|Add0~35\ & VCC))
-- \txpc|Add0~37\ = CARRY((\txpc|txpc_delay_counter\(19) & !\txpc|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(19),
	datad => VCC,
	cin => \txpc|Add0~35\,
	combout => \txpc|Add0~36_combout\,
	cout => \txpc|Add0~37\);

-- Location: LCCOMB_X44_Y23_N20
\txpc|Selector12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector12~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~36_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(19))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(19),
	datad => \txpc|Add0~36_combout\,
	combout => \txpc|Selector12~0_combout\);

-- Location: FF_X44_Y23_N21
\txpc|txpc_delay_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector12~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(19));

-- Location: LCCOMB_X45_Y22_N8
\txpc|Add0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~38_combout\ = (\txpc|txpc_delay_counter\(20) & (!\txpc|Add0~37\)) # (!\txpc|txpc_delay_counter\(20) & ((\txpc|Add0~37\) # (GND)))
-- \txpc|Add0~39\ = CARRY((!\txpc|Add0~37\) # (!\txpc|txpc_delay_counter\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(20),
	datad => VCC,
	cin => \txpc|Add0~37\,
	combout => \txpc|Add0~38_combout\,
	cout => \txpc|Add0~39\);

-- Location: LCCOMB_X44_Y23_N18
\txpc|Selector11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector11~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~38_combout\) # ((\txpc|txpc_delay_counter\(20) & \txpc|WideOr1~combout\)))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (((\txpc|txpc_delay_counter\(20) & 
-- \txpc|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|Add0~38_combout\,
	datac => \txpc|txpc_delay_counter\(20),
	datad => \txpc|WideOr1~combout\,
	combout => \txpc|Selector11~0_combout\);

-- Location: FF_X44_Y23_N19
\txpc|txpc_delay_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector11~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(20));

-- Location: LCCOMB_X45_Y22_N10
\txpc|Add0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~40_combout\ = (\txpc|txpc_delay_counter\(21) & (\txpc|Add0~39\ $ (GND))) # (!\txpc|txpc_delay_counter\(21) & (!\txpc|Add0~39\ & VCC))
-- \txpc|Add0~41\ = CARRY((\txpc|txpc_delay_counter\(21) & !\txpc|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(21),
	datad => VCC,
	cin => \txpc|Add0~39\,
	combout => \txpc|Add0~40_combout\,
	cout => \txpc|Add0~41\);

-- Location: LCCOMB_X44_Y23_N16
\txpc|Selector10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector10~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~40_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(21))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(21),
	datad => \txpc|Add0~40_combout\,
	combout => \txpc|Selector10~0_combout\);

-- Location: FF_X44_Y23_N17
\txpc|txpc_delay_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector10~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(21));

-- Location: LCCOMB_X45_Y22_N12
\txpc|Add0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~42_combout\ = (\txpc|txpc_delay_counter\(22) & (!\txpc|Add0~41\)) # (!\txpc|txpc_delay_counter\(22) & ((\txpc|Add0~41\) # (GND)))
-- \txpc|Add0~43\ = CARRY((!\txpc|Add0~41\) # (!\txpc|txpc_delay_counter\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(22),
	datad => VCC,
	cin => \txpc|Add0~41\,
	combout => \txpc|Add0~42_combout\,
	cout => \txpc|Add0~43\);

-- Location: LCCOMB_X44_Y22_N2
\txpc|Selector9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector9~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~42_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(22))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(22),
	datad => \txpc|Add0~42_combout\,
	combout => \txpc|Selector9~0_combout\);

-- Location: FF_X44_Y22_N3
\txpc|txpc_delay_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector9~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(22));

-- Location: LCCOMB_X45_Y22_N14
\txpc|Add0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~44_combout\ = (\txpc|txpc_delay_counter\(23) & (\txpc|Add0~43\ $ (GND))) # (!\txpc|txpc_delay_counter\(23) & (!\txpc|Add0~43\ & VCC))
-- \txpc|Add0~45\ = CARRY((\txpc|txpc_delay_counter\(23) & !\txpc|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(23),
	datad => VCC,
	cin => \txpc|Add0~43\,
	combout => \txpc|Add0~44_combout\,
	cout => \txpc|Add0~45\);

-- Location: LCCOMB_X44_Y22_N16
\txpc|Selector8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector8~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~44_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(23))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(23),
	datad => \txpc|Add0~44_combout\,
	combout => \txpc|Selector8~0_combout\);

-- Location: FF_X44_Y22_N17
\txpc|txpc_delay_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector8~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(23));

-- Location: LCCOMB_X45_Y22_N16
\txpc|Add0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~46_combout\ = (\txpc|txpc_delay_counter\(24) & (!\txpc|Add0~45\)) # (!\txpc|txpc_delay_counter\(24) & ((\txpc|Add0~45\) # (GND)))
-- \txpc|Add0~47\ = CARRY((!\txpc|Add0~45\) # (!\txpc|txpc_delay_counter\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|txpc_delay_counter\(24),
	datad => VCC,
	cin => \txpc|Add0~45\,
	combout => \txpc|Add0~46_combout\,
	cout => \txpc|Add0~47\);

-- Location: LCCOMB_X44_Y22_N6
\txpc|Selector7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector7~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~46_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(24))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(24),
	datad => \txpc|Add0~46_combout\,
	combout => \txpc|Selector7~0_combout\);

-- Location: FF_X44_Y22_N7
\txpc|txpc_delay_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector7~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(24));

-- Location: LCCOMB_X45_Y22_N18
\txpc|Add0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~48_combout\ = (\txpc|txpc_delay_counter\(25) & (\txpc|Add0~47\ $ (GND))) # (!\txpc|txpc_delay_counter\(25) & (!\txpc|Add0~47\ & VCC))
-- \txpc|Add0~49\ = CARRY((\txpc|txpc_delay_counter\(25) & !\txpc|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(25),
	datad => VCC,
	cin => \txpc|Add0~47\,
	combout => \txpc|Add0~48_combout\,
	cout => \txpc|Add0~49\);

-- Location: LCCOMB_X44_Y22_N12
\txpc|Selector6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector6~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~48_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(25))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(25),
	datad => \txpc|Add0~48_combout\,
	combout => \txpc|Selector6~0_combout\);

-- Location: FF_X44_Y22_N13
\txpc|txpc_delay_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector6~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(25));

-- Location: LCCOMB_X45_Y22_N20
\txpc|Add0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~50_combout\ = (\txpc|txpc_delay_counter\(26) & (!\txpc|Add0~49\)) # (!\txpc|txpc_delay_counter\(26) & ((\txpc|Add0~49\) # (GND)))
-- \txpc|Add0~51\ = CARRY((!\txpc|Add0~49\) # (!\txpc|txpc_delay_counter\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|txpc_delay_counter\(26),
	datad => VCC,
	cin => \txpc|Add0~49\,
	combout => \txpc|Add0~50_combout\,
	cout => \txpc|Add0~51\);

-- Location: LCCOMB_X44_Y22_N0
\txpc|Selector5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector5~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~50_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(26))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(26),
	datad => \txpc|Add0~50_combout\,
	combout => \txpc|Selector5~0_combout\);

-- Location: FF_X44_Y22_N1
\txpc|txpc_delay_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector5~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(26));

-- Location: LCCOMB_X45_Y22_N22
\txpc|Add0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~52_combout\ = (\txpc|txpc_delay_counter\(27) & (\txpc|Add0~51\ $ (GND))) # (!\txpc|txpc_delay_counter\(27) & (!\txpc|Add0~51\ & VCC))
-- \txpc|Add0~53\ = CARRY((\txpc|txpc_delay_counter\(27) & !\txpc|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(27),
	datad => VCC,
	cin => \txpc|Add0~51\,
	combout => \txpc|Add0~52_combout\,
	cout => \txpc|Add0~53\);

-- Location: LCCOMB_X44_Y22_N30
\txpc|Selector4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector4~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~52_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(27))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(27),
	datad => \txpc|Add0~52_combout\,
	combout => \txpc|Selector4~0_combout\);

-- Location: FF_X44_Y22_N31
\txpc|txpc_delay_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector4~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(27));

-- Location: LCCOMB_X45_Y22_N24
\txpc|Add0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~54_combout\ = (\txpc|txpc_delay_counter\(28) & (!\txpc|Add0~53\)) # (!\txpc|txpc_delay_counter\(28) & ((\txpc|Add0~53\) # (GND)))
-- \txpc|Add0~55\ = CARRY((!\txpc|Add0~53\) # (!\txpc|txpc_delay_counter\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|txpc_delay_counter\(28),
	datad => VCC,
	cin => \txpc|Add0~53\,
	combout => \txpc|Add0~54_combout\,
	cout => \txpc|Add0~55\);

-- Location: LCCOMB_X44_Y22_N20
\txpc|Selector3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector3~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~54_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(28))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(28),
	datad => \txpc|Add0~54_combout\,
	combout => \txpc|Selector3~0_combout\);

-- Location: FF_X44_Y22_N21
\txpc|txpc_delay_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector3~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(28));

-- Location: LCCOMB_X45_Y22_N26
\txpc|Add0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~56_combout\ = (\txpc|txpc_delay_counter\(29) & (\txpc|Add0~55\ $ (GND))) # (!\txpc|txpc_delay_counter\(29) & (!\txpc|Add0~55\ & VCC))
-- \txpc|Add0~57\ = CARRY((\txpc|txpc_delay_counter\(29) & !\txpc|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|txpc_delay_counter\(29),
	datad => VCC,
	cin => \txpc|Add0~55\,
	combout => \txpc|Add0~56_combout\,
	cout => \txpc|Add0~57\);

-- Location: LCCOMB_X44_Y22_N18
\txpc|Selector2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector2~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~56_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(29))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(29),
	datad => \txpc|Add0~56_combout\,
	combout => \txpc|Selector2~0_combout\);

-- Location: FF_X44_Y22_N19
\txpc|txpc_delay_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector2~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(29));

-- Location: LCCOMB_X44_Y22_N26
\txpc|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Equal0~2_combout\ = (!\txpc|txpc_delay_counter\(29) & (!\txpc|txpc_delay_counter\(28) & (!\txpc|txpc_delay_counter\(27) & !\txpc|txpc_delay_counter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(29),
	datab => \txpc|txpc_delay_counter\(28),
	datac => \txpc|txpc_delay_counter\(27),
	datad => \txpc|txpc_delay_counter\(26),
	combout => \txpc|Equal0~2_combout\);

-- Location: LCCOMB_X45_Y22_N28
\txpc|Add0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~58_combout\ = (\txpc|txpc_delay_counter\(30) & (!\txpc|Add0~57\)) # (!\txpc|txpc_delay_counter\(30) & ((\txpc|Add0~57\) # (GND)))
-- \txpc|Add0~59\ = CARRY((!\txpc|Add0~57\) # (!\txpc|txpc_delay_counter\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(30),
	datad => VCC,
	cin => \txpc|Add0~57\,
	combout => \txpc|Add0~58_combout\,
	cout => \txpc|Add0~59\);

-- Location: LCCOMB_X44_Y22_N14
\txpc|Selector1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector1~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~58_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(30))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(30),
	datad => \txpc|Add0~58_combout\,
	combout => \txpc|Selector1~0_combout\);

-- Location: FF_X44_Y22_N15
\txpc|txpc_delay_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector1~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(30));

-- Location: LCCOMB_X44_Y22_N8
\txpc|txpc_delay_count[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|txpc_delay_count[10]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \txpc|txpc_delay_count[10]~feeder_combout\);

-- Location: FF_X44_Y22_N9
\txpc|txpc_delay_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|txpc_delay_count[10]~feeder_combout\,
	ena => \txpc|txpc_return_delay.TXPCEc6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_count\(10));

-- Location: LCCOMB_X45_Y22_N30
\txpc|Add0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Add0~60_combout\ = \txpc|Add0~59\ $ (!\txpc|txpc_delay_counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \txpc|txpc_delay_counter\(31),
	cin => \txpc|Add0~59\,
	combout => \txpc|Add0~60_combout\);

-- Location: LCCOMB_X44_Y22_N28
\txpc|Selector0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector0~0_combout\ = (\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & ((\txpc|Add0~60_combout\) # ((\txpc|WideOr1~combout\ & \txpc|txpc_delay_counter\(31))))) # (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (\txpc|WideOr1~combout\ & 
-- (\txpc|txpc_delay_counter\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|WideOr1~combout\,
	datac => \txpc|txpc_delay_counter\(31),
	datad => \txpc|Add0~60_combout\,
	combout => \txpc|Selector0~0_combout\);

-- Location: FF_X44_Y22_N29
\txpc|txpc_delay_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector0~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_delay_counter\(31));

-- Location: LCCOMB_X44_Y22_N24
\txpc|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Equal0~1_combout\ = (!\txpc|txpc_delay_counter\(30) & (!\txpc|txpc_delay_counter\(31) & (\txpc|txpc_delay_counter\(10) $ (!\txpc|txpc_delay_count\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(10),
	datab => \txpc|txpc_delay_counter\(30),
	datac => \txpc|txpc_delay_count\(10),
	datad => \txpc|txpc_delay_counter\(31),
	combout => \txpc|Equal0~1_combout\);

-- Location: LCCOMB_X45_Y21_N2
\txpc|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Equal0~0_combout\ = (\txpc|txpc_delay_count\(10) & (\txpc|txpc_delay_counter\(6) & (\txpc|txpc_delay_counter\(2) & \txpc|txpc_delay_counter\(3)))) # (!\txpc|txpc_delay_count\(10) & (!\txpc|txpc_delay_counter\(6) & (!\txpc|txpc_delay_counter\(2) & 
-- !\txpc|txpc_delay_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_count\(10),
	datab => \txpc|txpc_delay_counter\(6),
	datac => \txpc|txpc_delay_counter\(2),
	datad => \txpc|txpc_delay_counter\(3),
	combout => \txpc|Equal0~0_combout\);

-- Location: LCCOMB_X44_Y22_N4
\txpc|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Equal0~3_combout\ = (!\txpc|txpc_delay_counter\(25) & (!\txpc|txpc_delay_counter\(22) & (!\txpc|txpc_delay_counter\(24) & !\txpc|txpc_delay_counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(25),
	datab => \txpc|txpc_delay_counter\(22),
	datac => \txpc|txpc_delay_counter\(24),
	datad => \txpc|txpc_delay_counter\(23),
	combout => \txpc|Equal0~3_combout\);

-- Location: LCCOMB_X44_Y22_N22
\txpc|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Equal0~4_combout\ = (\txpc|Equal0~2_combout\ & (\txpc|Equal0~1_combout\ & (\txpc|Equal0~0_combout\ & \txpc|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|Equal0~2_combout\,
	datab => \txpc|Equal0~1_combout\,
	datac => \txpc|Equal0~0_combout\,
	datad => \txpc|Equal0~3_combout\,
	combout => \txpc|Equal0~4_combout\);

-- Location: LCCOMB_X45_Y21_N4
\txpc|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Equal0~6_combout\ = (!\txpc|txpc_delay_counter\(14) & (!\txpc|txpc_delay_counter\(16) & (!\txpc|txpc_delay_counter\(15) & !\txpc|txpc_delay_counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(14),
	datab => \txpc|txpc_delay_counter\(16),
	datac => \txpc|txpc_delay_counter\(15),
	datad => \txpc|txpc_delay_counter\(17),
	combout => \txpc|Equal0~6_combout\);

-- Location: LCCOMB_X44_Y23_N0
\txpc|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Equal0~5_combout\ = (!\txpc|txpc_delay_counter\(18) & (!\txpc|txpc_delay_counter\(21) & (!\txpc|txpc_delay_counter\(20) & !\txpc|txpc_delay_counter\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(18),
	datab => \txpc|txpc_delay_counter\(21),
	datac => \txpc|txpc_delay_counter\(20),
	datad => \txpc|txpc_delay_counter\(19),
	combout => \txpc|Equal0~5_combout\);

-- Location: LCCOMB_X44_Y23_N26
\txpc|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Equal0~7_combout\ = (!\txpc|txpc_delay_counter\(13) & (!\txpc|txpc_delay_counter\(12) & (!\txpc|txpc_delay_counter\(11) & !\txpc|txpc_delay_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(13),
	datab => \txpc|txpc_delay_counter\(12),
	datac => \txpc|txpc_delay_counter\(11),
	datad => \txpc|txpc_delay_counter\(9),
	combout => \txpc|Equal0~7_combout\);

-- Location: LCCOMB_X44_Y23_N28
\txpc|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Equal0~8_combout\ = (!\txpc|txpc_delay_counter\(8) & (!\txpc|txpc_delay_counter\(5) & (!\txpc|txpc_delay_counter\(7) & !\txpc|txpc_delay_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|txpc_delay_counter\(8),
	datab => \txpc|txpc_delay_counter\(5),
	datac => \txpc|txpc_delay_counter\(7),
	datad => \txpc|txpc_delay_counter\(4),
	combout => \txpc|Equal0~8_combout\);

-- Location: LCCOMB_X44_Y23_N14
\txpc|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Equal0~9_combout\ = (\txpc|Equal0~6_combout\ & (\txpc|Equal0~5_combout\ & (\txpc|Equal0~7_combout\ & \txpc|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|Equal0~6_combout\,
	datab => \txpc|Equal0~5_combout\,
	datac => \txpc|Equal0~7_combout\,
	datad => \txpc|Equal0~8_combout\,
	combout => \txpc|Equal0~9_combout\);

-- Location: LCCOMB_X45_Y23_N0
\txpc|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Equal0~10_combout\ = (!\txpc|txpc_delay_counter\(1) & (\txpc|Equal0~4_combout\ & \txpc|Equal0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|txpc_delay_counter\(1),
	datac => \txpc|Equal0~4_combout\,
	datad => \txpc|Equal0~9_combout\,
	combout => \txpc|Equal0~10_combout\);

-- Location: LCCOMB_X45_Y19_N30
\txpc|Selector33~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector33~0_combout\ = (\txpc|state_txpc.TXPC_DELAY~q\) # ((\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & !\txpc|Equal0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY~q\,
	datac => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datad => \txpc|Equal0~10_combout\,
	combout => \txpc|Selector33~0_combout\);

-- Location: FF_X45_Y19_N31
\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector33~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\);

-- Location: LCCOMB_X45_Y21_N6
\txpc|Selector50~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector50~1_combout\ = (!\txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\ & (!\txpc|state_txpc.TXPC_BUFFER_SEND_END~q\ & (!\txpc|state_txpc.TXPC_DELAY~q\ & \txpc|Selector50~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_DELAY_IN_PROGRESS~q\,
	datab => \txpc|state_txpc.TXPC_BUFFER_SEND_END~q\,
	datac => \txpc|state_txpc.TXPC_DELAY~q\,
	datad => \txpc|Selector50~0_combout\,
	combout => \txpc|Selector50~1_combout\);

-- Location: LCCOMB_X45_Y21_N14
\txpc|Selector50~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector50~3_combout\ = (\txpc|Selector50~1_combout\ & ((\txpc|Selector50~2_combout\) # ((\txpc|data_req~q\ & !\txpc|txpc_return_transmit.TXPC_TRANSMIT_END~1_combout\)))) # (!\txpc|Selector50~1_combout\ & (((\txpc|data_req~q\ & 
-- !\txpc|txpc_return_transmit.TXPC_TRANSMIT_END~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|Selector50~1_combout\,
	datab => \txpc|Selector50~2_combout\,
	datac => \txpc|data_req~q\,
	datad => \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~1_combout\,
	combout => \txpc|Selector50~3_combout\);

-- Location: FF_X45_Y21_N15
\txpc|data_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector50~3_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|data_req~q\);

-- Location: LCCOMB_X54_Y26_N0
\txpc|buf|bpp_idx_w[0]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[0]~32_combout\ = \txpc|buf|bpp_idx_w\(0) $ (VCC)
-- \txpc|buf|bpp_idx_w[0]~33\ = CARRY(\txpc|buf|bpp_idx_w\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(0),
	datad => VCC,
	combout => \txpc|buf|bpp_idx_w[0]~32_combout\,
	cout => \txpc|buf|bpp_idx_w[0]~33\);

-- Location: LCCOMB_X51_Y24_N14
\txpc|buf|state_bpp.BPP_INIT~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|state_bpp.BPP_INIT~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \txpc|buf|state_bpp.BPP_INIT~feeder_combout\);

-- Location: FF_X51_Y24_N15
\txpc|buf|state_bpp.BPP_INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|state_bpp.BPP_INIT~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bpp.BPP_INIT~q\);

-- Location: LCCOMB_X46_Y30_N14
\Selector179~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector179~0_combout\ = (\state_ads.READING_BYTES_TX~q\) # ((!\state_ads.READING_BYTES_END~q\ & (\txpc_data_en~q\ & !\state_ads.WAIT_FOR_DRDY~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.READING_BYTES_TX~q\,
	datab => \state_ads.READING_BYTES_END~q\,
	datac => \txpc_data_en~q\,
	datad => \state_ads.WAIT_FOR_DRDY~q\,
	combout => \Selector179~0_combout\);

-- Location: FF_X46_Y30_N15
txpc_data_en : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector179~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc_data_en~q\);

-- Location: LCCOMB_X50_Y23_N24
\txpc|buf|state_bpp.BPP_INC_WORD2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|state_bpp.BPP_INC_WORD2~0_combout\ = (\txpc|buf|Selector9~1_combout\ & ((\txpc|buf|state_bpp.BPP_INC_WORD2~q\) # ((\txpc_data_en~q\ & \txpc|buf|state_bpp.BPP_FILL2~q\)))) # (!\txpc|buf|Selector9~1_combout\ & (\txpc_data_en~q\ & 
-- ((\txpc|buf|state_bpp.BPP_FILL2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Selector9~1_combout\,
	datab => \txpc_data_en~q\,
	datac => \txpc|buf|state_bpp.BPP_INC_WORD2~q\,
	datad => \txpc|buf|state_bpp.BPP_FILL2~q\,
	combout => \txpc|buf|state_bpp.BPP_INC_WORD2~0_combout\);

-- Location: FF_X50_Y23_N25
\txpc|buf|state_bpp.BPP_INC_WORD2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|state_bpp.BPP_INC_WORD2~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bpp.BPP_INC_WORD2~q\);

-- Location: LCCOMB_X50_Y23_N12
\txpc|buf|Selector7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector7~0_combout\ = (\txpc|buf|state_bpp.BPP_INC_WORD2~q\) # ((\txpc_data_en~q\ & \txpc|buf|state_bpp.BPP_WAIT_CEF2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc_data_en~q\,
	datac => \txpc|buf|state_bpp.BPP_WAIT_CEF2~q\,
	datad => \txpc|buf|state_bpp.BPP_INC_WORD2~q\,
	combout => \txpc|buf|Selector7~0_combout\);

-- Location: FF_X50_Y23_N13
\txpc|buf|state_bpp.BPP_WAIT_CEF2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Selector7~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bpp.BPP_WAIT_CEF2~q\);

-- Location: LCCOMB_X50_Y23_N26
\txpc|buf|Selector3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector3~0_combout\ = (!\txpc_data_en~q\ & ((\txpc|buf|state_bpp.BPP_FILL2~q\) # ((\txpc|buf|state_bpp.BPP_WAIT_CEF2~q\ & !\txpc|buf|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bpp.BPP_WAIT_CEF2~q\,
	datab => \txpc|buf|state_bpp.BPP_FILL2~q\,
	datac => \txpc_data_en~q\,
	datad => \txpc|buf|Equal0~10_combout\,
	combout => \txpc|buf|Selector3~0_combout\);

-- Location: LCCOMB_X50_Y23_N0
\txpc|buf|Selector3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector3~1_combout\ = (\txpc|buf|Selector3~0_combout\) # (\txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|Selector3~0_combout\,
	datad => \txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\,
	combout => \txpc|buf|Selector3~1_combout\);

-- Location: FF_X50_Y23_N1
\txpc|buf|state_bpp.BPP_FILL2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Selector3~1_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bpp.BPP_FILL2~q\);

-- Location: LCCOMB_X50_Y23_N4
\txpc|buf|Selector9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector9~0_combout\ = (!\txpc|buf|state_bpp.BPP_WAIT_CEF2~q\ & !\txpc|buf|state_bpp.BPP_WAIT_CEF1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bpp.BPP_WAIT_CEF2~q\,
	datad => \txpc|buf|state_bpp.BPP_WAIT_CEF1~q\,
	combout => \txpc|buf|Selector9~0_combout\);

-- Location: LCCOMB_X50_Y23_N16
\txpc|buf|Selector2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector2~0_combout\ = (!\txpc_data_en~q\ & ((\txpc|buf|state_bpp.BPP_FILL1~q\) # ((\txpc|buf|state_bpp.BPP_WAIT_CEF1~q\ & !\txpc|buf|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bpp.BPP_WAIT_CEF1~q\,
	datab => \txpc|buf|state_bpp.BPP_FILL1~q\,
	datac => \txpc_data_en~q\,
	datad => \txpc|buf|Equal0~10_combout\,
	combout => \txpc|buf|Selector2~0_combout\);

-- Location: LCCOMB_X50_Y23_N18
\txpc|buf|Selector2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector2~1_combout\ = (\txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1~q\) # ((\txpc|buf|Selector2~0_combout\) # (!\txpc|buf|state_bpp.BPP_INIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1~q\,
	datab => \txpc|buf|Selector2~0_combout\,
	datad => \txpc|buf|state_bpp.BPP_INIT~q\,
	combout => \txpc|buf|Selector2~1_combout\);

-- Location: FF_X50_Y23_N19
\txpc|buf|state_bpp.BPP_FILL1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Selector2~1_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bpp.BPP_FILL1~q\);

-- Location: LCCOMB_X50_Y23_N30
\txpc|buf|Selector9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector9~1_combout\ = (\txpc_data_en~q\ & (!\txpc|buf|state_bpp.BPP_FILL2~q\ & (!\txpc|buf|Selector9~0_combout\ & !\txpc|buf|state_bpp.BPP_FILL1~q\))) # (!\txpc_data_en~q\ & (\txpc|buf|Selector9~0_combout\ & ((\txpc|buf|state_bpp.BPP_FILL2~q\) 
-- # (\txpc|buf|state_bpp.BPP_FILL1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc_data_en~q\,
	datab => \txpc|buf|state_bpp.BPP_FILL2~q\,
	datac => \txpc|buf|Selector9~0_combout\,
	datad => \txpc|buf|state_bpp.BPP_FILL1~q\,
	combout => \txpc|buf|Selector9~1_combout\);

-- Location: LCCOMB_X50_Y23_N20
\txpc|buf|Selector8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector8~0_combout\ = (!\txpc|buf|state_bpp.BPP_FILL2~q\ & (\txpc_data_en~q\ & \txpc|buf|state_bpp.BPP_FILL1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|state_bpp.BPP_FILL2~q\,
	datac => \txpc_data_en~q\,
	datad => \txpc|buf|state_bpp.BPP_FILL1~q\,
	combout => \txpc|buf|Selector8~0_combout\);

-- Location: LCCOMB_X50_Y23_N22
\txpc|buf|Selector8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector8~1_combout\ = (\txpc|buf|Selector8~0_combout\) # ((\txpc|buf|Selector9~1_combout\ & \txpc|buf|state_bpp.BPP_INC_WORD1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Selector9~1_combout\,
	datac => \txpc|buf|state_bpp.BPP_INC_WORD1~q\,
	datad => \txpc|buf|Selector8~0_combout\,
	combout => \txpc|buf|Selector8~1_combout\);

-- Location: FF_X50_Y23_N23
\txpc|buf|state_bpp.BPP_INC_WORD1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Selector8~1_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bpp.BPP_INC_WORD1~q\);

-- Location: LCCOMB_X50_Y23_N10
\txpc|buf|Selector6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector6~0_combout\ = (\txpc|buf|state_bpp.BPP_INC_WORD1~q\) # ((\txpc_data_en~q\ & \txpc|buf|state_bpp.BPP_WAIT_CEF1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc_data_en~q\,
	datac => \txpc|buf|state_bpp.BPP_WAIT_CEF1~q\,
	datad => \txpc|buf|state_bpp.BPP_INC_WORD1~q\,
	combout => \txpc|buf|Selector6~0_combout\);

-- Location: FF_X50_Y23_N11
\txpc|buf|state_bpp.BPP_WAIT_CEF1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Selector6~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bpp.BPP_WAIT_CEF1~q\);

-- Location: LCCOMB_X50_Y23_N28
\txpc|buf|Selector4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector4~0_combout\ = (\txpc|buf|Equal0~10_combout\ & (!\txpc_data_en~q\ & \txpc|buf|state_bpp.BPP_WAIT_CEF1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|Equal0~10_combout\,
	datac => \txpc_data_en~q\,
	datad => \txpc|buf|state_bpp.BPP_WAIT_CEF1~q\,
	combout => \txpc|buf|Selector4~0_combout\);

-- Location: FF_X50_Y23_N29
\txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Selector4~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\);

-- Location: LCCOMB_X51_Y24_N8
\txpc|buf|WideOr7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|WideOr7~combout\ = (\txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1~q\) # ((\txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\) # (!\txpc|buf|state_bpp.BPP_INIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1~q\,
	datac => \txpc|buf|state_bpp.BPP_INIT~q\,
	datad => \txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\,
	combout => \txpc|buf|WideOr7~combout\);

-- Location: LCCOMB_X50_Y23_N14
\txpc|buf|bpp_idx_w[31]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[31]~34_combout\ = (!\txpc|buf|state_bpp.BPP_FILL1~q\ & (!\txpc|buf|state_bpp.BPP_FILL2~q\ & (\txpc|buf|Selector9~0_combout\ & !\master_reset~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bpp.BPP_FILL1~q\,
	datab => \txpc|buf|state_bpp.BPP_FILL2~q\,
	datac => \txpc|buf|Selector9~0_combout\,
	datad => \master_reset~q\,
	combout => \txpc|buf|bpp_idx_w[31]~34_combout\);

-- Location: FF_X54_Y26_N1
\txpc|buf|bpp_idx_w[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[0]~32_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(0));

-- Location: LCCOMB_X54_Y26_N2
\txpc|buf|bpp_idx_w[1]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[1]~35_combout\ = (\txpc|buf|bpp_idx_w\(1) & (!\txpc|buf|bpp_idx_w[0]~33\)) # (!\txpc|buf|bpp_idx_w\(1) & ((\txpc|buf|bpp_idx_w[0]~33\) # (GND)))
-- \txpc|buf|bpp_idx_w[1]~36\ = CARRY((!\txpc|buf|bpp_idx_w[0]~33\) # (!\txpc|buf|bpp_idx_w\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(1),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[0]~33\,
	combout => \txpc|buf|bpp_idx_w[1]~35_combout\,
	cout => \txpc|buf|bpp_idx_w[1]~36\);

-- Location: FF_X54_Y26_N3
\txpc|buf|bpp_idx_w[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[1]~35_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(1));

-- Location: LCCOMB_X54_Y26_N4
\txpc|buf|bpp_idx_w[2]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[2]~37_combout\ = (\txpc|buf|bpp_idx_w\(2) & (\txpc|buf|bpp_idx_w[1]~36\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(2) & (!\txpc|buf|bpp_idx_w[1]~36\ & VCC))
-- \txpc|buf|bpp_idx_w[2]~38\ = CARRY((\txpc|buf|bpp_idx_w\(2) & !\txpc|buf|bpp_idx_w[1]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(2),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[1]~36\,
	combout => \txpc|buf|bpp_idx_w[2]~37_combout\,
	cout => \txpc|buf|bpp_idx_w[2]~38\);

-- Location: FF_X54_Y26_N5
\txpc|buf|bpp_idx_w[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[2]~37_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(2));

-- Location: LCCOMB_X54_Y26_N6
\txpc|buf|bpp_idx_w[3]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[3]~39_combout\ = (\txpc|buf|bpp_idx_w\(3) & (!\txpc|buf|bpp_idx_w[2]~38\)) # (!\txpc|buf|bpp_idx_w\(3) & ((\txpc|buf|bpp_idx_w[2]~38\) # (GND)))
-- \txpc|buf|bpp_idx_w[3]~40\ = CARRY((!\txpc|buf|bpp_idx_w[2]~38\) # (!\txpc|buf|bpp_idx_w\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(3),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[2]~38\,
	combout => \txpc|buf|bpp_idx_w[3]~39_combout\,
	cout => \txpc|buf|bpp_idx_w[3]~40\);

-- Location: FF_X54_Y26_N7
\txpc|buf|bpp_idx_w[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[3]~39_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(3));

-- Location: LCCOMB_X54_Y26_N8
\txpc|buf|bpp_idx_w[4]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[4]~41_combout\ = (\txpc|buf|bpp_idx_w\(4) & (\txpc|buf|bpp_idx_w[3]~40\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(4) & (!\txpc|buf|bpp_idx_w[3]~40\ & VCC))
-- \txpc|buf|bpp_idx_w[4]~42\ = CARRY((\txpc|buf|bpp_idx_w\(4) & !\txpc|buf|bpp_idx_w[3]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(4),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[3]~40\,
	combout => \txpc|buf|bpp_idx_w[4]~41_combout\,
	cout => \txpc|buf|bpp_idx_w[4]~42\);

-- Location: FF_X54_Y26_N9
\txpc|buf|bpp_idx_w[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[4]~41_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(4));

-- Location: LCCOMB_X54_Y26_N10
\txpc|buf|bpp_idx_w[5]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[5]~43_combout\ = (\txpc|buf|bpp_idx_w\(5) & (!\txpc|buf|bpp_idx_w[4]~42\)) # (!\txpc|buf|bpp_idx_w\(5) & ((\txpc|buf|bpp_idx_w[4]~42\) # (GND)))
-- \txpc|buf|bpp_idx_w[5]~44\ = CARRY((!\txpc|buf|bpp_idx_w[4]~42\) # (!\txpc|buf|bpp_idx_w\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(5),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[4]~42\,
	combout => \txpc|buf|bpp_idx_w[5]~43_combout\,
	cout => \txpc|buf|bpp_idx_w[5]~44\);

-- Location: FF_X54_Y26_N11
\txpc|buf|bpp_idx_w[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[5]~43_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(5));

-- Location: LCCOMB_X54_Y26_N12
\txpc|buf|bpp_idx_w[6]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[6]~45_combout\ = (\txpc|buf|bpp_idx_w\(6) & (\txpc|buf|bpp_idx_w[5]~44\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(6) & (!\txpc|buf|bpp_idx_w[5]~44\ & VCC))
-- \txpc|buf|bpp_idx_w[6]~46\ = CARRY((\txpc|buf|bpp_idx_w\(6) & !\txpc|buf|bpp_idx_w[5]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(6),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[5]~44\,
	combout => \txpc|buf|bpp_idx_w[6]~45_combout\,
	cout => \txpc|buf|bpp_idx_w[6]~46\);

-- Location: FF_X54_Y26_N13
\txpc|buf|bpp_idx_w[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[6]~45_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(6));

-- Location: LCCOMB_X54_Y26_N14
\txpc|buf|bpp_idx_w[7]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[7]~47_combout\ = (\txpc|buf|bpp_idx_w\(7) & (!\txpc|buf|bpp_idx_w[6]~46\)) # (!\txpc|buf|bpp_idx_w\(7) & ((\txpc|buf|bpp_idx_w[6]~46\) # (GND)))
-- \txpc|buf|bpp_idx_w[7]~48\ = CARRY((!\txpc|buf|bpp_idx_w[6]~46\) # (!\txpc|buf|bpp_idx_w\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(7),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[6]~46\,
	combout => \txpc|buf|bpp_idx_w[7]~47_combout\,
	cout => \txpc|buf|bpp_idx_w[7]~48\);

-- Location: FF_X54_Y26_N15
\txpc|buf|bpp_idx_w[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[7]~47_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(7));

-- Location: LCCOMB_X54_Y26_N16
\txpc|buf|bpp_idx_w[8]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[8]~49_combout\ = (\txpc|buf|bpp_idx_w\(8) & (\txpc|buf|bpp_idx_w[7]~48\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(8) & (!\txpc|buf|bpp_idx_w[7]~48\ & VCC))
-- \txpc|buf|bpp_idx_w[8]~50\ = CARRY((\txpc|buf|bpp_idx_w\(8) & !\txpc|buf|bpp_idx_w[7]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(8),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[7]~48\,
	combout => \txpc|buf|bpp_idx_w[8]~49_combout\,
	cout => \txpc|buf|bpp_idx_w[8]~50\);

-- Location: FF_X54_Y26_N17
\txpc|buf|bpp_idx_w[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[8]~49_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(8));

-- Location: LCCOMB_X54_Y26_N18
\txpc|buf|bpp_idx_w[9]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[9]~51_combout\ = (\txpc|buf|bpp_idx_w\(9) & (!\txpc|buf|bpp_idx_w[8]~50\)) # (!\txpc|buf|bpp_idx_w\(9) & ((\txpc|buf|bpp_idx_w[8]~50\) # (GND)))
-- \txpc|buf|bpp_idx_w[9]~52\ = CARRY((!\txpc|buf|bpp_idx_w[8]~50\) # (!\txpc|buf|bpp_idx_w\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(9),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[8]~50\,
	combout => \txpc|buf|bpp_idx_w[9]~51_combout\,
	cout => \txpc|buf|bpp_idx_w[9]~52\);

-- Location: FF_X54_Y26_N19
\txpc|buf|bpp_idx_w[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[9]~51_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(9));

-- Location: LCCOMB_X54_Y26_N20
\txpc|buf|bpp_idx_w[10]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[10]~53_combout\ = (\txpc|buf|bpp_idx_w\(10) & (\txpc|buf|bpp_idx_w[9]~52\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(10) & (!\txpc|buf|bpp_idx_w[9]~52\ & VCC))
-- \txpc|buf|bpp_idx_w[10]~54\ = CARRY((\txpc|buf|bpp_idx_w\(10) & !\txpc|buf|bpp_idx_w[9]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(10),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[9]~52\,
	combout => \txpc|buf|bpp_idx_w[10]~53_combout\,
	cout => \txpc|buf|bpp_idx_w[10]~54\);

-- Location: FF_X54_Y26_N21
\txpc|buf|bpp_idx_w[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[10]~53_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(10));

-- Location: LCCOMB_X54_Y26_N22
\txpc|buf|bpp_idx_w[11]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[11]~55_combout\ = (\txpc|buf|bpp_idx_w\(11) & (!\txpc|buf|bpp_idx_w[10]~54\)) # (!\txpc|buf|bpp_idx_w\(11) & ((\txpc|buf|bpp_idx_w[10]~54\) # (GND)))
-- \txpc|buf|bpp_idx_w[11]~56\ = CARRY((!\txpc|buf|bpp_idx_w[10]~54\) # (!\txpc|buf|bpp_idx_w\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(11),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[10]~54\,
	combout => \txpc|buf|bpp_idx_w[11]~55_combout\,
	cout => \txpc|buf|bpp_idx_w[11]~56\);

-- Location: FF_X54_Y26_N23
\txpc|buf|bpp_idx_w[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[11]~55_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(11));

-- Location: LCCOMB_X54_Y26_N24
\txpc|buf|bpp_idx_w[12]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[12]~57_combout\ = (\txpc|buf|bpp_idx_w\(12) & (\txpc|buf|bpp_idx_w[11]~56\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(12) & (!\txpc|buf|bpp_idx_w[11]~56\ & VCC))
-- \txpc|buf|bpp_idx_w[12]~58\ = CARRY((\txpc|buf|bpp_idx_w\(12) & !\txpc|buf|bpp_idx_w[11]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(12),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[11]~56\,
	combout => \txpc|buf|bpp_idx_w[12]~57_combout\,
	cout => \txpc|buf|bpp_idx_w[12]~58\);

-- Location: FF_X54_Y26_N25
\txpc|buf|bpp_idx_w[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[12]~57_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(12));

-- Location: LCCOMB_X54_Y26_N26
\txpc|buf|bpp_idx_w[13]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[13]~59_combout\ = (\txpc|buf|bpp_idx_w\(13) & (!\txpc|buf|bpp_idx_w[12]~58\)) # (!\txpc|buf|bpp_idx_w\(13) & ((\txpc|buf|bpp_idx_w[12]~58\) # (GND)))
-- \txpc|buf|bpp_idx_w[13]~60\ = CARRY((!\txpc|buf|bpp_idx_w[12]~58\) # (!\txpc|buf|bpp_idx_w\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(13),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[12]~58\,
	combout => \txpc|buf|bpp_idx_w[13]~59_combout\,
	cout => \txpc|buf|bpp_idx_w[13]~60\);

-- Location: FF_X54_Y26_N27
\txpc|buf|bpp_idx_w[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[13]~59_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(13));

-- Location: LCCOMB_X54_Y26_N28
\txpc|buf|bpp_idx_w[14]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[14]~61_combout\ = (\txpc|buf|bpp_idx_w\(14) & (\txpc|buf|bpp_idx_w[13]~60\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(14) & (!\txpc|buf|bpp_idx_w[13]~60\ & VCC))
-- \txpc|buf|bpp_idx_w[14]~62\ = CARRY((\txpc|buf|bpp_idx_w\(14) & !\txpc|buf|bpp_idx_w[13]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(14),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[13]~60\,
	combout => \txpc|buf|bpp_idx_w[14]~61_combout\,
	cout => \txpc|buf|bpp_idx_w[14]~62\);

-- Location: FF_X54_Y26_N29
\txpc|buf|bpp_idx_w[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[14]~61_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(14));

-- Location: LCCOMB_X54_Y26_N30
\txpc|buf|bpp_idx_w[15]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[15]~63_combout\ = (\txpc|buf|bpp_idx_w\(15) & (!\txpc|buf|bpp_idx_w[14]~62\)) # (!\txpc|buf|bpp_idx_w\(15) & ((\txpc|buf|bpp_idx_w[14]~62\) # (GND)))
-- \txpc|buf|bpp_idx_w[15]~64\ = CARRY((!\txpc|buf|bpp_idx_w[14]~62\) # (!\txpc|buf|bpp_idx_w\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(15),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[14]~62\,
	combout => \txpc|buf|bpp_idx_w[15]~63_combout\,
	cout => \txpc|buf|bpp_idx_w[15]~64\);

-- Location: FF_X54_Y26_N31
\txpc|buf|bpp_idx_w[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[15]~63_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(15));

-- Location: LCCOMB_X54_Y25_N0
\txpc|buf|bpp_idx_w[16]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[16]~65_combout\ = (\txpc|buf|bpp_idx_w\(16) & (\txpc|buf|bpp_idx_w[15]~64\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(16) & (!\txpc|buf|bpp_idx_w[15]~64\ & VCC))
-- \txpc|buf|bpp_idx_w[16]~66\ = CARRY((\txpc|buf|bpp_idx_w\(16) & !\txpc|buf|bpp_idx_w[15]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(16),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[15]~64\,
	combout => \txpc|buf|bpp_idx_w[16]~65_combout\,
	cout => \txpc|buf|bpp_idx_w[16]~66\);

-- Location: FF_X54_Y25_N1
\txpc|buf|bpp_idx_w[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[16]~65_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(16));

-- Location: LCCOMB_X54_Y25_N2
\txpc|buf|bpp_idx_w[17]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[17]~67_combout\ = (\txpc|buf|bpp_idx_w\(17) & (!\txpc|buf|bpp_idx_w[16]~66\)) # (!\txpc|buf|bpp_idx_w\(17) & ((\txpc|buf|bpp_idx_w[16]~66\) # (GND)))
-- \txpc|buf|bpp_idx_w[17]~68\ = CARRY((!\txpc|buf|bpp_idx_w[16]~66\) # (!\txpc|buf|bpp_idx_w\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(17),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[16]~66\,
	combout => \txpc|buf|bpp_idx_w[17]~67_combout\,
	cout => \txpc|buf|bpp_idx_w[17]~68\);

-- Location: FF_X54_Y25_N3
\txpc|buf|bpp_idx_w[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[17]~67_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(17));

-- Location: LCCOMB_X54_Y25_N4
\txpc|buf|bpp_idx_w[18]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[18]~69_combout\ = (\txpc|buf|bpp_idx_w\(18) & (\txpc|buf|bpp_idx_w[17]~68\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(18) & (!\txpc|buf|bpp_idx_w[17]~68\ & VCC))
-- \txpc|buf|bpp_idx_w[18]~70\ = CARRY((\txpc|buf|bpp_idx_w\(18) & !\txpc|buf|bpp_idx_w[17]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(18),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[17]~68\,
	combout => \txpc|buf|bpp_idx_w[18]~69_combout\,
	cout => \txpc|buf|bpp_idx_w[18]~70\);

-- Location: FF_X54_Y25_N5
\txpc|buf|bpp_idx_w[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[18]~69_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(18));

-- Location: LCCOMB_X54_Y25_N6
\txpc|buf|bpp_idx_w[19]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[19]~71_combout\ = (\txpc|buf|bpp_idx_w\(19) & (!\txpc|buf|bpp_idx_w[18]~70\)) # (!\txpc|buf|bpp_idx_w\(19) & ((\txpc|buf|bpp_idx_w[18]~70\) # (GND)))
-- \txpc|buf|bpp_idx_w[19]~72\ = CARRY((!\txpc|buf|bpp_idx_w[18]~70\) # (!\txpc|buf|bpp_idx_w\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(19),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[18]~70\,
	combout => \txpc|buf|bpp_idx_w[19]~71_combout\,
	cout => \txpc|buf|bpp_idx_w[19]~72\);

-- Location: FF_X54_Y25_N7
\txpc|buf|bpp_idx_w[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[19]~71_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(19));

-- Location: LCCOMB_X54_Y25_N8
\txpc|buf|bpp_idx_w[20]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[20]~73_combout\ = (\txpc|buf|bpp_idx_w\(20) & (\txpc|buf|bpp_idx_w[19]~72\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(20) & (!\txpc|buf|bpp_idx_w[19]~72\ & VCC))
-- \txpc|buf|bpp_idx_w[20]~74\ = CARRY((\txpc|buf|bpp_idx_w\(20) & !\txpc|buf|bpp_idx_w[19]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(20),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[19]~72\,
	combout => \txpc|buf|bpp_idx_w[20]~73_combout\,
	cout => \txpc|buf|bpp_idx_w[20]~74\);

-- Location: FF_X54_Y25_N9
\txpc|buf|bpp_idx_w[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[20]~73_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(20));

-- Location: LCCOMB_X54_Y25_N10
\txpc|buf|bpp_idx_w[21]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[21]~75_combout\ = (\txpc|buf|bpp_idx_w\(21) & (!\txpc|buf|bpp_idx_w[20]~74\)) # (!\txpc|buf|bpp_idx_w\(21) & ((\txpc|buf|bpp_idx_w[20]~74\) # (GND)))
-- \txpc|buf|bpp_idx_w[21]~76\ = CARRY((!\txpc|buf|bpp_idx_w[20]~74\) # (!\txpc|buf|bpp_idx_w\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(21),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[20]~74\,
	combout => \txpc|buf|bpp_idx_w[21]~75_combout\,
	cout => \txpc|buf|bpp_idx_w[21]~76\);

-- Location: FF_X54_Y25_N11
\txpc|buf|bpp_idx_w[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[21]~75_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(21));

-- Location: LCCOMB_X54_Y25_N12
\txpc|buf|bpp_idx_w[22]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[22]~77_combout\ = (\txpc|buf|bpp_idx_w\(22) & (\txpc|buf|bpp_idx_w[21]~76\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(22) & (!\txpc|buf|bpp_idx_w[21]~76\ & VCC))
-- \txpc|buf|bpp_idx_w[22]~78\ = CARRY((\txpc|buf|bpp_idx_w\(22) & !\txpc|buf|bpp_idx_w[21]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(22),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[21]~76\,
	combout => \txpc|buf|bpp_idx_w[22]~77_combout\,
	cout => \txpc|buf|bpp_idx_w[22]~78\);

-- Location: FF_X54_Y25_N13
\txpc|buf|bpp_idx_w[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[22]~77_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(22));

-- Location: LCCOMB_X54_Y25_N14
\txpc|buf|bpp_idx_w[23]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[23]~79_combout\ = (\txpc|buf|bpp_idx_w\(23) & (!\txpc|buf|bpp_idx_w[22]~78\)) # (!\txpc|buf|bpp_idx_w\(23) & ((\txpc|buf|bpp_idx_w[22]~78\) # (GND)))
-- \txpc|buf|bpp_idx_w[23]~80\ = CARRY((!\txpc|buf|bpp_idx_w[22]~78\) # (!\txpc|buf|bpp_idx_w\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(23),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[22]~78\,
	combout => \txpc|buf|bpp_idx_w[23]~79_combout\,
	cout => \txpc|buf|bpp_idx_w[23]~80\);

-- Location: FF_X54_Y25_N15
\txpc|buf|bpp_idx_w[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[23]~79_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(23));

-- Location: LCCOMB_X54_Y25_N16
\txpc|buf|bpp_idx_w[24]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[24]~81_combout\ = (\txpc|buf|bpp_idx_w\(24) & (\txpc|buf|bpp_idx_w[23]~80\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(24) & (!\txpc|buf|bpp_idx_w[23]~80\ & VCC))
-- \txpc|buf|bpp_idx_w[24]~82\ = CARRY((\txpc|buf|bpp_idx_w\(24) & !\txpc|buf|bpp_idx_w[23]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(24),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[23]~80\,
	combout => \txpc|buf|bpp_idx_w[24]~81_combout\,
	cout => \txpc|buf|bpp_idx_w[24]~82\);

-- Location: FF_X54_Y25_N17
\txpc|buf|bpp_idx_w[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[24]~81_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(24));

-- Location: LCCOMB_X54_Y25_N18
\txpc|buf|bpp_idx_w[25]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[25]~83_combout\ = (\txpc|buf|bpp_idx_w\(25) & (!\txpc|buf|bpp_idx_w[24]~82\)) # (!\txpc|buf|bpp_idx_w\(25) & ((\txpc|buf|bpp_idx_w[24]~82\) # (GND)))
-- \txpc|buf|bpp_idx_w[25]~84\ = CARRY((!\txpc|buf|bpp_idx_w[24]~82\) # (!\txpc|buf|bpp_idx_w\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(25),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[24]~82\,
	combout => \txpc|buf|bpp_idx_w[25]~83_combout\,
	cout => \txpc|buf|bpp_idx_w[25]~84\);

-- Location: FF_X54_Y25_N19
\txpc|buf|bpp_idx_w[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[25]~83_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(25));

-- Location: LCCOMB_X54_Y25_N20
\txpc|buf|bpp_idx_w[26]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[26]~85_combout\ = (\txpc|buf|bpp_idx_w\(26) & (\txpc|buf|bpp_idx_w[25]~84\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(26) & (!\txpc|buf|bpp_idx_w[25]~84\ & VCC))
-- \txpc|buf|bpp_idx_w[26]~86\ = CARRY((\txpc|buf|bpp_idx_w\(26) & !\txpc|buf|bpp_idx_w[25]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(26),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[25]~84\,
	combout => \txpc|buf|bpp_idx_w[26]~85_combout\,
	cout => \txpc|buf|bpp_idx_w[26]~86\);

-- Location: FF_X54_Y25_N21
\txpc|buf|bpp_idx_w[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[26]~85_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(26));

-- Location: LCCOMB_X54_Y25_N22
\txpc|buf|bpp_idx_w[27]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[27]~87_combout\ = (\txpc|buf|bpp_idx_w\(27) & (!\txpc|buf|bpp_idx_w[26]~86\)) # (!\txpc|buf|bpp_idx_w\(27) & ((\txpc|buf|bpp_idx_w[26]~86\) # (GND)))
-- \txpc|buf|bpp_idx_w[27]~88\ = CARRY((!\txpc|buf|bpp_idx_w[26]~86\) # (!\txpc|buf|bpp_idx_w\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(27),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[26]~86\,
	combout => \txpc|buf|bpp_idx_w[27]~87_combout\,
	cout => \txpc|buf|bpp_idx_w[27]~88\);

-- Location: FF_X54_Y25_N23
\txpc|buf|bpp_idx_w[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[27]~87_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(27));

-- Location: LCCOMB_X55_Y25_N22
\txpc|buf|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal0~8_combout\ = (!\txpc|buf|bpp_idx_w\(25) & (!\txpc|buf|bpp_idx_w\(27) & (!\txpc|buf|bpp_idx_w\(24) & !\txpc|buf|bpp_idx_w\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(25),
	datab => \txpc|buf|bpp_idx_w\(27),
	datac => \txpc|buf|bpp_idx_w\(24),
	datad => \txpc|buf|bpp_idx_w\(26),
	combout => \txpc|buf|Equal0~8_combout\);

-- Location: LCCOMB_X55_Y25_N0
\txpc|buf|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal0~5_combout\ = (!\txpc|buf|bpp_idx_w\(16) & (!\txpc|buf|bpp_idx_w\(19) & (!\txpc|buf|bpp_idx_w\(18) & !\txpc|buf|bpp_idx_w\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(16),
	datab => \txpc|buf|bpp_idx_w\(19),
	datac => \txpc|buf|bpp_idx_w\(18),
	datad => \txpc|buf|bpp_idx_w\(17),
	combout => \txpc|buf|Equal0~5_combout\);

-- Location: LCCOMB_X55_Y25_N10
\txpc|buf|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal0~6_combout\ = (!\txpc|buf|bpp_idx_w\(23) & !\txpc|buf|bpp_idx_w\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(23),
	datad => \txpc|buf|bpp_idx_w\(22),
	combout => \txpc|buf|Equal0~6_combout\);

-- Location: LCCOMB_X55_Y25_N20
\txpc|buf|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal0~7_combout\ = (!\txpc|buf|bpp_idx_w\(20) & (\txpc|buf|Equal0~5_combout\ & (!\txpc|buf|bpp_idx_w\(21) & \txpc|buf|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(20),
	datab => \txpc|buf|Equal0~5_combout\,
	datac => \txpc|buf|bpp_idx_w\(21),
	datad => \txpc|buf|Equal0~6_combout\,
	combout => \txpc|buf|Equal0~7_combout\);

-- Location: LCCOMB_X54_Y25_N24
\txpc|buf|bpp_idx_w[28]~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[28]~89_combout\ = (\txpc|buf|bpp_idx_w\(28) & (\txpc|buf|bpp_idx_w[27]~88\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(28) & (!\txpc|buf|bpp_idx_w[27]~88\ & VCC))
-- \txpc|buf|bpp_idx_w[28]~90\ = CARRY((\txpc|buf|bpp_idx_w\(28) & !\txpc|buf|bpp_idx_w[27]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(28),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[27]~88\,
	combout => \txpc|buf|bpp_idx_w[28]~89_combout\,
	cout => \txpc|buf|bpp_idx_w[28]~90\);

-- Location: FF_X54_Y25_N25
\txpc|buf|bpp_idx_w[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[28]~89_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(28));

-- Location: LCCOMB_X54_Y25_N26
\txpc|buf|bpp_idx_w[29]~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[29]~91_combout\ = (\txpc|buf|bpp_idx_w\(29) & (!\txpc|buf|bpp_idx_w[28]~90\)) # (!\txpc|buf|bpp_idx_w\(29) & ((\txpc|buf|bpp_idx_w[28]~90\) # (GND)))
-- \txpc|buf|bpp_idx_w[29]~92\ = CARRY((!\txpc|buf|bpp_idx_w[28]~90\) # (!\txpc|buf|bpp_idx_w\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(29),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[28]~90\,
	combout => \txpc|buf|bpp_idx_w[29]~91_combout\,
	cout => \txpc|buf|bpp_idx_w[29]~92\);

-- Location: FF_X54_Y25_N27
\txpc|buf|bpp_idx_w[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[29]~91_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(29));

-- Location: LCCOMB_X54_Y25_N28
\txpc|buf|bpp_idx_w[30]~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[30]~93_combout\ = (\txpc|buf|bpp_idx_w\(30) & (\txpc|buf|bpp_idx_w[29]~92\ $ (GND))) # (!\txpc|buf|bpp_idx_w\(30) & (!\txpc|buf|bpp_idx_w[29]~92\ & VCC))
-- \txpc|buf|bpp_idx_w[30]~94\ = CARRY((\txpc|buf|bpp_idx_w\(30) & !\txpc|buf|bpp_idx_w[29]~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bpp_idx_w\(30),
	datad => VCC,
	cin => \txpc|buf|bpp_idx_w[29]~92\,
	combout => \txpc|buf|bpp_idx_w[30]~93_combout\,
	cout => \txpc|buf|bpp_idx_w[30]~94\);

-- Location: FF_X54_Y25_N29
\txpc|buf|bpp_idx_w[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[30]~93_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(30));

-- Location: LCCOMB_X54_Y25_N30
\txpc|buf|bpp_idx_w[31]~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_idx_w[31]~95_combout\ = \txpc|buf|bpp_idx_w\(31) $ (\txpc|buf|bpp_idx_w[30]~94\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(31),
	cin => \txpc|buf|bpp_idx_w[30]~94\,
	combout => \txpc|buf|bpp_idx_w[31]~95_combout\);

-- Location: FF_X54_Y25_N31
\txpc|buf|bpp_idx_w[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_idx_w[31]~95_combout\,
	sclr => \txpc|buf|WideOr7~combout\,
	ena => \txpc|buf|bpp_idx_w[31]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_idx_w\(31));

-- Location: LCCOMB_X55_Y25_N8
\txpc|buf|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal0~9_combout\ = (!\txpc|buf|bpp_idx_w\(30) & (!\txpc|buf|bpp_idx_w\(31) & (!\txpc|buf|bpp_idx_w\(28) & !\txpc|buf|bpp_idx_w\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(30),
	datab => \txpc|buf|bpp_idx_w\(31),
	datac => \txpc|buf|bpp_idx_w\(28),
	datad => \txpc|buf|bpp_idx_w\(29),
	combout => \txpc|buf|Equal0~9_combout\);

-- Location: LCCOMB_X55_Y25_N26
\txpc|buf|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal0~1_combout\ = (!\txpc|buf|bpp_idx_w\(6) & (!\txpc|buf|bpp_idx_w\(7) & (!\txpc|buf|bpp_idx_w\(5) & !\txpc|buf|bpp_idx_w\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(6),
	datab => \txpc|buf|bpp_idx_w\(7),
	datac => \txpc|buf|bpp_idx_w\(5),
	datad => \txpc|buf|bpp_idx_w\(4),
	combout => \txpc|buf|Equal0~1_combout\);

-- Location: LCCOMB_X55_Y25_N24
\txpc|buf|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal0~0_combout\ = (!\txpc|buf|bpp_idx_w\(2) & (!\txpc|buf|bpp_idx_w\(0) & (\txpc|buf|bpp_idx_w\(3) & \txpc|buf|bpp_idx_w\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(2),
	datab => \txpc|buf|bpp_idx_w\(0),
	datac => \txpc|buf|bpp_idx_w\(3),
	datad => \txpc|buf|bpp_idx_w\(1),
	combout => \txpc|buf|Equal0~0_combout\);

-- Location: LCCOMB_X55_Y25_N4
\txpc|buf|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal0~3_combout\ = (!\txpc|buf|bpp_idx_w\(13) & (!\txpc|buf|bpp_idx_w\(14) & (!\txpc|buf|bpp_idx_w\(12) & !\txpc|buf|bpp_idx_w\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(13),
	datab => \txpc|buf|bpp_idx_w\(14),
	datac => \txpc|buf|bpp_idx_w\(12),
	datad => \txpc|buf|bpp_idx_w\(15),
	combout => \txpc|buf|Equal0~3_combout\);

-- Location: LCCOMB_X55_Y26_N8
\txpc|buf|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal0~2_combout\ = (!\txpc|buf|bpp_idx_w\(11) & (!\txpc|buf|bpp_idx_w\(10) & (!\txpc|buf|bpp_idx_w\(8) & !\txpc|buf|bpp_idx_w\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_idx_w\(11),
	datab => \txpc|buf|bpp_idx_w\(10),
	datac => \txpc|buf|bpp_idx_w\(8),
	datad => \txpc|buf|bpp_idx_w\(9),
	combout => \txpc|buf|Equal0~2_combout\);

-- Location: LCCOMB_X55_Y25_N6
\txpc|buf|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal0~4_combout\ = (\txpc|buf|Equal0~1_combout\ & (\txpc|buf|Equal0~0_combout\ & (\txpc|buf|Equal0~3_combout\ & \txpc|buf|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal0~1_combout\,
	datab => \txpc|buf|Equal0~0_combout\,
	datac => \txpc|buf|Equal0~3_combout\,
	datad => \txpc|buf|Equal0~2_combout\,
	combout => \txpc|buf|Equal0~4_combout\);

-- Location: LCCOMB_X55_Y25_N18
\txpc|buf|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal0~10_combout\ = (\txpc|buf|Equal0~8_combout\ & (\txpc|buf|Equal0~7_combout\ & (\txpc|buf|Equal0~9_combout\ & \txpc|buf|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal0~8_combout\,
	datab => \txpc|buf|Equal0~7_combout\,
	datac => \txpc|buf|Equal0~9_combout\,
	datad => \txpc|buf|Equal0~4_combout\,
	combout => \txpc|buf|Equal0~10_combout\);

-- Location: LCCOMB_X50_Y23_N6
\txpc|buf|Selector5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector5~0_combout\ = (\txpc|buf|Equal0~10_combout\ & (!\txpc_data_en~q\ & \txpc|buf|state_bpp.BPP_WAIT_CEF2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|Equal0~10_combout\,
	datac => \txpc_data_en~q\,
	datad => \txpc|buf|state_bpp.BPP_WAIT_CEF2~q\,
	combout => \txpc|buf|Selector5~0_combout\);

-- Location: FF_X50_Y23_N7
\txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Selector5~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1~q\);

-- Location: LCCOMB_X50_Y23_N2
\txpc|buf|Selector0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector0~0_combout\ = (\txpc|buf|state_bpp.BPP_WAIT_CEF2~q\) # ((\txpc|buf|state_bpp.BPP_INC_WORD2~q\) # ((\txpc|buf|state_bpp.BPP_INC_WORD1~q\) # (\txpc|buf|state_bpp.BPP_WAIT_CEF1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bpp.BPP_WAIT_CEF2~q\,
	datab => \txpc|buf|state_bpp.BPP_INC_WORD2~q\,
	datac => \txpc|buf|state_bpp.BPP_INC_WORD1~q\,
	datad => \txpc|buf|state_bpp.BPP_WAIT_CEF1~q\,
	combout => \txpc|buf|Selector0~0_combout\);

-- Location: LCCOMB_X47_Y22_N24
\txpc|buf|Selector0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector0~1_combout\ = (\txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1~q\) # ((\txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\) # ((\txpc|buf|Selector0~0_combout\ & \txpc|buf|signal_buf_available~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1~q\,
	datab => \txpc|buf|Selector0~0_combout\,
	datac => \txpc|buf|signal_buf_available~q\,
	datad => \txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\,
	combout => \txpc|buf|Selector0~1_combout\);

-- Location: FF_X47_Y22_N25
\txpc|buf|signal_buf_available\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Selector0~1_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|signal_buf_available~q\);

-- Location: LCCOMB_X47_Y22_N6
\txpc|buf|Selector135~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector135~0_combout\ = (\txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\ & (((\txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\) # (\txpc|buf|state_bppr.BPPR_WAIT_REQ~q\)))) # (!\txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\ & 
-- (!\txpc|buf|signal_buf_available~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\,
	datab => \txpc|buf|signal_buf_available~q\,
	datac => \txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\,
	datad => \txpc|buf|state_bppr.BPPR_WAIT_REQ~q\,
	combout => \txpc|buf|Selector135~0_combout\);

-- Location: LCCOMB_X47_Y22_N22
\txpc|buf|Selector138~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector138~0_combout\ = (\txpc|data_req~q\ & ((\txpc|buf|state_bppr.BPPR_WAIT_REQ~q\) # ((\txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\ & \txpc|buf|Selector135~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|data_req~q\,
	datab => \txpc|buf|state_bppr.BPPR_WAIT_REQ~q\,
	datac => \txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\,
	datad => \txpc|buf|Selector135~0_combout\,
	combout => \txpc|buf|Selector138~0_combout\);

-- Location: FF_X47_Y22_N23
\txpc|buf|state_bppr.BPPR_WAIT_CDOR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Selector138~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\);

-- Location: LCCOMB_X47_Y22_N0
\txpc|buf|Selector135~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector135~1_combout\ = (\txpc|buf|Selector135~0_combout\ & ((\txpc|data_req~q\ & (!\txpc|buf|state_bppr.BPPR_WAIT_REQ~q\)) # (!\txpc|data_req~q\ & ((!\txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|data_req~q\,
	datab => \txpc|buf|state_bppr.BPPR_WAIT_REQ~q\,
	datac => \txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\,
	datad => \txpc|buf|Selector135~0_combout\,
	combout => \txpc|buf|Selector135~1_combout\);

-- Location: LCCOMB_X47_Y22_N4
\txpc|buf|state_bppr.BPPR_NEXT_BYTE~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|state_bppr.BPPR_NEXT_BYTE~0_combout\ = (\txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\ & (((\txpc|buf|Selector135~1_combout\ & \txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\)) # (!\txpc|data_req~q\))) # (!\txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\ & 
-- (\txpc|buf|Selector135~1_combout\ & (\txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\,
	datab => \txpc|buf|Selector135~1_combout\,
	datac => \txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\,
	datad => \txpc|data_req~q\,
	combout => \txpc|buf|state_bppr.BPPR_NEXT_BYTE~0_combout\);

-- Location: FF_X47_Y22_N5
\txpc|buf|state_bppr.BPPR_NEXT_BYTE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|state_bppr.BPPR_NEXT_BYTE~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\);

-- Location: LCCOMB_X46_Y22_N10
\txpc|buf|Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add1~0_combout\ = \txpc|buf|byte_sel\(1) $ (((!\txpc|data_req~q\ & \txpc|buf|byte_sel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|data_req~q\,
	datab => \txpc|buf|byte_sel\(0),
	datad => \txpc|buf|byte_sel\(1),
	combout => \txpc|buf|Add1~0_combout\);

-- Location: LCCOMB_X46_Y22_N0
\txpc|buf|byte_sel[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|byte_sel[1]~1_combout\ = (\txpc|buf|byte_sel[0]~0_combout\ & (((\txpc|buf|byte_sel\(1))))) # (!\txpc|buf|byte_sel[0]~0_combout\ & (\txpc|buf|Add1~0_combout\ & ((!\txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Add1~0_combout\,
	datab => \txpc|buf|byte_sel[0]~0_combout\,
	datac => \txpc|buf|byte_sel\(1),
	datad => \txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\,
	combout => \txpc|buf|byte_sel[1]~1_combout\);

-- Location: FF_X46_Y22_N1
\txpc|buf|byte_sel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|byte_sel[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|byte_sel\(1));

-- Location: LCCOMB_X46_Y22_N12
\txpc|buf|Add1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add1~1_combout\ = \txpc|buf|byte_sel\(2) $ (((!\txpc|data_req~q\ & (\txpc|buf|byte_sel\(0) & \txpc|buf|byte_sel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|data_req~q\,
	datab => \txpc|buf|byte_sel\(0),
	datac => \txpc|buf|byte_sel\(2),
	datad => \txpc|buf|byte_sel\(1),
	combout => \txpc|buf|Add1~1_combout\);

-- Location: LCCOMB_X46_Y22_N20
\txpc|buf|byte_sel[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|byte_sel[2]~3_combout\ = (\txpc|buf|byte_sel[0]~0_combout\ & (((\txpc|buf|byte_sel\(2))))) # (!\txpc|buf|byte_sel[0]~0_combout\ & (\txpc|buf|Add1~1_combout\ & ((!\txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Add1~1_combout\,
	datab => \txpc|buf|byte_sel[0]~0_combout\,
	datac => \txpc|buf|byte_sel\(2),
	datad => \txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\,
	combout => \txpc|buf|byte_sel[2]~3_combout\);

-- Location: FF_X46_Y22_N21
\txpc|buf|byte_sel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|byte_sel[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|byte_sel\(2));

-- Location: LCCOMB_X46_Y22_N14
\txpc|buf|Selector139~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector139~0_combout\ = (\txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\ & (\txpc|buf|byte_sel\(0) & (\txpc|buf|byte_sel\(2) & !\txpc|buf|byte_sel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\,
	datab => \txpc|buf|byte_sel\(0),
	datac => \txpc|buf|byte_sel\(2),
	datad => \txpc|buf|byte_sel\(1),
	combout => \txpc|buf|Selector139~0_combout\);

-- Location: LCCOMB_X46_Y22_N16
\txpc|buf|byte_sel[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|byte_sel[0]~0_combout\ = (\master_reset~q\) # ((!\txpc|buf|Selector139~0_combout\ & ((\txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\) # (!\txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\,
	datab => \txpc|buf|Selector139~0_combout\,
	datac => \master_reset~q\,
	datad => \txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\,
	combout => \txpc|buf|byte_sel[0]~0_combout\);

-- Location: LCCOMB_X46_Y22_N2
\txpc|buf|byte_sel[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|byte_sel[0]~2_combout\ = (\txpc|buf|byte_sel[0]~0_combout\ & (((\txpc|buf|byte_sel\(0))))) # (!\txpc|buf|byte_sel[0]~0_combout\ & (!\txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\ & (\txpc|buf|byte_sel\(0) $ (!\txpc|data_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\,
	datab => \txpc|buf|byte_sel[0]~0_combout\,
	datac => \txpc|buf|byte_sel\(0),
	datad => \txpc|data_req~q\,
	combout => \txpc|buf|byte_sel[0]~2_combout\);

-- Location: FF_X46_Y22_N3
\txpc|buf|byte_sel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|byte_sel[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|byte_sel\(0));

-- Location: LCCOMB_X46_Y22_N30
\txpc|buf|Selector137~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector137~0_combout\ = (\txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\ & (((\txpc|buf|byte_sel\(1)) # (!\txpc|buf|byte_sel\(2))) # (!\txpc|buf|byte_sel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\,
	datab => \txpc|buf|byte_sel\(0),
	datac => \txpc|buf|byte_sel\(2),
	datad => \txpc|buf|byte_sel\(1),
	combout => \txpc|buf|Selector137~0_combout\);

-- Location: FF_X46_Y22_N15
\txpc|buf|state_bppr.BPPR_END_WORD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Selector139~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bppr.BPPR_END_WORD~q\);

-- Location: LCCOMB_X47_Y22_N18
\txpc|buf|Selector134~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector134~0_combout\ = (!\txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\ & (\txpc|buf|signal_buf_available~q\ & (!\txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\ & !\txpc|buf|state_bppr.BPPR_NEW_WORD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\,
	datab => \txpc|buf|signal_buf_available~q\,
	datac => \txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\,
	datad => \txpc|buf|state_bppr.BPPR_NEW_WORD~q\,
	combout => \txpc|buf|Selector134~0_combout\);

-- Location: LCCOMB_X47_Y22_N14
\txpc|buf|state_bppr.BPPR_NEXT_WORD~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|state_bppr.BPPR_NEXT_WORD~feeder_combout\ = \txpc|buf|state_bppr.BPPR_END_WORD~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	combout => \txpc|buf|state_bppr.BPPR_NEXT_WORD~feeder_combout\);

-- Location: FF_X47_Y22_N15
\txpc|buf|state_bppr.BPPR_NEXT_WORD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|state_bppr.BPPR_NEXT_WORD~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bppr.BPPR_NEXT_WORD~q\);

-- Location: LCCOMB_X50_Y26_N0
\txpc|buf|Add2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~0_combout\ = \txpc|buf|bppr_idx_word\(0) $ (VCC)
-- \txpc|buf|Add2~1\ = CARRY(\txpc|buf|bppr_idx_word\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(0),
	datad => VCC,
	combout => \txpc|buf|Add2~0_combout\,
	cout => \txpc|buf|Add2~1\);

-- Location: LCCOMB_X49_Y26_N30
\txpc|buf|Add2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~5_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & (\txpc|buf|Add2~0_combout\)) # (!\txpc|buf|state_bppr.BPPR_END_WORD~q\ & (((\txpc|buf|bppr_idx_word\(0) & !\txpc|buf|Selector133~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datab => \txpc|buf|Add2~0_combout\,
	datac => \txpc|buf|bppr_idx_word\(0),
	datad => \txpc|buf|Selector133~0_combout\,
	combout => \txpc|buf|Add2~5_combout\);

-- Location: FF_X49_Y26_N31
\txpc|buf|bppr_idx_word[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~5_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(0));

-- Location: LCCOMB_X50_Y26_N2
\txpc|buf|Add2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~2_combout\ = (\txpc|buf|bppr_idx_word\(1) & (!\txpc|buf|Add2~1\)) # (!\txpc|buf|bppr_idx_word\(1) & ((\txpc|buf|Add2~1\) # (GND)))
-- \txpc|buf|Add2~3\ = CARRY((!\txpc|buf|Add2~1\) # (!\txpc|buf|bppr_idx_word\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(1),
	datad => VCC,
	cin => \txpc|buf|Add2~1\,
	combout => \txpc|buf|Add2~2_combout\,
	cout => \txpc|buf|Add2~3\);

-- Location: LCCOMB_X49_Y26_N16
\txpc|buf|Add2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~4_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & (((\txpc|buf|Add2~2_combout\)))) # (!\txpc|buf|state_bppr.BPPR_END_WORD~q\ & (!\txpc|buf|Selector133~0_combout\ & (\txpc|buf|bppr_idx_word\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datab => \txpc|buf|Selector133~0_combout\,
	datac => \txpc|buf|bppr_idx_word\(1),
	datad => \txpc|buf|Add2~2_combout\,
	combout => \txpc|buf|Add2~4_combout\);

-- Location: FF_X49_Y26_N17
\txpc|buf|bppr_idx_word[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~4_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(1));

-- Location: LCCOMB_X50_Y26_N4
\txpc|buf|Add2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~6_combout\ = (\txpc|buf|bppr_idx_word\(2) & (\txpc|buf|Add2~3\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(2) & (!\txpc|buf|Add2~3\ & VCC))
-- \txpc|buf|Add2~7\ = CARRY((\txpc|buf|bppr_idx_word\(2) & !\txpc|buf|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(2),
	datad => VCC,
	cin => \txpc|buf|Add2~3\,
	combout => \txpc|buf|Add2~6_combout\,
	cout => \txpc|buf|Add2~7\);

-- Location: LCCOMB_X49_Y26_N12
\txpc|buf|Add2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~11_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & (((\txpc|buf|Add2~6_combout\)))) # (!\txpc|buf|state_bppr.BPPR_END_WORD~q\ & (!\txpc|buf|Selector133~0_combout\ & (\txpc|buf|bppr_idx_word\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datab => \txpc|buf|Selector133~0_combout\,
	datac => \txpc|buf|bppr_idx_word\(2),
	datad => \txpc|buf|Add2~6_combout\,
	combout => \txpc|buf|Add2~11_combout\);

-- Location: FF_X49_Y26_N13
\txpc|buf|bppr_idx_word[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~11_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(2));

-- Location: LCCOMB_X50_Y26_N6
\txpc|buf|Add2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~8_combout\ = (\txpc|buf|bppr_idx_word\(3) & (!\txpc|buf|Add2~7\)) # (!\txpc|buf|bppr_idx_word\(3) & ((\txpc|buf|Add2~7\) # (GND)))
-- \txpc|buf|Add2~9\ = CARRY((!\txpc|buf|Add2~7\) # (!\txpc|buf|bppr_idx_word\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(3),
	datad => VCC,
	cin => \txpc|buf|Add2~7\,
	combout => \txpc|buf|Add2~8_combout\,
	cout => \txpc|buf|Add2~9\);

-- Location: LCCOMB_X49_Y26_N20
\txpc|buf|Add2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~10_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & (((\txpc|buf|Add2~8_combout\)))) # (!\txpc|buf|state_bppr.BPPR_END_WORD~q\ & (!\txpc|buf|Selector133~0_combout\ & (\txpc|buf|bppr_idx_word\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datab => \txpc|buf|Selector133~0_combout\,
	datac => \txpc|buf|bppr_idx_word\(3),
	datad => \txpc|buf|Add2~8_combout\,
	combout => \txpc|buf|Add2~10_combout\);

-- Location: FF_X49_Y26_N21
\txpc|buf|bppr_idx_word[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~10_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(3));

-- Location: LCCOMB_X50_Y26_N8
\txpc|buf|Add2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~12_combout\ = (\txpc|buf|bppr_idx_word\(4) & (\txpc|buf|Add2~9\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(4) & (!\txpc|buf|Add2~9\ & VCC))
-- \txpc|buf|Add2~13\ = CARRY((\txpc|buf|bppr_idx_word\(4) & !\txpc|buf|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(4),
	datad => VCC,
	cin => \txpc|buf|Add2~9\,
	combout => \txpc|buf|Add2~12_combout\,
	cout => \txpc|buf|Add2~13\);

-- Location: LCCOMB_X49_Y26_N8
\txpc|buf|Add2~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~95_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datac => \txpc|buf|Add2~12_combout\,
	combout => \txpc|buf|Add2~95_combout\);

-- Location: LCCOMB_X47_Y22_N30
\txpc|buf|bppr_idx_word[31]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bppr_idx_word[31]~0_combout\ = (!\master_reset~q\ & ((\txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\ & (\txpc|buf|state_bppr.BPPR_END_WORD~q\)) # (!\txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\ & ((\txpc|buf|signal_buf_available~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datab => \txpc|buf|signal_buf_available~q\,
	datac => \master_reset~q\,
	datad => \txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\,
	combout => \txpc|buf|bppr_idx_word[31]~0_combout\);

-- Location: FF_X49_Y26_N9
\txpc|buf|bppr_idx_word[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~95_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(4));

-- Location: LCCOMB_X50_Y26_N10
\txpc|buf|Add2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~14_combout\ = (\txpc|buf|bppr_idx_word\(5) & (!\txpc|buf|Add2~13\)) # (!\txpc|buf|bppr_idx_word\(5) & ((\txpc|buf|Add2~13\) # (GND)))
-- \txpc|buf|Add2~15\ = CARRY((!\txpc|buf|Add2~13\) # (!\txpc|buf|bppr_idx_word\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(5),
	datad => VCC,
	cin => \txpc|buf|Add2~13\,
	combout => \txpc|buf|Add2~14_combout\,
	cout => \txpc|buf|Add2~15\);

-- Location: LCCOMB_X49_Y26_N22
\txpc|buf|Add2~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~94_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datac => \txpc|buf|Add2~14_combout\,
	combout => \txpc|buf|Add2~94_combout\);

-- Location: FF_X49_Y26_N23
\txpc|buf|bppr_idx_word[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~94_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(5));

-- Location: LCCOMB_X50_Y26_N12
\txpc|buf|Add2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~16_combout\ = (\txpc|buf|bppr_idx_word\(6) & (\txpc|buf|Add2~15\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(6) & (!\txpc|buf|Add2~15\ & VCC))
-- \txpc|buf|Add2~17\ = CARRY((\txpc|buf|bppr_idx_word\(6) & !\txpc|buf|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(6),
	datad => VCC,
	cin => \txpc|buf|Add2~15\,
	combout => \txpc|buf|Add2~16_combout\,
	cout => \txpc|buf|Add2~17\);

-- Location: LCCOMB_X49_Y26_N4
\txpc|buf|Add2~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~93_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datac => \txpc|buf|Add2~16_combout\,
	combout => \txpc|buf|Add2~93_combout\);

-- Location: FF_X49_Y26_N5
\txpc|buf|bppr_idx_word[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~93_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(6));

-- Location: LCCOMB_X50_Y26_N14
\txpc|buf|Add2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~18_combout\ = (\txpc|buf|bppr_idx_word\(7) & (!\txpc|buf|Add2~17\)) # (!\txpc|buf|bppr_idx_word\(7) & ((\txpc|buf|Add2~17\) # (GND)))
-- \txpc|buf|Add2~19\ = CARRY((!\txpc|buf|Add2~17\) # (!\txpc|buf|bppr_idx_word\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(7),
	datad => VCC,
	cin => \txpc|buf|Add2~17\,
	combout => \txpc|buf|Add2~18_combout\,
	cout => \txpc|buf|Add2~19\);

-- Location: LCCOMB_X49_Y26_N2
\txpc|buf|Add2~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~92_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datac => \txpc|buf|Add2~18_combout\,
	combout => \txpc|buf|Add2~92_combout\);

-- Location: FF_X49_Y26_N3
\txpc|buf|bppr_idx_word[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~92_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(7));

-- Location: LCCOMB_X50_Y26_N16
\txpc|buf|Add2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~20_combout\ = (\txpc|buf|bppr_idx_word\(8) & (\txpc|buf|Add2~19\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(8) & (!\txpc|buf|Add2~19\ & VCC))
-- \txpc|buf|Add2~21\ = CARRY((\txpc|buf|bppr_idx_word\(8) & !\txpc|buf|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(8),
	datad => VCC,
	cin => \txpc|buf|Add2~19\,
	combout => \txpc|buf|Add2~20_combout\,
	cout => \txpc|buf|Add2~21\);

-- Location: LCCOMB_X50_Y22_N16
\txpc|buf|Add2~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~91_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~20_combout\,
	combout => \txpc|buf|Add2~91_combout\);

-- Location: FF_X50_Y22_N17
\txpc|buf|bppr_idx_word[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~91_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(8));

-- Location: LCCOMB_X50_Y26_N18
\txpc|buf|Add2~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~22_combout\ = (\txpc|buf|bppr_idx_word\(9) & (!\txpc|buf|Add2~21\)) # (!\txpc|buf|bppr_idx_word\(9) & ((\txpc|buf|Add2~21\) # (GND)))
-- \txpc|buf|Add2~23\ = CARRY((!\txpc|buf|Add2~21\) # (!\txpc|buf|bppr_idx_word\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(9),
	datad => VCC,
	cin => \txpc|buf|Add2~21\,
	combout => \txpc|buf|Add2~22_combout\,
	cout => \txpc|buf|Add2~23\);

-- Location: LCCOMB_X50_Y22_N6
\txpc|buf|Add2~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~90_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~22_combout\,
	combout => \txpc|buf|Add2~90_combout\);

-- Location: FF_X50_Y22_N7
\txpc|buf|bppr_idx_word[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~90_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(9));

-- Location: LCCOMB_X50_Y26_N20
\txpc|buf|Add2~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~24_combout\ = (\txpc|buf|bppr_idx_word\(10) & (\txpc|buf|Add2~23\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(10) & (!\txpc|buf|Add2~23\ & VCC))
-- \txpc|buf|Add2~25\ = CARRY((\txpc|buf|bppr_idx_word\(10) & !\txpc|buf|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(10),
	datad => VCC,
	cin => \txpc|buf|Add2~23\,
	combout => \txpc|buf|Add2~24_combout\,
	cout => \txpc|buf|Add2~25\);

-- Location: LCCOMB_X50_Y22_N4
\txpc|buf|Add2~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~89_combout\ = (\txpc|buf|Add2~24_combout\ & \txpc|buf|state_bppr.BPPR_END_WORD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Add2~24_combout\,
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	combout => \txpc|buf|Add2~89_combout\);

-- Location: FF_X50_Y22_N5
\txpc|buf|bppr_idx_word[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~89_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(10));

-- Location: LCCOMB_X50_Y26_N22
\txpc|buf|Add2~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~26_combout\ = (\txpc|buf|bppr_idx_word\(11) & (!\txpc|buf|Add2~25\)) # (!\txpc|buf|bppr_idx_word\(11) & ((\txpc|buf|Add2~25\) # (GND)))
-- \txpc|buf|Add2~27\ = CARRY((!\txpc|buf|Add2~25\) # (!\txpc|buf|bppr_idx_word\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(11),
	datad => VCC,
	cin => \txpc|buf|Add2~25\,
	combout => \txpc|buf|Add2~26_combout\,
	cout => \txpc|buf|Add2~27\);

-- Location: LCCOMB_X50_Y22_N18
\txpc|buf|Add2~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~88_combout\ = (\txpc|buf|Add2~26_combout\ & \txpc|buf|state_bppr.BPPR_END_WORD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Add2~26_combout\,
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	combout => \txpc|buf|Add2~88_combout\);

-- Location: FF_X50_Y22_N19
\txpc|buf|bppr_idx_word[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~88_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(11));

-- Location: LCCOMB_X50_Y22_N26
\txpc|buf|Equal4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal4~6_combout\ = (\txpc|buf|bppr_idx_word\(9)) # ((\txpc|buf|bppr_idx_word\(11)) # ((\txpc|buf|bppr_idx_word\(10)) # (\txpc|buf|bppr_idx_word\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(9),
	datab => \txpc|buf|bppr_idx_word\(11),
	datac => \txpc|buf|bppr_idx_word\(10),
	datad => \txpc|buf|bppr_idx_word\(8),
	combout => \txpc|buf|Equal4~6_combout\);

-- Location: LCCOMB_X50_Y26_N24
\txpc|buf|Add2~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~28_combout\ = (\txpc|buf|bppr_idx_word\(12) & (\txpc|buf|Add2~27\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(12) & (!\txpc|buf|Add2~27\ & VCC))
-- \txpc|buf|Add2~29\ = CARRY((\txpc|buf|bppr_idx_word\(12) & !\txpc|buf|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(12),
	datad => VCC,
	cin => \txpc|buf|Add2~27\,
	combout => \txpc|buf|Add2~28_combout\,
	cout => \txpc|buf|Add2~29\);

-- Location: LCCOMB_X50_Y22_N22
\txpc|buf|Add2~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~87_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~28_combout\,
	combout => \txpc|buf|Add2~87_combout\);

-- Location: FF_X50_Y22_N23
\txpc|buf|bppr_idx_word[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~87_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(12));

-- Location: LCCOMB_X50_Y26_N26
\txpc|buf|Add2~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~30_combout\ = (\txpc|buf|bppr_idx_word\(13) & (!\txpc|buf|Add2~29\)) # (!\txpc|buf|bppr_idx_word\(13) & ((\txpc|buf|Add2~29\) # (GND)))
-- \txpc|buf|Add2~31\ = CARRY((!\txpc|buf|Add2~29\) # (!\txpc|buf|bppr_idx_word\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(13),
	datad => VCC,
	cin => \txpc|buf|Add2~29\,
	combout => \txpc|buf|Add2~30_combout\,
	cout => \txpc|buf|Add2~31\);

-- Location: LCCOMB_X50_Y22_N12
\txpc|buf|Add2~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~86_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~30_combout\,
	combout => \txpc|buf|Add2~86_combout\);

-- Location: FF_X50_Y22_N13
\txpc|buf|bppr_idx_word[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~86_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(13));

-- Location: LCCOMB_X50_Y26_N28
\txpc|buf|Add2~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~32_combout\ = (\txpc|buf|bppr_idx_word\(14) & (\txpc|buf|Add2~31\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(14) & (!\txpc|buf|Add2~31\ & VCC))
-- \txpc|buf|Add2~33\ = CARRY((\txpc|buf|bppr_idx_word\(14) & !\txpc|buf|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(14),
	datad => VCC,
	cin => \txpc|buf|Add2~31\,
	combout => \txpc|buf|Add2~32_combout\,
	cout => \txpc|buf|Add2~33\);

-- Location: LCCOMB_X50_Y22_N10
\txpc|buf|Add2~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~85_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~32_combout\,
	combout => \txpc|buf|Add2~85_combout\);

-- Location: FF_X50_Y22_N11
\txpc|buf|bppr_idx_word[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~85_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(14));

-- Location: LCCOMB_X50_Y26_N30
\txpc|buf|Add2~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~34_combout\ = (\txpc|buf|bppr_idx_word\(15) & (!\txpc|buf|Add2~33\)) # (!\txpc|buf|bppr_idx_word\(15) & ((\txpc|buf|Add2~33\) # (GND)))
-- \txpc|buf|Add2~35\ = CARRY((!\txpc|buf|Add2~33\) # (!\txpc|buf|bppr_idx_word\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(15),
	datad => VCC,
	cin => \txpc|buf|Add2~33\,
	combout => \txpc|buf|Add2~34_combout\,
	cout => \txpc|buf|Add2~35\);

-- Location: LCCOMB_X50_Y22_N8
\txpc|buf|Add2~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~84_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~34_combout\,
	combout => \txpc|buf|Add2~84_combout\);

-- Location: FF_X50_Y22_N9
\txpc|buf|bppr_idx_word[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~84_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(15));

-- Location: LCCOMB_X50_Y22_N24
\txpc|buf|Equal4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal4~5_combout\ = (\txpc|buf|bppr_idx_word\(14)) # ((\txpc|buf|bppr_idx_word\(13)) # ((\txpc|buf|bppr_idx_word\(12)) # (\txpc|buf|bppr_idx_word\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(14),
	datab => \txpc|buf|bppr_idx_word\(13),
	datac => \txpc|buf|bppr_idx_word\(12),
	datad => \txpc|buf|bppr_idx_word\(15),
	combout => \txpc|buf|Equal4~5_combout\);

-- Location: LCCOMB_X49_Y26_N10
\txpc|buf|Equal4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal4~7_combout\ = (\txpc|buf|bppr_idx_word\(5)) # ((\txpc|buf|bppr_idx_word\(6)) # ((\txpc|buf|bppr_idx_word\(4)) # (\txpc|buf|bppr_idx_word\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(5),
	datab => \txpc|buf|bppr_idx_word\(6),
	datac => \txpc|buf|bppr_idx_word\(4),
	datad => \txpc|buf|bppr_idx_word\(7),
	combout => \txpc|buf|Equal4~7_combout\);

-- Location: LCCOMB_X49_Y26_N26
\txpc|buf|Equal4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal4~8_combout\ = (\txpc|buf|bppr_idx_word\(0)) # (!\txpc|buf|bppr_idx_word\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(1),
	datac => \txpc|buf|bppr_idx_word\(0),
	combout => \txpc|buf|Equal4~8_combout\);

-- Location: LCCOMB_X49_Y26_N6
\txpc|buf|Equal4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal4~9_combout\ = (\txpc|buf|Equal4~7_combout\) # (((\txpc|buf|Equal4~8_combout\) # (\txpc|buf|bppr_idx_word\(2))) # (!\txpc|buf|bppr_idx_word\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal4~7_combout\,
	datab => \txpc|buf|bppr_idx_word\(3),
	datac => \txpc|buf|Equal4~8_combout\,
	datad => \txpc|buf|bppr_idx_word\(2),
	combout => \txpc|buf|Equal4~9_combout\);

-- Location: LCCOMB_X50_Y25_N0
\txpc|buf|Add2~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~36_combout\ = (\txpc|buf|bppr_idx_word\(16) & (\txpc|buf|Add2~35\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(16) & (!\txpc|buf|Add2~35\ & VCC))
-- \txpc|buf|Add2~37\ = CARRY((\txpc|buf|bppr_idx_word\(16) & !\txpc|buf|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(16),
	datad => VCC,
	cin => \txpc|buf|Add2~35\,
	combout => \txpc|buf|Add2~36_combout\,
	cout => \txpc|buf|Add2~37\);

-- Location: LCCOMB_X51_Y25_N2
\txpc|buf|Add2~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~83_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datac => \txpc|buf|Add2~36_combout\,
	combout => \txpc|buf|Add2~83_combout\);

-- Location: FF_X51_Y25_N3
\txpc|buf|bppr_idx_word[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~83_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(16));

-- Location: LCCOMB_X50_Y25_N2
\txpc|buf|Add2~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~38_combout\ = (\txpc|buf|bppr_idx_word\(17) & (!\txpc|buf|Add2~37\)) # (!\txpc|buf|bppr_idx_word\(17) & ((\txpc|buf|Add2~37\) # (GND)))
-- \txpc|buf|Add2~39\ = CARRY((!\txpc|buf|Add2~37\) # (!\txpc|buf|bppr_idx_word\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(17),
	datad => VCC,
	cin => \txpc|buf|Add2~37\,
	combout => \txpc|buf|Add2~38_combout\,
	cout => \txpc|buf|Add2~39\);

-- Location: LCCOMB_X51_Y25_N0
\txpc|buf|Add2~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~82_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~38_combout\,
	combout => \txpc|buf|Add2~82_combout\);

-- Location: FF_X51_Y25_N1
\txpc|buf|bppr_idx_word[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~82_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(17));

-- Location: LCCOMB_X50_Y25_N4
\txpc|buf|Add2~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~40_combout\ = (\txpc|buf|bppr_idx_word\(18) & (\txpc|buf|Add2~39\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(18) & (!\txpc|buf|Add2~39\ & VCC))
-- \txpc|buf|Add2~41\ = CARRY((\txpc|buf|bppr_idx_word\(18) & !\txpc|buf|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(18),
	datad => VCC,
	cin => \txpc|buf|Add2~39\,
	combout => \txpc|buf|Add2~40_combout\,
	cout => \txpc|buf|Add2~41\);

-- Location: LCCOMB_X51_Y25_N6
\txpc|buf|Add2~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~81_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datac => \txpc|buf|Add2~40_combout\,
	combout => \txpc|buf|Add2~81_combout\);

-- Location: FF_X51_Y25_N7
\txpc|buf|bppr_idx_word[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~81_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(18));

-- Location: LCCOMB_X50_Y25_N6
\txpc|buf|Add2~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~42_combout\ = (\txpc|buf|bppr_idx_word\(19) & (!\txpc|buf|Add2~41\)) # (!\txpc|buf|bppr_idx_word\(19) & ((\txpc|buf|Add2~41\) # (GND)))
-- \txpc|buf|Add2~43\ = CARRY((!\txpc|buf|Add2~41\) # (!\txpc|buf|bppr_idx_word\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(19),
	datad => VCC,
	cin => \txpc|buf|Add2~41\,
	combout => \txpc|buf|Add2~42_combout\,
	cout => \txpc|buf|Add2~43\);

-- Location: LCCOMB_X51_Y25_N20
\txpc|buf|Add2~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~80_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datac => \txpc|buf|Add2~42_combout\,
	combout => \txpc|buf|Add2~80_combout\);

-- Location: FF_X51_Y25_N21
\txpc|buf|bppr_idx_word[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~80_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(19));

-- Location: LCCOMB_X51_Y25_N12
\txpc|buf|Equal4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal4~3_combout\ = (\txpc|buf|bppr_idx_word\(18)) # ((\txpc|buf|bppr_idx_word\(19)) # ((\txpc|buf|bppr_idx_word\(16)) # (\txpc|buf|bppr_idx_word\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(18),
	datab => \txpc|buf|bppr_idx_word\(19),
	datac => \txpc|buf|bppr_idx_word\(16),
	datad => \txpc|buf|bppr_idx_word\(17),
	combout => \txpc|buf|Equal4~3_combout\);

-- Location: LCCOMB_X50_Y25_N8
\txpc|buf|Add2~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~44_combout\ = (\txpc|buf|bppr_idx_word\(20) & (\txpc|buf|Add2~43\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(20) & (!\txpc|buf|Add2~43\ & VCC))
-- \txpc|buf|Add2~45\ = CARRY((\txpc|buf|bppr_idx_word\(20) & !\txpc|buf|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(20),
	datad => VCC,
	cin => \txpc|buf|Add2~43\,
	combout => \txpc|buf|Add2~44_combout\,
	cout => \txpc|buf|Add2~45\);

-- Location: LCCOMB_X51_Y25_N16
\txpc|buf|Add2~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~79_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~44_combout\,
	combout => \txpc|buf|Add2~79_combout\);

-- Location: FF_X51_Y25_N17
\txpc|buf|bppr_idx_word[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~79_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(20));

-- Location: LCCOMB_X50_Y25_N10
\txpc|buf|Add2~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~46_combout\ = (\txpc|buf|bppr_idx_word\(21) & (!\txpc|buf|Add2~45\)) # (!\txpc|buf|bppr_idx_word\(21) & ((\txpc|buf|Add2~45\) # (GND)))
-- \txpc|buf|Add2~47\ = CARRY((!\txpc|buf|Add2~45\) # (!\txpc|buf|bppr_idx_word\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(21),
	datad => VCC,
	cin => \txpc|buf|Add2~45\,
	combout => \txpc|buf|Add2~46_combout\,
	cout => \txpc|buf|Add2~47\);

-- Location: LCCOMB_X51_Y25_N22
\txpc|buf|Add2~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~78_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~46_combout\,
	combout => \txpc|buf|Add2~78_combout\);

-- Location: FF_X51_Y25_N23
\txpc|buf|bppr_idx_word[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~78_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(21));

-- Location: LCCOMB_X50_Y25_N12
\txpc|buf|Add2~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~48_combout\ = (\txpc|buf|bppr_idx_word\(22) & (\txpc|buf|Add2~47\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(22) & (!\txpc|buf|Add2~47\ & VCC))
-- \txpc|buf|Add2~49\ = CARRY((\txpc|buf|bppr_idx_word\(22) & !\txpc|buf|Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(22),
	datad => VCC,
	cin => \txpc|buf|Add2~47\,
	combout => \txpc|buf|Add2~48_combout\,
	cout => \txpc|buf|Add2~49\);

-- Location: LCCOMB_X51_Y25_N28
\txpc|buf|Add2~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~77_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~48_combout\,
	combout => \txpc|buf|Add2~77_combout\);

-- Location: FF_X51_Y25_N29
\txpc|buf|bppr_idx_word[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~77_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(22));

-- Location: LCCOMB_X50_Y25_N14
\txpc|buf|Add2~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~50_combout\ = (\txpc|buf|bppr_idx_word\(23) & (!\txpc|buf|Add2~49\)) # (!\txpc|buf|bppr_idx_word\(23) & ((\txpc|buf|Add2~49\) # (GND)))
-- \txpc|buf|Add2~51\ = CARRY((!\txpc|buf|Add2~49\) # (!\txpc|buf|bppr_idx_word\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(23),
	datad => VCC,
	cin => \txpc|buf|Add2~49\,
	combout => \txpc|buf|Add2~50_combout\,
	cout => \txpc|buf|Add2~51\);

-- Location: LCCOMB_X51_Y25_N10
\txpc|buf|Add2~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~76_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~50_combout\,
	combout => \txpc|buf|Add2~76_combout\);

-- Location: FF_X51_Y25_N11
\txpc|buf|bppr_idx_word[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~76_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(23));

-- Location: LCCOMB_X51_Y25_N18
\txpc|buf|Equal4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal4~2_combout\ = (\txpc|buf|bppr_idx_word\(23)) # ((\txpc|buf|bppr_idx_word\(22)) # ((\txpc|buf|bppr_idx_word\(21)) # (\txpc|buf|bppr_idx_word\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(23),
	datab => \txpc|buf|bppr_idx_word\(22),
	datac => \txpc|buf|bppr_idx_word\(21),
	datad => \txpc|buf|bppr_idx_word\(20),
	combout => \txpc|buf|Equal4~2_combout\);

-- Location: LCCOMB_X50_Y25_N16
\txpc|buf|Add2~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~52_combout\ = (\txpc|buf|bppr_idx_word\(24) & (\txpc|buf|Add2~51\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(24) & (!\txpc|buf|Add2~51\ & VCC))
-- \txpc|buf|Add2~53\ = CARRY((\txpc|buf|bppr_idx_word\(24) & !\txpc|buf|Add2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(24),
	datad => VCC,
	cin => \txpc|buf|Add2~51\,
	combout => \txpc|buf|Add2~52_combout\,
	cout => \txpc|buf|Add2~53\);

-- Location: LCCOMB_X51_Y25_N14
\txpc|buf|Add2~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~75_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datac => \txpc|buf|Add2~52_combout\,
	combout => \txpc|buf|Add2~75_combout\);

-- Location: FF_X51_Y25_N15
\txpc|buf|bppr_idx_word[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~75_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(24));

-- Location: LCCOMB_X50_Y25_N18
\txpc|buf|Add2~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~54_combout\ = (\txpc|buf|bppr_idx_word\(25) & (!\txpc|buf|Add2~53\)) # (!\txpc|buf|bppr_idx_word\(25) & ((\txpc|buf|Add2~53\) # (GND)))
-- \txpc|buf|Add2~55\ = CARRY((!\txpc|buf|Add2~53\) # (!\txpc|buf|bppr_idx_word\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(25),
	datad => VCC,
	cin => \txpc|buf|Add2~53\,
	combout => \txpc|buf|Add2~54_combout\,
	cout => \txpc|buf|Add2~55\);

-- Location: LCCOMB_X51_Y25_N4
\txpc|buf|Add2~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~74_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~54_combout\,
	combout => \txpc|buf|Add2~74_combout\);

-- Location: FF_X51_Y25_N5
\txpc|buf|bppr_idx_word[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~74_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(25));

-- Location: LCCOMB_X50_Y25_N20
\txpc|buf|Add2~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~56_combout\ = (\txpc|buf|bppr_idx_word\(26) & (\txpc|buf|Add2~55\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(26) & (!\txpc|buf|Add2~55\ & VCC))
-- \txpc|buf|Add2~57\ = CARRY((\txpc|buf|bppr_idx_word\(26) & !\txpc|buf|Add2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(26),
	datad => VCC,
	cin => \txpc|buf|Add2~55\,
	combout => \txpc|buf|Add2~56_combout\,
	cout => \txpc|buf|Add2~57\);

-- Location: LCCOMB_X51_Y25_N26
\txpc|buf|Add2~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~73_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~56_combout\,
	combout => \txpc|buf|Add2~73_combout\);

-- Location: FF_X51_Y25_N27
\txpc|buf|bppr_idx_word[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~73_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(26));

-- Location: LCCOMB_X50_Y25_N22
\txpc|buf|Add2~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~58_combout\ = (\txpc|buf|bppr_idx_word\(27) & (!\txpc|buf|Add2~57\)) # (!\txpc|buf|bppr_idx_word\(27) & ((\txpc|buf|Add2~57\) # (GND)))
-- \txpc|buf|Add2~59\ = CARRY((!\txpc|buf|Add2~57\) # (!\txpc|buf|bppr_idx_word\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(27),
	datad => VCC,
	cin => \txpc|buf|Add2~57\,
	combout => \txpc|buf|Add2~58_combout\,
	cout => \txpc|buf|Add2~59\);

-- Location: LCCOMB_X51_Y25_N8
\txpc|buf|Add2~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~72_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~58_combout\,
	combout => \txpc|buf|Add2~72_combout\);

-- Location: FF_X51_Y25_N9
\txpc|buf|bppr_idx_word[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~72_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(27));

-- Location: LCCOMB_X50_Y25_N24
\txpc|buf|Add2~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~60_combout\ = (\txpc|buf|bppr_idx_word\(28) & (\txpc|buf|Add2~59\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(28) & (!\txpc|buf|Add2~59\ & VCC))
-- \txpc|buf|Add2~61\ = CARRY((\txpc|buf|bppr_idx_word\(28) & !\txpc|buf|Add2~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(28),
	datad => VCC,
	cin => \txpc|buf|Add2~59\,
	combout => \txpc|buf|Add2~60_combout\,
	cout => \txpc|buf|Add2~61\);

-- Location: LCCOMB_X49_Y26_N14
\txpc|buf|Add2~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~71_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~60_combout\,
	combout => \txpc|buf|Add2~71_combout\);

-- Location: FF_X49_Y26_N15
\txpc|buf|bppr_idx_word[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~71_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(28));

-- Location: LCCOMB_X50_Y25_N26
\txpc|buf|Add2~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~62_combout\ = (\txpc|buf|bppr_idx_word\(29) & (!\txpc|buf|Add2~61\)) # (!\txpc|buf|bppr_idx_word\(29) & ((\txpc|buf|Add2~61\) # (GND)))
-- \txpc|buf|Add2~63\ = CARRY((!\txpc|buf|Add2~61\) # (!\txpc|buf|bppr_idx_word\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|bppr_idx_word\(29),
	datad => VCC,
	cin => \txpc|buf|Add2~61\,
	combout => \txpc|buf|Add2~62_combout\,
	cout => \txpc|buf|Add2~63\);

-- Location: LCCOMB_X49_Y26_N28
\txpc|buf|Add2~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~70_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~62_combout\,
	combout => \txpc|buf|Add2~70_combout\);

-- Location: FF_X49_Y26_N29
\txpc|buf|bppr_idx_word[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~70_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(29));

-- Location: LCCOMB_X50_Y25_N28
\txpc|buf|Add2~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~64_combout\ = (\txpc|buf|bppr_idx_word\(30) & (\txpc|buf|Add2~63\ $ (GND))) # (!\txpc|buf|bppr_idx_word\(30) & (!\txpc|buf|Add2~63\ & VCC))
-- \txpc|buf|Add2~65\ = CARRY((\txpc|buf|bppr_idx_word\(30) & !\txpc|buf|Add2~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(30),
	datad => VCC,
	cin => \txpc|buf|Add2~63\,
	combout => \txpc|buf|Add2~64_combout\,
	cout => \txpc|buf|Add2~65\);

-- Location: LCCOMB_X49_Y26_N18
\txpc|buf|Add2~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~69_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~64_combout\,
	combout => \txpc|buf|Add2~69_combout\);

-- Location: FF_X49_Y26_N19
\txpc|buf|bppr_idx_word[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~69_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(30));

-- Location: LCCOMB_X50_Y25_N30
\txpc|buf|Add2~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~66_combout\ = \txpc|buf|Add2~65\ $ (\txpc|buf|bppr_idx_word\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \txpc|buf|bppr_idx_word\(31),
	cin => \txpc|buf|Add2~65\,
	combout => \txpc|buf|Add2~66_combout\);

-- Location: LCCOMB_X49_Y26_N0
\txpc|buf|Add2~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Add2~68_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\ & \txpc|buf|Add2~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datad => \txpc|buf|Add2~66_combout\,
	combout => \txpc|buf|Add2~68_combout\);

-- Location: FF_X49_Y26_N1
\txpc|buf|bppr_idx_word[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Add2~68_combout\,
	ena => \txpc|buf|bppr_idx_word[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bppr_idx_word\(31));

-- Location: LCCOMB_X49_Y26_N24
\txpc|buf|Equal4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal4~0_combout\ = (\txpc|buf|bppr_idx_word\(30)) # ((\txpc|buf|bppr_idx_word\(31)) # ((\txpc|buf|bppr_idx_word\(28)) # (\txpc|buf|bppr_idx_word\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(30),
	datab => \txpc|buf|bppr_idx_word\(31),
	datac => \txpc|buf|bppr_idx_word\(28),
	datad => \txpc|buf|bppr_idx_word\(29),
	combout => \txpc|buf|Equal4~0_combout\);

-- Location: LCCOMB_X51_Y25_N24
\txpc|buf|Equal4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal4~1_combout\ = (\txpc|buf|bppr_idx_word\(26)) # ((\txpc|buf|bppr_idx_word\(25)) # ((\txpc|buf|bppr_idx_word\(24)) # (\txpc|buf|bppr_idx_word\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bppr_idx_word\(26),
	datab => \txpc|buf|bppr_idx_word\(25),
	datac => \txpc|buf|bppr_idx_word\(24),
	datad => \txpc|buf|bppr_idx_word\(27),
	combout => \txpc|buf|Equal4~1_combout\);

-- Location: LCCOMB_X51_Y25_N30
\txpc|buf|Equal4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal4~4_combout\ = (\txpc|buf|Equal4~3_combout\) # ((\txpc|buf|Equal4~2_combout\) # ((\txpc|buf|Equal4~0_combout\) # (\txpc|buf|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal4~3_combout\,
	datab => \txpc|buf|Equal4~2_combout\,
	datac => \txpc|buf|Equal4~0_combout\,
	datad => \txpc|buf|Equal4~1_combout\,
	combout => \txpc|buf|Equal4~4_combout\);

-- Location: LCCOMB_X50_Y22_N20
\txpc|buf|Equal4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal4~10_combout\ = (\txpc|buf|Equal4~6_combout\) # ((\txpc|buf|Equal4~5_combout\) # ((\txpc|buf|Equal4~9_combout\) # (\txpc|buf|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal4~6_combout\,
	datab => \txpc|buf|Equal4~5_combout\,
	datac => \txpc|buf|Equal4~9_combout\,
	datad => \txpc|buf|Equal4~4_combout\,
	combout => \txpc|buf|Equal4~10_combout\);

-- Location: LCCOMB_X47_Y22_N2
\txpc|buf|Selector134~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector134~1_combout\ = (\txpc|buf|state_bppr.BPPR_NEXT_WORD~q\ & (((\txpc|buf|Equal4~10_combout\)))) # (!\txpc|buf|state_bppr.BPPR_NEXT_WORD~q\ & (!\txpc|buf|state_bppr.BPPR_END_WORD~q\ & (\txpc|buf|Selector134~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datab => \txpc|buf|Selector134~0_combout\,
	datac => \txpc|buf|state_bppr.BPPR_NEXT_WORD~q\,
	datad => \txpc|buf|Equal4~10_combout\,
	combout => \txpc|buf|Selector134~1_combout\);

-- Location: FF_X47_Y22_N3
\txpc|buf|state_bppr.BPPR_NEW_WORD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Selector134~1_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bppr.BPPR_NEW_WORD~q\);

-- Location: LCCOMB_X47_Y22_N20
\txpc|buf|Selector137~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector137~1_combout\ = (\txpc|buf|Selector137~0_combout\) # ((\txpc|buf|state_bppr.BPPR_NEW_WORD~q\) # ((!\txpc|data_req~q\ & \txpc|buf|state_bppr.BPPR_WAIT_REQ~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|data_req~q\,
	datab => \txpc|buf|Selector137~0_combout\,
	datac => \txpc|buf|state_bppr.BPPR_WAIT_REQ~q\,
	datad => \txpc|buf|state_bppr.BPPR_NEW_WORD~q\,
	combout => \txpc|buf|Selector137~1_combout\);

-- Location: FF_X47_Y22_N21
\txpc|buf|state_bppr.BPPR_WAIT_REQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Selector137~1_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bppr.BPPR_WAIT_REQ~q\);

-- Location: LCCOMB_X47_Y22_N26
\txpc|buf|Selector133~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector133~1_combout\ = (\txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\) # ((\txpc|data_req~q\ & (\txpc|buf|state_bppr.BPPR_WAIT_REQ~q\ & !\txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\)) # (!\txpc|data_req~q\ & 
-- ((\txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|data_req~q\,
	datab => \txpc|buf|state_bppr.BPPR_WAIT_REQ~q\,
	datac => \txpc|buf|state_bppr.BPPR_WAIT_CDOR~q\,
	datad => \txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\,
	combout => \txpc|buf|Selector133~1_combout\);

-- Location: LCCOMB_X47_Y22_N28
\txpc|buf|Selector133~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector133~2_combout\ = (\txpc|buf|state_bppr.BPPR_END_WORD~q\) # ((\txpc|buf|state_bppr.BPPR_NEW_WORD~q\) # ((\txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\) # (\txpc|buf|Selector133~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_END_WORD~q\,
	datab => \txpc|buf|state_bppr.BPPR_NEW_WORD~q\,
	datac => \txpc|buf|state_bppr.BPPR_NEXT_BYTE~q\,
	datad => \txpc|buf|Selector133~0_combout\,
	combout => \txpc|buf|Selector133~2_combout\);

-- Location: LCCOMB_X47_Y22_N10
\txpc|buf|Selector133~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector133~3_combout\ = (\txpc|buf|state_bppr.BPPR_NEXT_WORD~q\ & (((\txpc|buf|Equal4~10_combout\)))) # (!\txpc|buf|state_bppr.BPPR_NEXT_WORD~q\ & ((\txpc|buf|Selector133~1_combout\) # ((\txpc|buf|Selector133~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Selector133~1_combout\,
	datab => \txpc|buf|Selector133~2_combout\,
	datac => \txpc|buf|state_bppr.BPPR_NEXT_WORD~q\,
	datad => \txpc|buf|Equal4~10_combout\,
	combout => \txpc|buf|Selector133~3_combout\);

-- Location: FF_X47_Y22_N11
\txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Selector133~3_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\);

-- Location: LCCOMB_X47_Y22_N12
\txpc|buf|Selector133~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Selector133~0_combout\ = (!\txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\ & \txpc|buf|signal_buf_available~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\,
	datad => \txpc|buf|signal_buf_available~q\,
	combout => \txpc|buf|Selector133~0_combout\);

-- Location: LCCOMB_X47_Y22_N16
\txpc|buf|buf_available~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|buf_available~0_combout\ = (\txpc|buf|state_bppr.BPPR_NEXT_WORD~q\ & \txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bppr.BPPR_NEXT_WORD~q\,
	datad => \txpc|buf|state_bppr.BPPR_WAIT_AVAILABLE~q\,
	combout => \txpc|buf|buf_available~0_combout\);

-- Location: LCCOMB_X47_Y22_N8
\txpc|buf|buf_available~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|buf_available~1_combout\ = (\txpc|buf|Selector133~0_combout\) # ((\txpc|buf|buf_available~q\ & ((\txpc|buf|Equal4~10_combout\) # (!\txpc|buf|buf_available~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Selector133~0_combout\,
	datab => \txpc|buf|buf_available~0_combout\,
	datac => \txpc|buf|buf_available~q\,
	datad => \txpc|buf|Equal4~10_combout\,
	combout => \txpc|buf|buf_available~1_combout\);

-- Location: FF_X47_Y22_N9
\txpc|buf|buf_available\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|buf_available~1_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|buf_available~q\);

-- Location: LCCOMB_X45_Y19_N24
\txpc|txpc_return_transmit.TXPC_TRANSMIT_END~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~1_combout\ = (\txpc|buf|buf_available~q\ & \txpc|state_txpc.TXPC_BUFFER_SENDING~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|buf_available~q\,
	datad => \txpc|state_txpc.TXPC_BUFFER_SENDING~q\,
	combout => \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~1_combout\);

-- Location: FF_X45_Y19_N25
\txpc|state_txpc.TXPC_TRANSMIT_START\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~1_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|state_txpc.TXPC_TRANSMIT_START~q\);

-- Location: LCCOMB_X45_Y21_N28
\txpc|Selector48~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|Selector48~0_combout\ = (\txpc|state_txpc.TXPC_TRANSMIT_START~q\) # ((\txpc|pc_spi_data_en~q\ & ((\txpc|state_txpc.TXPC_BUFFER_SENDING_DATA_REQ~q\) # (!\txpc|Selector50~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|state_txpc.TXPC_TRANSMIT_START~q\,
	datab => \txpc|Selector50~1_combout\,
	datac => \txpc|pc_spi_data_en~q\,
	datad => \txpc|state_txpc.TXPC_BUFFER_SENDING_DATA_REQ~q\,
	combout => \txpc|Selector48~0_combout\);

-- Location: FF_X45_Y21_N29
\txpc|pc_spi_data_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|Selector48~0_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|pc_spi_data_en~q\);

-- Location: LCCOMB_X41_Y19_N8
\txpc|spipc|wren~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|wren~0_combout\ = (\txpc|pc_spi_data_en~q\) # ((!\txpc|spipc|wr_ack_reg~q\ & \txpc|spipc|wren~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|wr_ack_reg~q\,
	datab => \txpc|pc_spi_data_en~q\,
	datac => \txpc|spipc|wren~q\,
	combout => \txpc|spipc|wren~0_combout\);

-- Location: FF_X41_Y19_N9
\txpc|spipc|wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|wren~q\);

-- Location: LCCOMB_X39_Y17_N20
\txpc|spipc|state_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|state_reg~0_combout\ = (\txpc|spipc|state_reg\(2) & (!\txpc|spipc|state_reg\(3))) # (!\txpc|spipc|state_reg\(2) & ((\txpc|spipc|state_reg\(3) & (!\txpc|spipc|state_reg\(1))) # (!\txpc|spipc|state_reg\(3) & ((\txpc|spipc|state_reg\(1)) # 
-- (\txpc|spipc|wren~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|state_reg\(2),
	datab => \txpc|spipc|state_reg\(3),
	datac => \txpc|spipc|state_reg\(1),
	datad => \txpc|spipc|wren~q\,
	combout => \txpc|spipc|state_reg~0_combout\);

-- Location: LCCOMB_X40_Y19_N24
\txpc|spipc|state_reg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|state_reg~1_combout\ = (\txpc|spipc|core_n_ce~q\ & (\txpc|spipc|state_reg\(0))) # (!\txpc|spipc|core_n_ce~q\ & (!\txpc|spipc|state_reg\(0) & \txpc|spipc|state_reg~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|core_n_ce~q\,
	datac => \txpc|spipc|state_reg\(0),
	datad => \txpc|spipc|state_reg~0_combout\,
	combout => \txpc|spipc|state_reg~1_combout\);

-- Location: FF_X40_Y19_N25
\txpc|spipc|state_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|state_reg~1_combout\,
	sclr => \master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|state_reg\(0));

-- Location: LCCOMB_X40_Y19_N14
\txpc|spipc|Selector3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector3~0_combout\ = (\txpc|spipc|state_reg\(2) & (!\txpc|spipc|state_reg\(3) & ((\txpc|spipc|state_reg\(0)) # (\txpc|spipc|state_reg\(1))))) # (!\txpc|spipc|state_reg\(2) & (!\txpc|spipc|state_reg\(0) & (!\txpc|spipc|state_reg\(1) & 
-- \txpc|spipc|state_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|state_reg\(0),
	datab => \txpc|spipc|state_reg\(1),
	datac => \txpc|spipc|state_reg\(2),
	datad => \txpc|spipc|state_reg\(3),
	combout => \txpc|spipc|Selector3~0_combout\);

-- Location: FF_X40_Y19_N15
\txpc|spipc|state_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Selector3~0_combout\,
	sclr => \master_reset~q\,
	ena => \txpc|spipc|state_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|state_reg\(2));

-- Location: LCCOMB_X39_Y17_N6
\txpc|spipc|Selector2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector2~0_combout\ = (!\txpc|spipc|state_reg\(2) & (!\txpc|spipc|state_reg\(3) & (!\txpc|spipc|state_reg\(1) & \txpc|spipc|wren~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|state_reg\(2),
	datab => \txpc|spipc|state_reg\(3),
	datac => \txpc|spipc|state_reg\(1),
	datad => \txpc|spipc|wren~q\,
	combout => \txpc|spipc|Selector2~0_combout\);

-- Location: LCCOMB_X39_Y17_N12
\txpc|spipc|WideOr1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|WideOr1~0_combout\ = (\txpc|spipc|state_reg\(2) & (((!\txpc|spipc|state_reg\(3))))) # (!\txpc|spipc|state_reg\(2) & ((\txpc|spipc|state_reg\(1) & ((!\txpc|spipc|state_reg\(3)))) # (!\txpc|spipc|state_reg\(1) & (!\txpc|spipc|state_reg\(0) & 
-- \txpc|spipc|state_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|state_reg\(2),
	datab => \txpc|spipc|state_reg\(0),
	datac => \txpc|spipc|state_reg\(1),
	datad => \txpc|spipc|state_reg\(3),
	combout => \txpc|spipc|WideOr1~0_combout\);

-- Location: LCCOMB_X44_Y18_N26
\txpc|spipc|Selector1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector1~0_combout\ = (\txpc|spipc|sck_ena_reg~q\ & \txpc|spipc|WideOr1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|spipc|sck_ena_reg~q\,
	datad => \txpc|spipc|WideOr1~0_combout\,
	combout => \txpc|spipc|Selector1~0_combout\);

-- Location: LCCOMB_X39_Y17_N18
\txpc|spipc|Selector1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector1~1_combout\ = (\txpc|spipc|Equal1~0_combout\) # ((\txpc|spipc|Selector1~0_combout\) # ((\txpc|spipc|Selector2~0_combout\ & \txpc|spipc|state_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|Selector2~0_combout\,
	datab => \txpc|spipc|state_reg\(0),
	datac => \txpc|spipc|Equal1~0_combout\,
	datad => \txpc|spipc|Selector1~0_combout\,
	combout => \txpc|spipc|Selector1~1_combout\);

-- Location: FF_X39_Y17_N19
\txpc|spipc|sck_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Selector1~1_combout\,
	ena => \txpc|spipc|ALT_INV_core_n_ce~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|sck_ena_reg~q\);

-- Location: LCCOMB_X40_Y19_N8
\txpc|spipc|spi_clk_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|spi_clk_reg~0_combout\ = (\txpc|spipc|sck_ena_reg~q\ & \txpc|spipc|core_n_clk~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|spipc|sck_ena_reg~q\,
	datad => \txpc|spipc|core_n_clk~q\,
	combout => \txpc|spipc|spi_clk_reg~0_combout\);

-- Location: FF_X40_Y19_N9
\txpc|spipc|spi_clk_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|spi_clk_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|spi_clk_reg~q\);

-- Location: LCCOMB_X51_Y24_N12
\txpc|buf|buf_to_read[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|buf_to_read[0]~1_combout\ = !\txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\,
	combout => \txpc|buf|buf_to_read[0]~1_combout\);

-- Location: LCCOMB_X51_Y24_N18
\txpc|buf|signal_buf_available~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|signal_buf_available~0_combout\ = (\txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1~q\) # (\txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1~q\,
	datad => \txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\,
	combout => \txpc|buf|signal_buf_available~0_combout\);

-- Location: FF_X51_Y24_N13
\txpc|buf|buf_to_read[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|buf_to_read[0]~1_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \txpc|buf|signal_buf_available~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|buf_to_read\(0));

-- Location: LCCOMB_X51_Y24_N16
\txpc|buf|buf_to_read[31]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|buf_to_read[31]~0_combout\ = (!\txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1~q\ & (\txpc|buf|buf_to_read\(31) & !\txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1~q\,
	datac => \txpc|buf|buf_to_read\(31),
	datad => \txpc|buf|state_bpp.BPP_CHANGE_F1_to_F2~q\,
	combout => \txpc|buf|buf_to_read[31]~0_combout\);

-- Location: FF_X51_Y24_N17
\txpc|buf|buf_to_read[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|buf_to_read[31]~0_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|buf_to_read\(31));

-- Location: FF_X51_Y24_N19
\txpc|buf|buf_to_read[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \txpc|buf|state_bpp.BPP_CHANGE_F2_to_F1~q\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \txpc|buf|signal_buf_available~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|buf_to_read\(1));

-- Location: LCCOMB_X51_Y24_N22
\txpc|buf|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Equal1~0_combout\ = (!\txpc|buf|buf_to_read\(0) & (!\txpc|buf|buf_to_read\(31) & !\txpc|buf|buf_to_read\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|buf_to_read\(0),
	datab => \txpc|buf|buf_to_read\(31),
	datad => \txpc|buf|buf_to_read\(1),
	combout => \txpc|buf|Equal1~0_combout\);

-- Location: LCCOMB_X42_Y28_N16
\memoria[22][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[22][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(7),
	combout => \memoria[22][7]~feeder_combout\);

-- Location: LCCOMB_X45_Y31_N26
\Decoder0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~13_combout\ = (\KEY[0]~input_o\ & (!\master_reset~q\ & \state_ads.READING_BYTES_STORING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datac => \master_reset~q\,
	datad => \state_ads.READING_BYTES_STORING~q\,
	combout => \Decoder0~13_combout\);

-- Location: LCCOMB_X45_Y31_N12
\Decoder0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~14_combout\ = (\Decoder0~13_combout\ & (!ads_byte_counter(3) & (ads_byte_counter(2) & ads_byte_counter(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~13_combout\,
	datab => ads_byte_counter(3),
	datac => ads_byte_counter(2),
	datad => ads_byte_counter(4),
	combout => \Decoder0~14_combout\);

-- Location: LCCOMB_X42_Y31_N16
\Decoder0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~17_combout\ = (!ads_byte_counter(0) & (ads_byte_counter(1) & \Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(1),
	datad => \Decoder0~14_combout\,
	combout => \Decoder0~17_combout\);

-- Location: FF_X42_Y28_N17
\memoria[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[22][7]~feeder_combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[22][7]~q\);

-- Location: LCCOMB_X42_Y28_N24
\sumador|b7[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[15]~feeder_combout\ = \memoria[22][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[22][7]~q\,
	combout => \sumador|b7[15]~feeder_combout\);

-- Location: LCCOMB_X47_Y26_N16
\sumador|b1[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[0]~1_combout\ = (\sumador_data_en~q\ & (!\master_reset~q\ & !\sumador|state_sum.SUM_WAIT_EN~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumador_data_en~q\,
	datac => \master_reset~q\,
	datad => \sumador|state_sum.SUM_WAIT_EN~q\,
	combout => \sumador|b1[0]~1_combout\);

-- Location: FF_X42_Y28_N25
\sumador|b7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[15]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(15));

-- Location: LCCOMB_X41_Y28_N26
\sumador|s7[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[15]~feeder_combout\ = \sumador|b7\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(15),
	combout => \sumador|s7[15]~feeder_combout\);

-- Location: FF_X41_Y28_N27
\sumador|s7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[15]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(15));

-- Location: LCCOMB_X44_Y25_N26
\sumador|e1[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[0]~0_combout\ = (!\master_reset~q\ & \sumador|state_sum.SUM_CVT_S32~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \master_reset~q\,
	datac => \sumador|state_sum.SUM_CVT_S32~q\,
	combout => \sumador|e1[0]~0_combout\);

-- Location: FF_X45_Y25_N5
\sumador|e7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(15),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(15));

-- Location: LCCOMB_X45_Y28_N8
\memoria[25][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[25][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(7),
	combout => \memoria[25][7]~feeder_combout\);

-- Location: LCCOMB_X45_Y31_N16
\Decoder0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~11_combout\ = (!ads_byte_counter(2) & (ads_byte_counter(3) & (!\fsm_ads_init~0_combout\ & \state_ads.READING_BYTES_STORING~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(2),
	datab => ads_byte_counter(3),
	datac => \fsm_ads_init~0_combout\,
	datad => \state_ads.READING_BYTES_STORING~q\,
	combout => \Decoder0~11_combout\);

-- Location: LCCOMB_X42_Y31_N14
\Decoder0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~16_combout\ = (\Decoder0~11_combout\ & (ads_byte_counter(0) & (ads_byte_counter(4) & !ads_byte_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~11_combout\,
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(4),
	datad => ads_byte_counter(1),
	combout => \Decoder0~16_combout\);

-- Location: FF_X45_Y28_N9
\memoria[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[25][7]~feeder_combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[25][7]~q\);

-- Location: FF_X45_Y28_N25
\sumador|b8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[25][7]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(15));

-- Location: LCCOMB_X44_Y28_N26
\sumador|s8[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[15]~feeder_combout\ = \sumador|b8\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(15),
	combout => \sumador|s8[15]~feeder_combout\);

-- Location: FF_X44_Y28_N27
\sumador|s8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[15]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(15));

-- Location: FF_X44_Y28_N25
\sumador|e8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(15),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(15));

-- Location: LCCOMB_X42_Y28_N10
\memoria[22][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[22][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[22][6]~feeder_combout\);

-- Location: FF_X42_Y28_N11
\memoria[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[22][6]~feeder_combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[22][6]~q\);

-- Location: LCCOMB_X42_Y28_N26
\sumador|b7[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[14]~feeder_combout\ = \memoria[22][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[22][6]~q\,
	combout => \sumador|b7[14]~feeder_combout\);

-- Location: FF_X42_Y28_N27
\sumador|b7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[14]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(14));

-- Location: LCCOMB_X44_Y28_N30
\sumador|s7[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[14]~feeder_combout\ = \sumador|b7\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b7\(14),
	combout => \sumador|s7[14]~feeder_combout\);

-- Location: FF_X44_Y28_N31
\sumador|s7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[14]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(14));

-- Location: FF_X44_Y28_N11
\sumador|e7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(14),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(14));

-- Location: LCCOMB_X45_Y28_N10
\memoria[25][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[25][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(6),
	combout => \memoria[25][6]~feeder_combout\);

-- Location: FF_X45_Y28_N11
\memoria[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[25][6]~feeder_combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[25][6]~q\);

-- Location: LCCOMB_X45_Y28_N18
\sumador|b8[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[14]~feeder_combout\ = \memoria[25][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[25][6]~q\,
	combout => \sumador|b8[14]~feeder_combout\);

-- Location: FF_X45_Y28_N19
\sumador|b8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[14]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(14));

-- Location: LCCOMB_X44_Y28_N12
\sumador|s8[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[14]~feeder_combout\ = \sumador|b8\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(14),
	combout => \sumador|s8[14]~feeder_combout\);

-- Location: FF_X44_Y28_N13
\sumador|s8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[14]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(14));

-- Location: FF_X45_Y25_N3
\sumador|e8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(14),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(14));

-- Location: LCCOMB_X45_Y28_N20
\memoria[25][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[25][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[25][5]~feeder_combout\);

-- Location: FF_X45_Y28_N21
\memoria[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[25][5]~feeder_combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[25][5]~q\);

-- Location: LCCOMB_X45_Y28_N4
\sumador|b8[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[13]~feeder_combout\ = \memoria[25][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[25][5]~q\,
	combout => \sumador|b8[13]~feeder_combout\);

-- Location: FF_X45_Y28_N5
\sumador|b8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[13]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(13));

-- Location: LCCOMB_X44_Y28_N0
\sumador|s8[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[13]~feeder_combout\ = \sumador|b8\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(13),
	combout => \sumador|s8[13]~feeder_combout\);

-- Location: FF_X44_Y28_N1
\sumador|s8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[13]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(13));

-- Location: LCCOMB_X44_Y28_N28
\sumador|e8[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e8[13]~feeder_combout\ = \sumador|s8\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s8\(13),
	combout => \sumador|e8[13]~feeder_combout\);

-- Location: FF_X44_Y28_N29
\sumador|e8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e8[13]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(13));

-- Location: LCCOMB_X42_Y28_N4
\memoria[22][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[22][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[22][5]~feeder_combout\);

-- Location: FF_X42_Y28_N5
\memoria[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[22][5]~feeder_combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[22][5]~q\);

-- Location: FF_X42_Y28_N29
\sumador|b7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[22][5]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(13));

-- Location: FF_X44_Y28_N3
\sumador|s7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b7\(13),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(13));

-- Location: FF_X45_Y25_N1
\sumador|e7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(13),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(13));

-- Location: LCCOMB_X45_Y28_N6
\memoria[25][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[25][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[25][4]~feeder_combout\);

-- Location: FF_X45_Y28_N7
\memoria[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[25][4]~feeder_combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[25][4]~q\);

-- Location: LCCOMB_X45_Y28_N22
\sumador|b8[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[12]~feeder_combout\ = \memoria[25][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[25][4]~q\,
	combout => \sumador|b8[12]~feeder_combout\);

-- Location: FF_X45_Y28_N23
\sumador|b8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[12]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(12));

-- Location: LCCOMB_X44_Y28_N4
\sumador|s8[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[12]~feeder_combout\ = \sumador|b8\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(12),
	combout => \sumador|s8[12]~feeder_combout\);

-- Location: FF_X44_Y28_N5
\sumador|s8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[12]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(12));

-- Location: FF_X45_Y26_N31
\sumador|e8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(12),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(12));

-- Location: LCCOMB_X42_Y28_N6
\memoria[22][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[22][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(4),
	combout => \memoria[22][4]~feeder_combout\);

-- Location: FF_X42_Y28_N7
\memoria[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[22][4]~feeder_combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[22][4]~q\);

-- Location: LCCOMB_X42_Y28_N22
\sumador|b7[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[12]~feeder_combout\ = \memoria[22][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[22][4]~q\,
	combout => \sumador|b7[12]~feeder_combout\);

-- Location: FF_X42_Y28_N23
\sumador|b7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[12]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(12));

-- Location: LCCOMB_X43_Y29_N2
\sumador|s7[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[12]~feeder_combout\ = \sumador|b7\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b7\(12),
	combout => \sumador|s7[12]~feeder_combout\);

-- Location: FF_X43_Y29_N3
\sumador|s7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[12]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(12));

-- Location: LCCOMB_X43_Y29_N18
\sumador|e7[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e7[12]~feeder_combout\ = \sumador|s7\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s7\(12),
	combout => \sumador|e7[12]~feeder_combout\);

-- Location: FF_X43_Y29_N19
\sumador|e7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e7[12]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(12));

-- Location: LCCOMB_X45_Y28_N16
\memoria[25][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[25][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(3),
	combout => \memoria[25][3]~feeder_combout\);

-- Location: FF_X45_Y28_N17
\memoria[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[25][3]~feeder_combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[25][3]~q\);

-- Location: LCCOMB_X45_Y28_N0
\sumador|b8[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[11]~feeder_combout\ = \memoria[25][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[25][3]~q\,
	combout => \sumador|b8[11]~feeder_combout\);

-- Location: FF_X45_Y28_N1
\sumador|b8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[11]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(11));

-- Location: LCCOMB_X43_Y29_N12
\sumador|s8[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[11]~feeder_combout\ = \sumador|b8\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(11),
	combout => \sumador|s8[11]~feeder_combout\);

-- Location: FF_X43_Y29_N13
\sumador|s8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[11]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(11));

-- Location: LCCOMB_X43_Y29_N4
\sumador|e8[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e8[11]~feeder_combout\ = \sumador|s8\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s8\(11),
	combout => \sumador|e8[11]~feeder_combout\);

-- Location: FF_X43_Y29_N5
\sumador|e8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e8[11]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(11));

-- Location: LCCOMB_X42_Y28_N0
\memoria[22][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[22][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(3),
	combout => \memoria[22][3]~feeder_combout\);

-- Location: FF_X42_Y28_N1
\memoria[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[22][3]~feeder_combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[22][3]~q\);

-- Location: LCCOMB_X42_Y28_N8
\sumador|b7[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[11]~feeder_combout\ = \memoria[22][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[22][3]~q\,
	combout => \sumador|b7[11]~feeder_combout\);

-- Location: FF_X42_Y28_N9
\sumador|b7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[11]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(11));

-- Location: LCCOMB_X44_Y28_N22
\sumador|s7[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[11]~feeder_combout\ = \sumador|b7\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(11),
	combout => \sumador|s7[11]~feeder_combout\);

-- Location: FF_X44_Y28_N23
\sumador|s7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[11]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(11));

-- Location: FF_X45_Y26_N29
\sumador|e7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(11),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(11));

-- Location: LCCOMB_X45_Y28_N2
\memoria[25][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[25][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(2),
	combout => \memoria[25][2]~feeder_combout\);

-- Location: FF_X45_Y28_N3
\memoria[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[25][2]~feeder_combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[25][2]~q\);

-- Location: LCCOMB_X45_Y28_N26
\sumador|b8[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[10]~feeder_combout\ = \memoria[25][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[25][2]~q\,
	combout => \sumador|b8[10]~feeder_combout\);

-- Location: FF_X45_Y28_N27
\sumador|b8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[10]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(10));

-- Location: FF_X44_Y28_N17
\sumador|s8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b8\(10),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(10));

-- Location: FF_X45_Y26_N27
\sumador|e8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(10),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(10));

-- Location: LCCOMB_X42_Y28_N18
\memoria[22][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[22][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(2),
	combout => \memoria[22][2]~feeder_combout\);

-- Location: FF_X42_Y28_N19
\memoria[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[22][2]~feeder_combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[22][2]~q\);

-- Location: LCCOMB_X42_Y28_N2
\sumador|b7[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[10]~feeder_combout\ = \memoria[22][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[22][2]~q\,
	combout => \sumador|b7[10]~feeder_combout\);

-- Location: FF_X42_Y28_N3
\sumador|b7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[10]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(10));

-- Location: LCCOMB_X43_Y29_N6
\sumador|s7[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[10]~feeder_combout\ = \sumador|b7\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(10),
	combout => \sumador|s7[10]~feeder_combout\);

-- Location: FF_X43_Y29_N7
\sumador|s7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[10]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(10));

-- Location: LCCOMB_X43_Y29_N14
\sumador|e7[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e7[10]~feeder_combout\ = \sumador|s7\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s7\(10),
	combout => \sumador|e7[10]~feeder_combout\);

-- Location: FF_X43_Y29_N15
\sumador|e7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e7[10]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(10));

-- Location: LCCOMB_X45_Y28_N28
\memoria[25][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[25][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(1),
	combout => \memoria[25][1]~feeder_combout\);

-- Location: FF_X45_Y28_N29
\memoria[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[25][1]~feeder_combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[25][1]~q\);

-- Location: LCCOMB_X45_Y28_N12
\sumador|b8[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[9]~feeder_combout\ = \memoria[25][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[25][1]~q\,
	combout => \sumador|b8[9]~feeder_combout\);

-- Location: FF_X45_Y28_N13
\sumador|b8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[9]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(9));

-- Location: LCCOMB_X43_Y29_N0
\sumador|s8[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[9]~feeder_combout\ = \sumador|b8\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(9),
	combout => \sumador|s8[9]~feeder_combout\);

-- Location: FF_X43_Y29_N1
\sumador|s8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[9]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(9));

-- Location: LCCOMB_X43_Y29_N16
\sumador|e8[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e8[9]~feeder_combout\ = \sumador|s8\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s8\(9),
	combout => \sumador|e8[9]~feeder_combout\);

-- Location: FF_X43_Y29_N17
\sumador|e8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e8[9]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(9));

-- Location: LCCOMB_X42_Y28_N12
\memoria[22][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[22][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[22][1]~feeder_combout\);

-- Location: FF_X42_Y28_N13
\memoria[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[22][1]~feeder_combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[22][1]~q\);

-- Location: LCCOMB_X42_Y28_N20
\sumador|b7[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[9]~feeder_combout\ = \memoria[22][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[22][1]~q\,
	combout => \sumador|b7[9]~feeder_combout\);

-- Location: FF_X42_Y28_N21
\sumador|b7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[9]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(9));

-- Location: LCCOMB_X44_Y28_N18
\sumador|s7[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[9]~feeder_combout\ = \sumador|b7\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(9),
	combout => \sumador|s7[9]~feeder_combout\);

-- Location: FF_X44_Y28_N19
\sumador|s7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[9]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(9));

-- Location: FF_X45_Y26_N25
\sumador|e7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(9),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(9));

-- Location: LCCOMB_X45_Y28_N14
\memoria[25][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[25][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(0),
	combout => \memoria[25][0]~feeder_combout\);

-- Location: FF_X45_Y28_N15
\memoria[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[25][0]~feeder_combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[25][0]~q\);

-- Location: FF_X45_Y28_N31
\sumador|b8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[25][0]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(8));

-- Location: LCCOMB_X46_Y27_N10
\sumador|s8[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[8]~feeder_combout\ = \sumador|b8\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(8),
	combout => \sumador|s8[8]~feeder_combout\);

-- Location: FF_X46_Y27_N11
\sumador|s8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[8]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(8));

-- Location: FF_X45_Y26_N23
\sumador|e8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(8),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(8));

-- Location: LCCOMB_X42_Y28_N30
\memoria[22][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[22][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(0),
	combout => \memoria[22][0]~feeder_combout\);

-- Location: FF_X42_Y28_N31
\memoria[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[22][0]~feeder_combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[22][0]~q\);

-- Location: FF_X42_Y28_N15
\sumador|b7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[22][0]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(8));

-- Location: LCCOMB_X43_Y29_N26
\sumador|s7[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[8]~feeder_combout\ = \sumador|b7\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(8),
	combout => \sumador|s7[8]~feeder_combout\);

-- Location: FF_X43_Y29_N27
\sumador|s7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[8]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(8));

-- Location: FF_X43_Y29_N11
\sumador|e7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(8),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(8));

-- Location: LCCOMB_X45_Y27_N0
\memoria[26][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[26][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(7),
	combout => \memoria[26][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y31_N2
\Decoder0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~18_combout\ = (\Decoder0~11_combout\ & (!ads_byte_counter(0) & (ads_byte_counter(4) & ads_byte_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~11_combout\,
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(4),
	datad => ads_byte_counter(1),
	combout => \Decoder0~18_combout\);

-- Location: FF_X45_Y27_N1
\memoria[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[26][7]~feeder_combout\,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[26][7]~q\);

-- Location: LCCOMB_X45_Y27_N24
\sumador|b8[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[7]~feeder_combout\ = \memoria[26][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[26][7]~q\,
	combout => \sumador|b8[7]~feeder_combout\);

-- Location: FF_X45_Y27_N25
\sumador|b8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[7]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(7));

-- Location: LCCOMB_X43_Y29_N28
\sumador|s8[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[7]~feeder_combout\ = \sumador|b8\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(7),
	combout => \sumador|s8[7]~feeder_combout\);

-- Location: FF_X43_Y29_N29
\sumador|s8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[7]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(7));

-- Location: LCCOMB_X43_Y29_N20
\sumador|e8[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e8[7]~feeder_combout\ = \sumador|s8\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s8\(7),
	combout => \sumador|e8[7]~feeder_combout\);

-- Location: FF_X43_Y29_N21
\sumador|e8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e8[7]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(7));

-- Location: LCCOMB_X42_Y26_N14
\Decoder0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~34_combout\ = (ads_byte_counter(1) & (ads_byte_counter(0) & \Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(1),
	datab => ads_byte_counter(0),
	datad => \Decoder0~14_combout\,
	combout => \Decoder0~34_combout\);

-- Location: FF_X42_Y26_N15
\memoria[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|do_buffer_reg\(7),
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[23][7]~q\);

-- Location: LCCOMB_X42_Y26_N24
\sumador|b7[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[7]~feeder_combout\ = \memoria[23][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[23][7]~q\,
	combout => \sumador|b7[7]~feeder_combout\);

-- Location: FF_X42_Y26_N25
\sumador|b7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[7]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(7));

-- Location: LCCOMB_X43_Y26_N0
\sumador|s7[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[7]~feeder_combout\ = \sumador|b7\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(7),
	combout => \sumador|s7[7]~feeder_combout\);

-- Location: FF_X43_Y26_N1
\sumador|s7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[7]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(7));

-- Location: FF_X45_Y26_N21
\sumador|e7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(7),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(7));

-- Location: LCCOMB_X42_Y26_N8
\memoria[23][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[23][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[23][6]~feeder_combout\);

-- Location: FF_X42_Y26_N9
\memoria[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[23][6]~feeder_combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[23][6]~q\);

-- Location: LCCOMB_X42_Y26_N18
\sumador|b7[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[6]~feeder_combout\ = \memoria[23][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[23][6]~q\,
	combout => \sumador|b7[6]~feeder_combout\);

-- Location: FF_X42_Y26_N19
\sumador|b7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[6]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(6));

-- Location: LCCOMB_X46_Y25_N16
\sumador|s7[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[6]~feeder_combout\ = \sumador|b7\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(6),
	combout => \sumador|s7[6]~feeder_combout\);

-- Location: FF_X46_Y25_N17
\sumador|s7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[6]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(6));

-- Location: LCCOMB_X46_Y25_N8
\sumador|e7[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e7[6]~feeder_combout\ = \sumador|s7\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s7\(6),
	combout => \sumador|e7[6]~feeder_combout\);

-- Location: FF_X46_Y25_N9
\sumador|e7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e7[6]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(6));

-- Location: LCCOMB_X45_Y27_N10
\memoria[26][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[26][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(6),
	combout => \memoria[26][6]~feeder_combout\);

-- Location: FF_X45_Y27_N11
\memoria[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[26][6]~feeder_combout\,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[26][6]~q\);

-- Location: LCCOMB_X45_Y27_N2
\sumador|b8[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[6]~feeder_combout\ = \memoria[26][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[26][6]~q\,
	combout => \sumador|b8[6]~feeder_combout\);

-- Location: FF_X45_Y27_N3
\sumador|b8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[6]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(6));

-- Location: LCCOMB_X40_Y27_N26
\sumador|s8[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[6]~feeder_combout\ = \sumador|b8\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(6),
	combout => \sumador|s8[6]~feeder_combout\);

-- Location: FF_X40_Y27_N27
\sumador|s8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[6]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(6));

-- Location: FF_X45_Y26_N19
\sumador|e8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(6),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(6));

-- Location: LCCOMB_X45_Y27_N12
\memoria[26][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[26][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(5),
	combout => \memoria[26][5]~feeder_combout\);

-- Location: FF_X45_Y27_N13
\memoria[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[26][5]~feeder_combout\,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[26][5]~q\);

-- Location: LCCOMB_X45_Y27_N28
\sumador|b8[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[5]~feeder_combout\ = \memoria[26][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[26][5]~q\,
	combout => \sumador|b8[5]~feeder_combout\);

-- Location: FF_X45_Y27_N29
\sumador|b8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[5]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(5));

-- Location: LCCOMB_X46_Y25_N10
\sumador|s8[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[5]~feeder_combout\ = \sumador|b8\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(5),
	combout => \sumador|s8[5]~feeder_combout\);

-- Location: FF_X46_Y25_N11
\sumador|s8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[5]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(5));

-- Location: LCCOMB_X46_Y25_N2
\sumador|e8[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e8[5]~feeder_combout\ = \sumador|s8\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s8\(5),
	combout => \sumador|e8[5]~feeder_combout\);

-- Location: FF_X46_Y25_N3
\sumador|e8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e8[5]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(5));

-- Location: LCCOMB_X42_Y26_N2
\memoria[23][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[23][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[23][5]~feeder_combout\);

-- Location: FF_X42_Y26_N3
\memoria[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[23][5]~feeder_combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[23][5]~q\);

-- Location: LCCOMB_X42_Y26_N20
\sumador|b7[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[5]~feeder_combout\ = \memoria[23][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[23][5]~q\,
	combout => \sumador|b7[5]~feeder_combout\);

-- Location: FF_X42_Y26_N21
\sumador|b7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[5]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(5));

-- Location: LCCOMB_X45_Y26_N4
\sumador|s7[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[5]~feeder_combout\ = \sumador|b7\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(5),
	combout => \sumador|s7[5]~feeder_combout\);

-- Location: FF_X45_Y26_N5
\sumador|s7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[5]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(5));

-- Location: FF_X45_Y26_N17
\sumador|e7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(5),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(5));

-- Location: LCCOMB_X42_Y26_N12
\memoria[23][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[23][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[23][4]~feeder_combout\);

-- Location: FF_X42_Y26_N13
\memoria[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[23][4]~feeder_combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[23][4]~q\);

-- Location: LCCOMB_X42_Y26_N30
\sumador|b7[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[4]~feeder_combout\ = \memoria[23][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[23][4]~q\,
	combout => \sumador|b7[4]~feeder_combout\);

-- Location: FF_X42_Y26_N31
\sumador|b7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[4]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(4));

-- Location: LCCOMB_X46_Y25_N20
\sumador|s7[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[4]~feeder_combout\ = \sumador|b7\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b7\(4),
	combout => \sumador|s7[4]~feeder_combout\);

-- Location: FF_X46_Y25_N21
\sumador|s7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[4]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(4));

-- Location: LCCOMB_X46_Y25_N4
\sumador|e7[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e7[4]~feeder_combout\ = \sumador|s7\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s7\(4),
	combout => \sumador|e7[4]~feeder_combout\);

-- Location: FF_X46_Y25_N5
\sumador|e7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e7[4]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(4));

-- Location: LCCOMB_X45_Y27_N6
\memoria[26][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[26][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(4),
	combout => \memoria[26][4]~feeder_combout\);

-- Location: FF_X45_Y27_N7
\memoria[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[26][4]~feeder_combout\,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[26][4]~q\);

-- Location: LCCOMB_X45_Y27_N14
\sumador|b8[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[4]~feeder_combout\ = \memoria[26][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[26][4]~q\,
	combout => \sumador|b8[4]~feeder_combout\);

-- Location: FF_X45_Y27_N15
\sumador|b8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[4]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(4));

-- Location: LCCOMB_X46_Y27_N28
\sumador|s8[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[4]~feeder_combout\ = \sumador|b8\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(4),
	combout => \sumador|s8[4]~feeder_combout\);

-- Location: FF_X46_Y27_N29
\sumador|s8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[4]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(4));

-- Location: FF_X45_Y26_N15
\sumador|e8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(4),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(4));

-- Location: LCCOMB_X42_Y26_N22
\memoria[23][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[23][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(3),
	combout => \memoria[23][3]~feeder_combout\);

-- Location: FF_X42_Y26_N23
\memoria[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[23][3]~feeder_combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[23][3]~q\);

-- Location: LCCOMB_X42_Y26_N16
\sumador|b7[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[3]~feeder_combout\ = \memoria[23][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[23][3]~q\,
	combout => \sumador|b7[3]~feeder_combout\);

-- Location: FF_X42_Y26_N17
\sumador|b7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[3]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(3));

-- Location: LCCOMB_X44_Y28_N20
\sumador|s7[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[3]~feeder_combout\ = \sumador|b7\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b7\(3),
	combout => \sumador|s7[3]~feeder_combout\);

-- Location: FF_X44_Y28_N21
\sumador|s7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[3]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(3));

-- Location: FF_X45_Y26_N13
\sumador|e7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(3),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(3));

-- Location: LCCOMB_X45_Y27_N16
\memoria[26][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[26][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(3),
	combout => \memoria[26][3]~feeder_combout\);

-- Location: FF_X45_Y27_N17
\memoria[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[26][3]~feeder_combout\,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[26][3]~q\);

-- Location: LCCOMB_X45_Y27_N8
\sumador|b8[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[3]~feeder_combout\ = \memoria[26][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[26][3]~q\,
	combout => \sumador|b8[3]~feeder_combout\);

-- Location: FF_X45_Y27_N9
\sumador|b8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[3]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(3));

-- Location: LCCOMB_X46_Y27_N22
\sumador|s8[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[3]~feeder_combout\ = \sumador|b8\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(3),
	combout => \sumador|s8[3]~feeder_combout\);

-- Location: FF_X46_Y27_N23
\sumador|s8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[3]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(3));

-- Location: FF_X46_Y27_N25
\sumador|e8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(3),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(3));

-- Location: LCCOMB_X45_Y27_N18
\memoria[26][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[26][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(2),
	combout => \memoria[26][2]~feeder_combout\);

-- Location: FF_X45_Y27_N19
\memoria[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[26][2]~feeder_combout\,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[26][2]~q\);

-- Location: LCCOMB_X45_Y27_N26
\sumador|b8[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[2]~feeder_combout\ = \memoria[26][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[26][2]~q\,
	combout => \sumador|b8[2]~feeder_combout\);

-- Location: FF_X45_Y27_N27
\sumador|b8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[2]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(2));

-- Location: LCCOMB_X45_Y26_N2
\sumador|s8[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[2]~feeder_combout\ = \sumador|b8\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(2),
	combout => \sumador|s8[2]~feeder_combout\);

-- Location: FF_X45_Y26_N3
\sumador|s8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[2]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(2));

-- Location: FF_X45_Y26_N11
\sumador|e8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(2),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(2));

-- Location: LCCOMB_X42_Y26_N0
\memoria[23][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[23][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(2),
	combout => \memoria[23][2]~feeder_combout\);

-- Location: FF_X42_Y26_N1
\memoria[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[23][2]~feeder_combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[23][2]~q\);

-- Location: LCCOMB_X42_Y26_N26
\sumador|b7[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[2]~feeder_combout\ = \memoria[23][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[23][2]~q\,
	combout => \sumador|b7[2]~feeder_combout\);

-- Location: FF_X42_Y26_N27
\sumador|b7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[2]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(2));

-- Location: LCCOMB_X46_Y25_N22
\sumador|s7[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[2]~feeder_combout\ = \sumador|b7\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(2),
	combout => \sumador|s7[2]~feeder_combout\);

-- Location: FF_X46_Y25_N23
\sumador|s7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[2]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(2));

-- Location: FF_X46_Y25_N7
\sumador|e7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(2),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(2));

-- Location: LCCOMB_X42_Y26_N10
\memoria[23][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[23][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[23][1]~feeder_combout\);

-- Location: FF_X42_Y26_N11
\memoria[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[23][1]~feeder_combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[23][1]~q\);

-- Location: LCCOMB_X42_Y26_N4
\sumador|b7[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[1]~feeder_combout\ = \memoria[23][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[23][1]~q\,
	combout => \sumador|b7[1]~feeder_combout\);

-- Location: FF_X42_Y26_N5
\sumador|b7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[1]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(1));

-- Location: LCCOMB_X42_Y29_N16
\sumador|s7[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[1]~feeder_combout\ = \sumador|b7\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(1),
	combout => \sumador|s7[1]~feeder_combout\);

-- Location: FF_X42_Y29_N17
\sumador|s7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[1]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(1));

-- Location: FF_X45_Y26_N9
\sumador|e7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(1),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(1));

-- Location: LCCOMB_X45_Y27_N4
\memoria[26][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[26][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(1),
	combout => \memoria[26][1]~feeder_combout\);

-- Location: FF_X45_Y27_N5
\memoria[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[26][1]~feeder_combout\,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[26][1]~q\);

-- Location: FF_X45_Y27_N21
\sumador|b8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[26][1]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(1));

-- Location: LCCOMB_X46_Y27_N16
\sumador|s8[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[1]~feeder_combout\ = \sumador|b8\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(1),
	combout => \sumador|s8[1]~feeder_combout\);

-- Location: FF_X46_Y27_N17
\sumador|s8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[1]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(1));

-- Location: LCCOMB_X46_Y27_N18
\sumador|e8[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e8[1]~feeder_combout\ = \sumador|s8\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s8\(1),
	combout => \sumador|e8[1]~feeder_combout\);

-- Location: FF_X46_Y27_N19
\sumador|e8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e8[1]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(1));

-- Location: LCCOMB_X45_Y27_N22
\memoria[26][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[26][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(0),
	combout => \memoria[26][0]~feeder_combout\);

-- Location: FF_X45_Y27_N23
\memoria[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[26][0]~feeder_combout\,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[26][0]~q\);

-- Location: FF_X45_Y27_N31
\sumador|b8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[26][0]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(0));

-- Location: LCCOMB_X46_Y27_N2
\sumador|s8[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[0]~feeder_combout\ = \sumador|b8\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(0),
	combout => \sumador|s8[0]~feeder_combout\);

-- Location: FF_X46_Y27_N3
\sumador|s8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[0]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(0));

-- Location: FF_X45_Y26_N7
\sumador|e8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(0),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(0));

-- Location: LCCOMB_X42_Y26_N28
\memoria[23][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[23][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(0),
	combout => \memoria[23][0]~feeder_combout\);

-- Location: FF_X42_Y26_N29
\memoria[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[23][0]~feeder_combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[23][0]~q\);

-- Location: LCCOMB_X40_Y27_N0
\sumador|b7[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[0]~feeder_combout\ = \memoria[23][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memoria[23][0]~q\,
	combout => \sumador|b7[0]~feeder_combout\);

-- Location: FF_X40_Y27_N1
\sumador|b7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[0]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(0));

-- Location: LCCOMB_X46_Y27_N20
\sumador|s7[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[0]~feeder_combout\ = \sumador|b7\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(0),
	combout => \sumador|s7[0]~feeder_combout\);

-- Location: FF_X46_Y27_N21
\sumador|s7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[0]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(0));

-- Location: LCCOMB_X46_Y27_N12
\sumador|e7[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e7[0]~feeder_combout\ = \sumador|s7\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s7\(0),
	combout => \sumador|e7[0]~feeder_combout\);

-- Location: FF_X46_Y27_N13
\sumador|e7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e7[0]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(0));

-- Location: LCCOMB_X45_Y26_N6
\sumador|Add4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~0_combout\ = (\sumador|e8\(0) & (\sumador|e7\(0) $ (VCC))) # (!\sumador|e8\(0) & (\sumador|e7\(0) & VCC))
-- \sumador|Add4~1\ = CARRY((\sumador|e8\(0) & \sumador|e7\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(0),
	datab => \sumador|e7\(0),
	datad => VCC,
	combout => \sumador|Add4~0_combout\,
	cout => \sumador|Add4~1\);

-- Location: LCCOMB_X45_Y26_N8
\sumador|Add4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~2_combout\ = (\sumador|e7\(1) & ((\sumador|e8\(1) & (\sumador|Add4~1\ & VCC)) # (!\sumador|e8\(1) & (!\sumador|Add4~1\)))) # (!\sumador|e7\(1) & ((\sumador|e8\(1) & (!\sumador|Add4~1\)) # (!\sumador|e8\(1) & ((\sumador|Add4~1\) # (GND)))))
-- \sumador|Add4~3\ = CARRY((\sumador|e7\(1) & (!\sumador|e8\(1) & !\sumador|Add4~1\)) # (!\sumador|e7\(1) & ((!\sumador|Add4~1\) # (!\sumador|e8\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e7\(1),
	datab => \sumador|e8\(1),
	datad => VCC,
	cin => \sumador|Add4~1\,
	combout => \sumador|Add4~2_combout\,
	cout => \sumador|Add4~3\);

-- Location: LCCOMB_X45_Y26_N10
\sumador|Add4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~4_combout\ = ((\sumador|e8\(2) $ (\sumador|e7\(2) $ (!\sumador|Add4~3\)))) # (GND)
-- \sumador|Add4~5\ = CARRY((\sumador|e8\(2) & ((\sumador|e7\(2)) # (!\sumador|Add4~3\))) # (!\sumador|e8\(2) & (\sumador|e7\(2) & !\sumador|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(2),
	datab => \sumador|e7\(2),
	datad => VCC,
	cin => \sumador|Add4~3\,
	combout => \sumador|Add4~4_combout\,
	cout => \sumador|Add4~5\);

-- Location: LCCOMB_X45_Y26_N12
\sumador|Add4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~6_combout\ = (\sumador|e7\(3) & ((\sumador|e8\(3) & (\sumador|Add4~5\ & VCC)) # (!\sumador|e8\(3) & (!\sumador|Add4~5\)))) # (!\sumador|e7\(3) & ((\sumador|e8\(3) & (!\sumador|Add4~5\)) # (!\sumador|e8\(3) & ((\sumador|Add4~5\) # (GND)))))
-- \sumador|Add4~7\ = CARRY((\sumador|e7\(3) & (!\sumador|e8\(3) & !\sumador|Add4~5\)) # (!\sumador|e7\(3) & ((!\sumador|Add4~5\) # (!\sumador|e8\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e7\(3),
	datab => \sumador|e8\(3),
	datad => VCC,
	cin => \sumador|Add4~5\,
	combout => \sumador|Add4~6_combout\,
	cout => \sumador|Add4~7\);

-- Location: LCCOMB_X45_Y26_N14
\sumador|Add4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~8_combout\ = ((\sumador|e7\(4) $ (\sumador|e8\(4) $ (!\sumador|Add4~7\)))) # (GND)
-- \sumador|Add4~9\ = CARRY((\sumador|e7\(4) & ((\sumador|e8\(4)) # (!\sumador|Add4~7\))) # (!\sumador|e7\(4) & (\sumador|e8\(4) & !\sumador|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e7\(4),
	datab => \sumador|e8\(4),
	datad => VCC,
	cin => \sumador|Add4~7\,
	combout => \sumador|Add4~8_combout\,
	cout => \sumador|Add4~9\);

-- Location: LCCOMB_X45_Y26_N16
\sumador|Add4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~10_combout\ = (\sumador|e8\(5) & ((\sumador|e7\(5) & (\sumador|Add4~9\ & VCC)) # (!\sumador|e7\(5) & (!\sumador|Add4~9\)))) # (!\sumador|e8\(5) & ((\sumador|e7\(5) & (!\sumador|Add4~9\)) # (!\sumador|e7\(5) & ((\sumador|Add4~9\) # (GND)))))
-- \sumador|Add4~11\ = CARRY((\sumador|e8\(5) & (!\sumador|e7\(5) & !\sumador|Add4~9\)) # (!\sumador|e8\(5) & ((!\sumador|Add4~9\) # (!\sumador|e7\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(5),
	datab => \sumador|e7\(5),
	datad => VCC,
	cin => \sumador|Add4~9\,
	combout => \sumador|Add4~10_combout\,
	cout => \sumador|Add4~11\);

-- Location: LCCOMB_X45_Y26_N18
\sumador|Add4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~12_combout\ = ((\sumador|e7\(6) $ (\sumador|e8\(6) $ (!\sumador|Add4~11\)))) # (GND)
-- \sumador|Add4~13\ = CARRY((\sumador|e7\(6) & ((\sumador|e8\(6)) # (!\sumador|Add4~11\))) # (!\sumador|e7\(6) & (\sumador|e8\(6) & !\sumador|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e7\(6),
	datab => \sumador|e8\(6),
	datad => VCC,
	cin => \sumador|Add4~11\,
	combout => \sumador|Add4~12_combout\,
	cout => \sumador|Add4~13\);

-- Location: LCCOMB_X45_Y26_N20
\sumador|Add4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~14_combout\ = (\sumador|e8\(7) & ((\sumador|e7\(7) & (\sumador|Add4~13\ & VCC)) # (!\sumador|e7\(7) & (!\sumador|Add4~13\)))) # (!\sumador|e8\(7) & ((\sumador|e7\(7) & (!\sumador|Add4~13\)) # (!\sumador|e7\(7) & ((\sumador|Add4~13\) # 
-- (GND)))))
-- \sumador|Add4~15\ = CARRY((\sumador|e8\(7) & (!\sumador|e7\(7) & !\sumador|Add4~13\)) # (!\sumador|e8\(7) & ((!\sumador|Add4~13\) # (!\sumador|e7\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(7),
	datab => \sumador|e7\(7),
	datad => VCC,
	cin => \sumador|Add4~13\,
	combout => \sumador|Add4~14_combout\,
	cout => \sumador|Add4~15\);

-- Location: LCCOMB_X45_Y26_N22
\sumador|Add4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~16_combout\ = ((\sumador|e8\(8) $ (\sumador|e7\(8) $ (!\sumador|Add4~15\)))) # (GND)
-- \sumador|Add4~17\ = CARRY((\sumador|e8\(8) & ((\sumador|e7\(8)) # (!\sumador|Add4~15\))) # (!\sumador|e8\(8) & (\sumador|e7\(8) & !\sumador|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(8),
	datab => \sumador|e7\(8),
	datad => VCC,
	cin => \sumador|Add4~15\,
	combout => \sumador|Add4~16_combout\,
	cout => \sumador|Add4~17\);

-- Location: LCCOMB_X45_Y26_N24
\sumador|Add4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~18_combout\ = (\sumador|e8\(9) & ((\sumador|e7\(9) & (\sumador|Add4~17\ & VCC)) # (!\sumador|e7\(9) & (!\sumador|Add4~17\)))) # (!\sumador|e8\(9) & ((\sumador|e7\(9) & (!\sumador|Add4~17\)) # (!\sumador|e7\(9) & ((\sumador|Add4~17\) # 
-- (GND)))))
-- \sumador|Add4~19\ = CARRY((\sumador|e8\(9) & (!\sumador|e7\(9) & !\sumador|Add4~17\)) # (!\sumador|e8\(9) & ((!\sumador|Add4~17\) # (!\sumador|e7\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(9),
	datab => \sumador|e7\(9),
	datad => VCC,
	cin => \sumador|Add4~17\,
	combout => \sumador|Add4~18_combout\,
	cout => \sumador|Add4~19\);

-- Location: LCCOMB_X45_Y26_N26
\sumador|Add4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~20_combout\ = ((\sumador|e8\(10) $ (\sumador|e7\(10) $ (!\sumador|Add4~19\)))) # (GND)
-- \sumador|Add4~21\ = CARRY((\sumador|e8\(10) & ((\sumador|e7\(10)) # (!\sumador|Add4~19\))) # (!\sumador|e8\(10) & (\sumador|e7\(10) & !\sumador|Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(10),
	datab => \sumador|e7\(10),
	datad => VCC,
	cin => \sumador|Add4~19\,
	combout => \sumador|Add4~20_combout\,
	cout => \sumador|Add4~21\);

-- Location: LCCOMB_X45_Y26_N28
\sumador|Add4~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~22_combout\ = (\sumador|e8\(11) & ((\sumador|e7\(11) & (\sumador|Add4~21\ & VCC)) # (!\sumador|e7\(11) & (!\sumador|Add4~21\)))) # (!\sumador|e8\(11) & ((\sumador|e7\(11) & (!\sumador|Add4~21\)) # (!\sumador|e7\(11) & ((\sumador|Add4~21\) # 
-- (GND)))))
-- \sumador|Add4~23\ = CARRY((\sumador|e8\(11) & (!\sumador|e7\(11) & !\sumador|Add4~21\)) # (!\sumador|e8\(11) & ((!\sumador|Add4~21\) # (!\sumador|e7\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(11),
	datab => \sumador|e7\(11),
	datad => VCC,
	cin => \sumador|Add4~21\,
	combout => \sumador|Add4~22_combout\,
	cout => \sumador|Add4~23\);

-- Location: LCCOMB_X45_Y26_N30
\sumador|Add4~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~24_combout\ = ((\sumador|e8\(12) $ (\sumador|e7\(12) $ (!\sumador|Add4~23\)))) # (GND)
-- \sumador|Add4~25\ = CARRY((\sumador|e8\(12) & ((\sumador|e7\(12)) # (!\sumador|Add4~23\))) # (!\sumador|e8\(12) & (\sumador|e7\(12) & !\sumador|Add4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(12),
	datab => \sumador|e7\(12),
	datad => VCC,
	cin => \sumador|Add4~23\,
	combout => \sumador|Add4~24_combout\,
	cout => \sumador|Add4~25\);

-- Location: LCCOMB_X45_Y25_N0
\sumador|Add4~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~26_combout\ = (\sumador|e8\(13) & ((\sumador|e7\(13) & (\sumador|Add4~25\ & VCC)) # (!\sumador|e7\(13) & (!\sumador|Add4~25\)))) # (!\sumador|e8\(13) & ((\sumador|e7\(13) & (!\sumador|Add4~25\)) # (!\sumador|e7\(13) & ((\sumador|Add4~25\) # 
-- (GND)))))
-- \sumador|Add4~27\ = CARRY((\sumador|e8\(13) & (!\sumador|e7\(13) & !\sumador|Add4~25\)) # (!\sumador|e8\(13) & ((!\sumador|Add4~25\) # (!\sumador|e7\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(13),
	datab => \sumador|e7\(13),
	datad => VCC,
	cin => \sumador|Add4~25\,
	combout => \sumador|Add4~26_combout\,
	cout => \sumador|Add4~27\);

-- Location: LCCOMB_X45_Y25_N2
\sumador|Add4~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~28_combout\ = ((\sumador|e7\(14) $ (\sumador|e8\(14) $ (!\sumador|Add4~27\)))) # (GND)
-- \sumador|Add4~29\ = CARRY((\sumador|e7\(14) & ((\sumador|e8\(14)) # (!\sumador|Add4~27\))) # (!\sumador|e7\(14) & (\sumador|e8\(14) & !\sumador|Add4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e7\(14),
	datab => \sumador|e8\(14),
	datad => VCC,
	cin => \sumador|Add4~27\,
	combout => \sumador|Add4~28_combout\,
	cout => \sumador|Add4~29\);

-- Location: LCCOMB_X45_Y25_N4
\sumador|Add4~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~30_combout\ = (\sumador|e7\(15) & ((\sumador|e8\(15) & (\sumador|Add4~29\ & VCC)) # (!\sumador|e8\(15) & (!\sumador|Add4~29\)))) # (!\sumador|e7\(15) & ((\sumador|e8\(15) & (!\sumador|Add4~29\)) # (!\sumador|e8\(15) & ((\sumador|Add4~29\) # 
-- (GND)))))
-- \sumador|Add4~31\ = CARRY((\sumador|e7\(15) & (!\sumador|e8\(15) & !\sumador|Add4~29\)) # (!\sumador|e7\(15) & ((!\sumador|Add4~29\) # (!\sumador|e8\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e7\(15),
	datab => \sumador|e8\(15),
	datad => VCC,
	cin => \sumador|Add4~29\,
	combout => \sumador|Add4~30_combout\,
	cout => \sumador|Add4~31\);

-- Location: LCCOMB_X45_Y31_N22
\Decoder0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~19_combout\ = (\Decoder0~13_combout\ & (!ads_byte_counter(3) & (!ads_byte_counter(2) & ads_byte_counter(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~13_combout\,
	datab => ads_byte_counter(3),
	datac => ads_byte_counter(2),
	datad => ads_byte_counter(4),
	combout => \Decoder0~19_combout\);

-- Location: LCCOMB_X39_Y25_N30
\Decoder0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~22_combout\ = (!ads_byte_counter(1) & (!ads_byte_counter(0) & \Decoder0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(1),
	datab => ads_byte_counter(0),
	datad => \Decoder0~19_combout\,
	combout => \Decoder0~22_combout\);

-- Location: FF_X39_Y25_N31
\memoria[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|do_buffer_reg\(7),
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[16][7]~q\);

-- Location: FF_X39_Y25_N9
\sumador|b5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[16][7]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(15));

-- Location: LCCOMB_X42_Y25_N14
\sumador|s5[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[15]~feeder_combout\ = \sumador|b5\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(15),
	combout => \sumador|s5[15]~feeder_combout\);

-- Location: FF_X42_Y25_N15
\sumador|s5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[15]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(15));

-- Location: FF_X41_Y25_N7
\sumador|e5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(15),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(15));

-- Location: LCCOMB_X40_Y25_N30
\Decoder0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~35_combout\ = (ads_byte_counter(1) & (ads_byte_counter(0) & \Decoder0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(1),
	datab => ads_byte_counter(0),
	datad => \Decoder0~19_combout\,
	combout => \Decoder0~35_combout\);

-- Location: FF_X40_Y25_N31
\memoria[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|do_buffer_reg\(7),
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[19][7]~q\);

-- Location: LCCOMB_X40_Y25_N24
\sumador|b6[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[15]~feeder_combout\ = \memoria[19][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[19][7]~q\,
	combout => \sumador|b6[15]~feeder_combout\);

-- Location: FF_X40_Y25_N25
\sumador|b6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[15]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(15));

-- Location: FF_X42_Y25_N29
\sumador|s6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b6\(15),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(15));

-- Location: LCCOMB_X42_Y25_N26
\sumador|e6[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e6[15]~feeder_combout\ = \sumador|s6\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s6\(15),
	combout => \sumador|e6[15]~feeder_combout\);

-- Location: FF_X42_Y25_N27
\sumador|e6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e6[15]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(15));

-- Location: LCCOMB_X39_Y25_N16
\memoria[16][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[16][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[16][6]~feeder_combout\);

-- Location: FF_X39_Y25_N17
\memoria[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[16][6]~feeder_combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[16][6]~q\);

-- Location: LCCOMB_X39_Y25_N26
\sumador|b5[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[14]~feeder_combout\ = \memoria[16][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[16][6]~q\,
	combout => \sumador|b5[14]~feeder_combout\);

-- Location: FF_X39_Y25_N27
\sumador|b5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[14]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(14));

-- Location: LCCOMB_X40_Y26_N12
\sumador|s5[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[14]~feeder_combout\ = \sumador|b5\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(14),
	combout => \sumador|s5[14]~feeder_combout\);

-- Location: FF_X40_Y26_N13
\sumador|s5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[14]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(14));

-- Location: LCCOMB_X40_Y26_N30
\sumador|e5[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e5[14]~feeder_combout\ = \sumador|s5\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s5\(14),
	combout => \sumador|e5[14]~feeder_combout\);

-- Location: FF_X40_Y26_N31
\sumador|e5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e5[14]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(14));

-- Location: LCCOMB_X40_Y25_N16
\memoria[19][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[19][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(6),
	combout => \memoria[19][6]~feeder_combout\);

-- Location: FF_X40_Y25_N17
\memoria[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[19][6]~feeder_combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[19][6]~q\);

-- Location: LCCOMB_X40_Y25_N26
\sumador|b6[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[14]~feeder_combout\ = \memoria[19][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[19][6]~q\,
	combout => \sumador|b6[14]~feeder_combout\);

-- Location: FF_X40_Y25_N27
\sumador|b6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[14]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(14));

-- Location: LCCOMB_X42_Y25_N8
\sumador|s6[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[14]~feeder_combout\ = \sumador|b6\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(14),
	combout => \sumador|s6[14]~feeder_combout\);

-- Location: FF_X42_Y25_N9
\sumador|s6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[14]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(14));

-- Location: FF_X41_Y25_N5
\sumador|e6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(14),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(14));

-- Location: LCCOMB_X40_Y25_N10
\memoria[19][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[19][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[19][5]~feeder_combout\);

-- Location: FF_X40_Y25_N11
\memoria[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[19][5]~feeder_combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[19][5]~q\);

-- Location: LCCOMB_X40_Y25_N4
\sumador|b6[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[13]~feeder_combout\ = \memoria[19][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[19][5]~q\,
	combout => \sumador|b6[13]~feeder_combout\);

-- Location: FF_X40_Y25_N5
\sumador|b6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[13]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(13));

-- Location: FF_X42_Y25_N19
\sumador|s6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b6\(13),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(13));

-- Location: FF_X41_Y25_N21
\sumador|e6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(13),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(13));

-- Location: LCCOMB_X39_Y25_N2
\memoria[16][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[16][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[16][5]~feeder_combout\);

-- Location: FF_X39_Y25_N3
\memoria[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[16][5]~feeder_combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[16][5]~q\);

-- Location: LCCOMB_X39_Y25_N20
\sumador|b5[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[13]~feeder_combout\ = \memoria[16][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[16][5]~q\,
	combout => \sumador|b5[13]~feeder_combout\);

-- Location: FF_X39_Y25_N21
\sumador|b5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[13]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(13));

-- Location: FF_X42_Y25_N21
\sumador|s5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b5\(13),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(13));

-- Location: FF_X41_Y25_N3
\sumador|e5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(13),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(13));

-- Location: LCCOMB_X39_Y25_N12
\memoria[16][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[16][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[16][4]~feeder_combout\);

-- Location: FF_X39_Y25_N13
\memoria[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[16][4]~feeder_combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[16][4]~q\);

-- Location: LCCOMB_X39_Y25_N14
\sumador|b5[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[12]~feeder_combout\ = \memoria[16][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[16][4]~q\,
	combout => \sumador|b5[12]~feeder_combout\);

-- Location: FF_X39_Y25_N15
\sumador|b5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[12]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(12));

-- Location: FF_X42_Y25_N23
\sumador|s5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b5\(12),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(12));

-- Location: FF_X42_Y25_N5
\sumador|e5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(12),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(12));

-- Location: LCCOMB_X40_Y25_N28
\memoria[19][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[19][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[19][4]~feeder_combout\);

-- Location: FF_X40_Y25_N29
\memoria[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[19][4]~feeder_combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[19][4]~q\);

-- Location: LCCOMB_X40_Y25_N14
\sumador|b6[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[12]~feeder_combout\ = \memoria[19][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[19][4]~q\,
	combout => \sumador|b6[12]~feeder_combout\);

-- Location: FF_X40_Y25_N15
\sumador|b6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[12]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(12));

-- Location: LCCOMB_X41_Y25_N30
\sumador|s6[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[12]~feeder_combout\ = \sumador|b6\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(12),
	combout => \sumador|s6[12]~feeder_combout\);

-- Location: FF_X41_Y25_N31
\sumador|s6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[12]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(12));

-- Location: FF_X41_Y25_N1
\sumador|e6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(12),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(12));

-- Location: LCCOMB_X39_Y25_N22
\memoria[16][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[16][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(3),
	combout => \memoria[16][3]~feeder_combout\);

-- Location: FF_X39_Y25_N23
\memoria[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[16][3]~feeder_combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[16][3]~q\);

-- Location: LCCOMB_X39_Y25_N24
\sumador|b5[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[11]~feeder_combout\ = \memoria[16][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[16][3]~q\,
	combout => \sumador|b5[11]~feeder_combout\);

-- Location: FF_X39_Y25_N25
\sumador|b5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[11]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(11));

-- Location: LCCOMB_X42_Y25_N24
\sumador|s5[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[11]~feeder_combout\ = \sumador|b5\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(11),
	combout => \sumador|s5[11]~feeder_combout\);

-- Location: FF_X42_Y25_N25
\sumador|s5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[11]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(11));

-- Location: FF_X41_Y26_N31
\sumador|e5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(11),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(11));

-- Location: LCCOMB_X40_Y25_N22
\memoria[19][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[19][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(3),
	combout => \memoria[19][3]~feeder_combout\);

-- Location: FF_X40_Y25_N23
\memoria[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[19][3]~feeder_combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[19][3]~q\);

-- Location: LCCOMB_X40_Y27_N20
\sumador|b6[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[11]~feeder_combout\ = \memoria[19][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memoria[19][3]~q\,
	combout => \sumador|b6[11]~feeder_combout\);

-- Location: FF_X40_Y27_N21
\sumador|b6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[11]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(11));

-- Location: LCCOMB_X40_Y27_N30
\sumador|s6[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[11]~feeder_combout\ = \sumador|b6\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(11),
	combout => \sumador|s6[11]~feeder_combout\);

-- Location: FF_X40_Y27_N31
\sumador|s6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[11]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(11));

-- Location: LCCOMB_X41_Y26_N0
\sumador|e6[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e6[11]~feeder_combout\ = \sumador|s6\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s6\(11),
	combout => \sumador|e6[11]~feeder_combout\);

-- Location: FF_X41_Y26_N1
\sumador|e6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e6[11]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(11));

-- Location: LCCOMB_X39_Y25_N0
\memoria[16][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[16][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(2),
	combout => \memoria[16][2]~feeder_combout\);

-- Location: FF_X39_Y25_N1
\memoria[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[16][2]~feeder_combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[16][2]~q\);

-- Location: LCCOMB_X40_Y27_N6
\sumador|b5[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[10]~feeder_combout\ = \memoria[16][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memoria[16][2]~q\,
	combout => \sumador|b5[10]~feeder_combout\);

-- Location: FF_X40_Y27_N7
\sumador|b5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[10]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(10));

-- Location: LCCOMB_X40_Y27_N8
\sumador|s5[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[10]~feeder_combout\ = \sumador|b5\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(10),
	combout => \sumador|s5[10]~feeder_combout\);

-- Location: FF_X40_Y27_N9
\sumador|s5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[10]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(10));

-- Location: LCCOMB_X41_Y26_N6
\sumador|e5[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e5[10]~feeder_combout\ = \sumador|s5\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s5\(10),
	combout => \sumador|e5[10]~feeder_combout\);

-- Location: FF_X41_Y26_N7
\sumador|e5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e5[10]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(10));

-- Location: LCCOMB_X40_Y25_N0
\memoria[19][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[19][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(2),
	combout => \memoria[19][2]~feeder_combout\);

-- Location: FF_X40_Y25_N1
\memoria[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[19][2]~feeder_combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[19][2]~q\);

-- Location: LCCOMB_X40_Y25_N8
\sumador|b6[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[10]~feeder_combout\ = \memoria[19][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[19][2]~q\,
	combout => \sumador|b6[10]~feeder_combout\);

-- Location: FF_X40_Y25_N9
\sumador|b6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[10]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(10));

-- Location: FF_X42_Y25_N3
\sumador|s6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b6\(10),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(10));

-- Location: FF_X41_Y26_N29
\sumador|e6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(10),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(10));

-- Location: LCCOMB_X39_Y25_N10
\memoria[16][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[16][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(1),
	combout => \memoria[16][1]~feeder_combout\);

-- Location: FF_X39_Y25_N11
\memoria[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[16][1]~feeder_combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[16][1]~q\);

-- Location: LCCOMB_X39_Y25_N18
\sumador|b5[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[9]~feeder_combout\ = \memoria[16][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[16][1]~q\,
	combout => \sumador|b5[9]~feeder_combout\);

-- Location: FF_X39_Y25_N19
\sumador|b5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[9]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(9));

-- Location: LCCOMB_X42_Y25_N12
\sumador|s5[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[9]~feeder_combout\ = \sumador|b5\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(9),
	combout => \sumador|s5[9]~feeder_combout\);

-- Location: FF_X42_Y25_N13
\sumador|s5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[9]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(9));

-- Location: FF_X41_Y26_N27
\sumador|e5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(9),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(9));

-- Location: LCCOMB_X40_Y25_N2
\memoria[19][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[19][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[19][1]~feeder_combout\);

-- Location: FF_X40_Y25_N3
\memoria[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[19][1]~feeder_combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[19][1]~q\);

-- Location: LCCOMB_X40_Y25_N18
\sumador|b6[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[9]~feeder_combout\ = \memoria[19][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[19][1]~q\,
	combout => \sumador|b6[9]~feeder_combout\);

-- Location: FF_X40_Y25_N19
\sumador|b6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[9]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(9));

-- Location: LCCOMB_X40_Y26_N22
\sumador|s6[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[9]~feeder_combout\ = \sumador|b6\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(9),
	combout => \sumador|s6[9]~feeder_combout\);

-- Location: FF_X40_Y26_N23
\sumador|s6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[9]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(9));

-- Location: FF_X40_Y26_N25
\sumador|e6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(9),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(9));

-- Location: LCCOMB_X39_Y25_N4
\memoria[16][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[16][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(0),
	combout => \memoria[16][0]~feeder_combout\);

-- Location: FF_X39_Y25_N5
\memoria[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[16][0]~feeder_combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[16][0]~q\);

-- Location: FF_X39_Y25_N29
\sumador|b5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[16][0]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(8));

-- Location: LCCOMB_X36_Y29_N24
\sumador|s5[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[8]~feeder_combout\ = \sumador|b5\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(8),
	combout => \sumador|s5[8]~feeder_combout\);

-- Location: FF_X36_Y29_N25
\sumador|s5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[8]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(8));

-- Location: LCCOMB_X36_Y29_N8
\sumador|e5[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e5[8]~feeder_combout\ = \sumador|s5\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s5\(8),
	combout => \sumador|e5[8]~feeder_combout\);

-- Location: FF_X36_Y29_N9
\sumador|e5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e5[8]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(8));

-- Location: LCCOMB_X40_Y25_N12
\memoria[19][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[19][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(0),
	combout => \memoria[19][0]~feeder_combout\);

-- Location: FF_X40_Y25_N13
\memoria[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[19][0]~feeder_combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[19][0]~q\);

-- Location: LCCOMB_X40_Y25_N20
\sumador|b6[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[8]~feeder_combout\ = \memoria[19][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[19][0]~q\,
	combout => \sumador|b6[8]~feeder_combout\);

-- Location: FF_X40_Y25_N21
\sumador|b6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[8]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(8));

-- Location: LCCOMB_X42_Y25_N6
\sumador|s6[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[8]~feeder_combout\ = \sumador|b6\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(8),
	combout => \sumador|s6[8]~feeder_combout\);

-- Location: FF_X42_Y25_N7
\sumador|s6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[8]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(8));

-- Location: FF_X41_Y26_N25
\sumador|e6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(8),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(8));

-- Location: LCCOMB_X41_Y29_N14
\memoria[17][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[17][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(7),
	combout => \memoria[17][7]~feeder_combout\);

-- Location: LCCOMB_X41_Y29_N30
\Decoder0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~24_combout\ = (ads_byte_counter(0) & (!ads_byte_counter(1) & \Decoder0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(0),
	datab => ads_byte_counter(1),
	datac => \Decoder0~19_combout\,
	combout => \Decoder0~24_combout\);

-- Location: FF_X41_Y29_N15
\memoria[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[17][7]~feeder_combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[17][7]~q\);

-- Location: FF_X41_Y29_N9
\sumador|b5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[17][7]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(7));

-- Location: LCCOMB_X46_Y27_N4
\sumador|s5[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[7]~feeder_combout\ = \sumador|b5\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(7),
	combout => \sumador|s5[7]~feeder_combout\);

-- Location: FF_X46_Y27_N5
\sumador|s5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[7]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(7));

-- Location: FF_X41_Y26_N23
\sumador|e5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(7),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(7));

-- Location: LCCOMB_X39_Y29_N24
\memoria[20][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[20][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(7),
	combout => \memoria[20][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y31_N28
\Decoder0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~23_combout\ = (!ads_byte_counter(0) & (!ads_byte_counter(1) & \Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(1),
	datad => \Decoder0~14_combout\,
	combout => \Decoder0~23_combout\);

-- Location: FF_X39_Y29_N25
\memoria[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[20][7]~feeder_combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[20][7]~q\);

-- Location: LCCOMB_X39_Y29_N0
\sumador|b6[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[7]~feeder_combout\ = \memoria[20][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[20][7]~q\,
	combout => \sumador|b6[7]~feeder_combout\);

-- Location: FF_X39_Y29_N1
\sumador|b6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[7]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(7));

-- Location: LCCOMB_X37_Y30_N0
\sumador|s6[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[7]~feeder_combout\ = \sumador|b6\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b6\(7),
	combout => \sumador|s6[7]~feeder_combout\);

-- Location: FF_X37_Y30_N1
\sumador|s6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[7]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(7));

-- Location: LCCOMB_X37_Y30_N24
\sumador|e6[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e6[7]~feeder_combout\ = \sumador|s6\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s6\(7),
	combout => \sumador|e6[7]~feeder_combout\);

-- Location: FF_X37_Y30_N25
\sumador|e6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e6[7]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(7));

-- Location: LCCOMB_X41_Y29_N0
\memoria[17][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[17][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[17][6]~feeder_combout\);

-- Location: FF_X41_Y29_N1
\memoria[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[17][6]~feeder_combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[17][6]~q\);

-- Location: LCCOMB_X41_Y29_N2
\sumador|b5[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[6]~feeder_combout\ = \memoria[17][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[17][6]~q\,
	combout => \sumador|b5[6]~feeder_combout\);

-- Location: FF_X41_Y29_N3
\sumador|b5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[6]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(6));

-- Location: LCCOMB_X37_Y30_N2
\sumador|s5[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[6]~feeder_combout\ = \sumador|b5\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(6),
	combout => \sumador|s5[6]~feeder_combout\);

-- Location: FF_X37_Y30_N3
\sumador|s5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[6]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(6));

-- Location: LCCOMB_X37_Y30_N26
\sumador|e5[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e5[6]~feeder_combout\ = \sumador|s5\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s5\(6),
	combout => \sumador|e5[6]~feeder_combout\);

-- Location: FF_X37_Y30_N27
\sumador|e5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e5[6]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(6));

-- Location: LCCOMB_X39_Y29_N26
\memoria[20][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[20][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[20][6]~feeder_combout\);

-- Location: FF_X39_Y29_N27
\memoria[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[20][6]~feeder_combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[20][6]~q\);

-- Location: FF_X39_Y29_N19
\sumador|b6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[20][6]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(6));

-- Location: FF_X36_Y29_N27
\sumador|s6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b6\(6),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(6));

-- Location: FF_X41_Y26_N21
\sumador|e6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(6),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(6));

-- Location: LCCOMB_X39_Y29_N28
\memoria[20][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[20][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(5),
	combout => \memoria[20][5]~feeder_combout\);

-- Location: FF_X39_Y29_N29
\memoria[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[20][5]~feeder_combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[20][5]~q\);

-- Location: LCCOMB_X39_Y29_N12
\sumador|b6[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[5]~feeder_combout\ = \memoria[20][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[20][5]~q\,
	combout => \sumador|b6[5]~feeder_combout\);

-- Location: FF_X39_Y29_N13
\sumador|b6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[5]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(5));

-- Location: LCCOMB_X36_Y29_N4
\sumador|s6[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[5]~feeder_combout\ = \sumador|b6\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(5),
	combout => \sumador|s6[5]~feeder_combout\);

-- Location: FF_X36_Y29_N5
\sumador|s6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[5]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(5));

-- Location: FF_X36_Y29_N11
\sumador|e6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(5),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(5));

-- Location: LCCOMB_X41_Y29_N10
\memoria[17][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[17][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[17][5]~feeder_combout\);

-- Location: FF_X41_Y29_N11
\memoria[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[17][5]~feeder_combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[17][5]~q\);

-- Location: LCCOMB_X41_Y29_N4
\sumador|b5[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[5]~feeder_combout\ = \memoria[17][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[17][5]~q\,
	combout => \sumador|b5[5]~feeder_combout\);

-- Location: FF_X41_Y29_N5
\sumador|b5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[5]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(5));

-- Location: LCCOMB_X36_Y29_N22
\sumador|s5[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[5]~feeder_combout\ = \sumador|b5\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(5),
	combout => \sumador|s5[5]~feeder_combout\);

-- Location: FF_X36_Y29_N23
\sumador|s5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[5]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(5));

-- Location: FF_X41_Y26_N19
\sumador|e5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(5),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(5));

-- Location: LCCOMB_X41_Y29_N28
\memoria[17][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[17][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[17][4]~feeder_combout\);

-- Location: FF_X41_Y29_N29
\memoria[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[17][4]~feeder_combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[17][4]~q\);

-- Location: LCCOMB_X41_Y29_N22
\sumador|b5[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[4]~feeder_combout\ = \memoria[17][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[17][4]~q\,
	combout => \sumador|b5[4]~feeder_combout\);

-- Location: FF_X41_Y29_N23
\sumador|b5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[4]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(4));

-- Location: LCCOMB_X37_Y30_N12
\sumador|s5[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[4]~feeder_combout\ = \sumador|b5\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(4),
	combout => \sumador|s5[4]~feeder_combout\);

-- Location: FF_X37_Y30_N13
\sumador|s5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[4]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(4));

-- Location: LCCOMB_X37_Y30_N4
\sumador|e5[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e5[4]~feeder_combout\ = \sumador|s5\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s5\(4),
	combout => \sumador|e5[4]~feeder_combout\);

-- Location: FF_X37_Y30_N5
\sumador|e5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e5[4]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(4));

-- Location: LCCOMB_X39_Y29_N14
\memoria[20][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[20][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[20][4]~feeder_combout\);

-- Location: FF_X39_Y29_N15
\memoria[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[20][4]~feeder_combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[20][4]~q\);

-- Location: FF_X39_Y29_N7
\sumador|b6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[20][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(4));

-- Location: LCCOMB_X41_Y26_N4
\sumador|s6[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[4]~feeder_combout\ = \sumador|b6\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b6\(4),
	combout => \sumador|s6[4]~feeder_combout\);

-- Location: FF_X41_Y26_N5
\sumador|s6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[4]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(4));

-- Location: FF_X41_Y26_N17
\sumador|e6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(4),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(4));

-- Location: LCCOMB_X39_Y29_N16
\memoria[20][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[20][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(3),
	combout => \memoria[20][3]~feeder_combout\);

-- Location: FF_X39_Y29_N17
\memoria[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[20][3]~feeder_combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[20][3]~q\);

-- Location: LCCOMB_X39_Y29_N8
\sumador|b6[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[3]~feeder_combout\ = \memoria[20][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[20][3]~q\,
	combout => \sumador|b6[3]~feeder_combout\);

-- Location: FF_X39_Y29_N9
\sumador|b6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[3]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(3));

-- Location: LCCOMB_X40_Y26_N8
\sumador|s6[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[3]~feeder_combout\ = \sumador|b6\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b6\(3),
	combout => \sumador|s6[3]~feeder_combout\);

-- Location: FF_X40_Y26_N9
\sumador|s6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[3]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(3));

-- Location: FF_X40_Y26_N11
\sumador|e6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(3),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(3));

-- Location: LCCOMB_X41_Y29_N6
\memoria[17][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[17][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(3),
	combout => \memoria[17][3]~feeder_combout\);

-- Location: FF_X41_Y29_N7
\memoria[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[17][3]~feeder_combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[17][3]~q\);

-- Location: LCCOMB_X41_Y29_N16
\sumador|b5[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[3]~feeder_combout\ = \memoria[17][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[17][3]~q\,
	combout => \sumador|b5[3]~feeder_combout\);

-- Location: FF_X41_Y29_N17
\sumador|b5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[3]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(3));

-- Location: LCCOMB_X41_Y26_N2
\sumador|s5[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[3]~feeder_combout\ = \sumador|b5\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(3),
	combout => \sumador|s5[3]~feeder_combout\);

-- Location: FF_X41_Y26_N3
\sumador|s5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[3]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(3));

-- Location: FF_X41_Y26_N15
\sumador|e5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(3),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(3));

-- Location: LCCOMB_X39_Y29_N10
\memoria[20][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[20][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(2),
	combout => \memoria[20][2]~feeder_combout\);

-- Location: FF_X39_Y29_N11
\memoria[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[20][2]~feeder_combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[20][2]~q\);

-- Location: LCCOMB_X39_Y29_N2
\sumador|b6[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[2]~feeder_combout\ = \memoria[20][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[20][2]~q\,
	combout => \sumador|b6[2]~feeder_combout\);

-- Location: FF_X39_Y29_N3
\sumador|b6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[2]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(2));

-- Location: LCCOMB_X40_Y26_N26
\sumador|s6[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[2]~feeder_combout\ = \sumador|b6\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(2),
	combout => \sumador|s6[2]~feeder_combout\);

-- Location: FF_X40_Y26_N27
\sumador|s6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[2]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(2));

-- Location: FF_X41_Y26_N13
\sumador|e6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(2),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(2));

-- Location: LCCOMB_X41_Y29_N24
\memoria[17][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[17][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(2),
	combout => \memoria[17][2]~feeder_combout\);

-- Location: FF_X41_Y29_N25
\memoria[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[17][2]~feeder_combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[17][2]~q\);

-- Location: LCCOMB_X41_Y29_N26
\sumador|b5[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[2]~feeder_combout\ = \memoria[17][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[17][2]~q\,
	combout => \sumador|b5[2]~feeder_combout\);

-- Location: FF_X41_Y29_N27
\sumador|b5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[2]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(2));

-- Location: LCCOMB_X37_Y30_N22
\sumador|s5[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[2]~feeder_combout\ = \sumador|b5\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b5\(2),
	combout => \sumador|s5[2]~feeder_combout\);

-- Location: FF_X37_Y30_N23
\sumador|s5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[2]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(2));

-- Location: FF_X37_Y30_N15
\sumador|e5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(2),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(2));

-- Location: LCCOMB_X41_Y29_N18
\memoria[17][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[17][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[17][1]~feeder_combout\);

-- Location: FF_X41_Y29_N19
\memoria[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[17][1]~feeder_combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[17][1]~q\);

-- Location: LCCOMB_X40_Y27_N16
\sumador|b5[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[1]~feeder_combout\ = \memoria[17][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[17][1]~q\,
	combout => \sumador|b5[1]~feeder_combout\);

-- Location: FF_X40_Y27_N17
\sumador|b5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[1]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(1));

-- Location: LCCOMB_X40_Y27_N18
\sumador|s5[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[1]~feeder_combout\ = \sumador|b5\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(1),
	combout => \sumador|s5[1]~feeder_combout\);

-- Location: FF_X40_Y27_N19
\sumador|s5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[1]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(1));

-- Location: FF_X41_Y26_N11
\sumador|e5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(1),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(1));

-- Location: LCCOMB_X39_Y29_N20
\memoria[20][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[20][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[20][1]~feeder_combout\);

-- Location: FF_X39_Y29_N21
\memoria[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[20][1]~feeder_combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[20][1]~q\);

-- Location: LCCOMB_X39_Y29_N4
\sumador|b6[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[1]~feeder_combout\ = \memoria[20][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[20][1]~q\,
	combout => \sumador|b6[1]~feeder_combout\);

-- Location: FF_X39_Y29_N5
\sumador|b6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[1]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(1));

-- Location: FF_X36_Y29_N1
\sumador|s6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b6\(1),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(1));

-- Location: LCCOMB_X36_Y29_N28
\sumador|e6[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e6[1]~feeder_combout\ = \sumador|s6\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s6\(1),
	combout => \sumador|e6[1]~feeder_combout\);

-- Location: FF_X36_Y29_N29
\sumador|e6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e6[1]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(1));

-- Location: LCCOMB_X41_Y29_N20
\memoria[17][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[17][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(0),
	combout => \memoria[17][0]~feeder_combout\);

-- Location: FF_X41_Y29_N21
\memoria[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[17][0]~feeder_combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[17][0]~q\);

-- Location: LCCOMB_X41_Y29_N12
\sumador|b5[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[0]~feeder_combout\ = \memoria[17][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[17][0]~q\,
	combout => \sumador|b5[0]~feeder_combout\);

-- Location: FF_X41_Y29_N13
\sumador|b5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[0]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(0));

-- Location: LCCOMB_X36_Y29_N2
\sumador|s5[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[0]~feeder_combout\ = \sumador|b5\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(0),
	combout => \sumador|s5[0]~feeder_combout\);

-- Location: FF_X36_Y29_N3
\sumador|s5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[0]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(0));

-- Location: LCCOMB_X36_Y29_N6
\sumador|e5[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e5[0]~feeder_combout\ = \sumador|s5\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s5\(0),
	combout => \sumador|e5[0]~feeder_combout\);

-- Location: FF_X36_Y29_N7
\sumador|e5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e5[0]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(0));

-- Location: LCCOMB_X39_Y29_N22
\memoria[20][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[20][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(0),
	combout => \memoria[20][0]~feeder_combout\);

-- Location: FF_X39_Y29_N23
\memoria[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[20][0]~feeder_combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[20][0]~q\);

-- Location: FF_X39_Y29_N31
\sumador|b6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[20][0]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(0));

-- Location: LCCOMB_X40_Y26_N4
\sumador|s6[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[0]~feeder_combout\ = \sumador|b6\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(0),
	combout => \sumador|s6[0]~feeder_combout\);

-- Location: FF_X40_Y26_N5
\sumador|s6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[0]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(0));

-- Location: FF_X41_Y26_N9
\sumador|e6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(0),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(0));

-- Location: LCCOMB_X41_Y26_N8
\sumador|Add3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~0_combout\ = (\sumador|e5\(0) & (\sumador|e6\(0) $ (VCC))) # (!\sumador|e5\(0) & (\sumador|e6\(0) & VCC))
-- \sumador|Add3~1\ = CARRY((\sumador|e5\(0) & \sumador|e6\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(0),
	datab => \sumador|e6\(0),
	datad => VCC,
	combout => \sumador|Add3~0_combout\,
	cout => \sumador|Add3~1\);

-- Location: LCCOMB_X41_Y26_N10
\sumador|Add3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~2_combout\ = (\sumador|e5\(1) & ((\sumador|e6\(1) & (\sumador|Add3~1\ & VCC)) # (!\sumador|e6\(1) & (!\sumador|Add3~1\)))) # (!\sumador|e5\(1) & ((\sumador|e6\(1) & (!\sumador|Add3~1\)) # (!\sumador|e6\(1) & ((\sumador|Add3~1\) # (GND)))))
-- \sumador|Add3~3\ = CARRY((\sumador|e5\(1) & (!\sumador|e6\(1) & !\sumador|Add3~1\)) # (!\sumador|e5\(1) & ((!\sumador|Add3~1\) # (!\sumador|e6\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(1),
	datab => \sumador|e6\(1),
	datad => VCC,
	cin => \sumador|Add3~1\,
	combout => \sumador|Add3~2_combout\,
	cout => \sumador|Add3~3\);

-- Location: LCCOMB_X41_Y26_N12
\sumador|Add3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~4_combout\ = ((\sumador|e6\(2) $ (\sumador|e5\(2) $ (!\sumador|Add3~3\)))) # (GND)
-- \sumador|Add3~5\ = CARRY((\sumador|e6\(2) & ((\sumador|e5\(2)) # (!\sumador|Add3~3\))) # (!\sumador|e6\(2) & (\sumador|e5\(2) & !\sumador|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e6\(2),
	datab => \sumador|e5\(2),
	datad => VCC,
	cin => \sumador|Add3~3\,
	combout => \sumador|Add3~4_combout\,
	cout => \sumador|Add3~5\);

-- Location: LCCOMB_X41_Y26_N14
\sumador|Add3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~6_combout\ = (\sumador|e6\(3) & ((\sumador|e5\(3) & (\sumador|Add3~5\ & VCC)) # (!\sumador|e5\(3) & (!\sumador|Add3~5\)))) # (!\sumador|e6\(3) & ((\sumador|e5\(3) & (!\sumador|Add3~5\)) # (!\sumador|e5\(3) & ((\sumador|Add3~5\) # (GND)))))
-- \sumador|Add3~7\ = CARRY((\sumador|e6\(3) & (!\sumador|e5\(3) & !\sumador|Add3~5\)) # (!\sumador|e6\(3) & ((!\sumador|Add3~5\) # (!\sumador|e5\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e6\(3),
	datab => \sumador|e5\(3),
	datad => VCC,
	cin => \sumador|Add3~5\,
	combout => \sumador|Add3~6_combout\,
	cout => \sumador|Add3~7\);

-- Location: LCCOMB_X41_Y26_N16
\sumador|Add3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~8_combout\ = ((\sumador|e5\(4) $ (\sumador|e6\(4) $ (!\sumador|Add3~7\)))) # (GND)
-- \sumador|Add3~9\ = CARRY((\sumador|e5\(4) & ((\sumador|e6\(4)) # (!\sumador|Add3~7\))) # (!\sumador|e5\(4) & (\sumador|e6\(4) & !\sumador|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(4),
	datab => \sumador|e6\(4),
	datad => VCC,
	cin => \sumador|Add3~7\,
	combout => \sumador|Add3~8_combout\,
	cout => \sumador|Add3~9\);

-- Location: LCCOMB_X41_Y26_N18
\sumador|Add3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~10_combout\ = (\sumador|e6\(5) & ((\sumador|e5\(5) & (\sumador|Add3~9\ & VCC)) # (!\sumador|e5\(5) & (!\sumador|Add3~9\)))) # (!\sumador|e6\(5) & ((\sumador|e5\(5) & (!\sumador|Add3~9\)) # (!\sumador|e5\(5) & ((\sumador|Add3~9\) # (GND)))))
-- \sumador|Add3~11\ = CARRY((\sumador|e6\(5) & (!\sumador|e5\(5) & !\sumador|Add3~9\)) # (!\sumador|e6\(5) & ((!\sumador|Add3~9\) # (!\sumador|e5\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e6\(5),
	datab => \sumador|e5\(5),
	datad => VCC,
	cin => \sumador|Add3~9\,
	combout => \sumador|Add3~10_combout\,
	cout => \sumador|Add3~11\);

-- Location: LCCOMB_X41_Y26_N20
\sumador|Add3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~12_combout\ = ((\sumador|e5\(6) $ (\sumador|e6\(6) $ (!\sumador|Add3~11\)))) # (GND)
-- \sumador|Add3~13\ = CARRY((\sumador|e5\(6) & ((\sumador|e6\(6)) # (!\sumador|Add3~11\))) # (!\sumador|e5\(6) & (\sumador|e6\(6) & !\sumador|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(6),
	datab => \sumador|e6\(6),
	datad => VCC,
	cin => \sumador|Add3~11\,
	combout => \sumador|Add3~12_combout\,
	cout => \sumador|Add3~13\);

-- Location: LCCOMB_X41_Y26_N22
\sumador|Add3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~14_combout\ = (\sumador|e5\(7) & ((\sumador|e6\(7) & (\sumador|Add3~13\ & VCC)) # (!\sumador|e6\(7) & (!\sumador|Add3~13\)))) # (!\sumador|e5\(7) & ((\sumador|e6\(7) & (!\sumador|Add3~13\)) # (!\sumador|e6\(7) & ((\sumador|Add3~13\) # 
-- (GND)))))
-- \sumador|Add3~15\ = CARRY((\sumador|e5\(7) & (!\sumador|e6\(7) & !\sumador|Add3~13\)) # (!\sumador|e5\(7) & ((!\sumador|Add3~13\) # (!\sumador|e6\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(7),
	datab => \sumador|e6\(7),
	datad => VCC,
	cin => \sumador|Add3~13\,
	combout => \sumador|Add3~14_combout\,
	cout => \sumador|Add3~15\);

-- Location: LCCOMB_X41_Y26_N24
\sumador|Add3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~16_combout\ = ((\sumador|e5\(8) $ (\sumador|e6\(8) $ (!\sumador|Add3~15\)))) # (GND)
-- \sumador|Add3~17\ = CARRY((\sumador|e5\(8) & ((\sumador|e6\(8)) # (!\sumador|Add3~15\))) # (!\sumador|e5\(8) & (\sumador|e6\(8) & !\sumador|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(8),
	datab => \sumador|e6\(8),
	datad => VCC,
	cin => \sumador|Add3~15\,
	combout => \sumador|Add3~16_combout\,
	cout => \sumador|Add3~17\);

-- Location: LCCOMB_X41_Y26_N26
\sumador|Add3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~18_combout\ = (\sumador|e5\(9) & ((\sumador|e6\(9) & (\sumador|Add3~17\ & VCC)) # (!\sumador|e6\(9) & (!\sumador|Add3~17\)))) # (!\sumador|e5\(9) & ((\sumador|e6\(9) & (!\sumador|Add3~17\)) # (!\sumador|e6\(9) & ((\sumador|Add3~17\) # 
-- (GND)))))
-- \sumador|Add3~19\ = CARRY((\sumador|e5\(9) & (!\sumador|e6\(9) & !\sumador|Add3~17\)) # (!\sumador|e5\(9) & ((!\sumador|Add3~17\) # (!\sumador|e6\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(9),
	datab => \sumador|e6\(9),
	datad => VCC,
	cin => \sumador|Add3~17\,
	combout => \sumador|Add3~18_combout\,
	cout => \sumador|Add3~19\);

-- Location: LCCOMB_X41_Y26_N28
\sumador|Add3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~20_combout\ = ((\sumador|e5\(10) $ (\sumador|e6\(10) $ (!\sumador|Add3~19\)))) # (GND)
-- \sumador|Add3~21\ = CARRY((\sumador|e5\(10) & ((\sumador|e6\(10)) # (!\sumador|Add3~19\))) # (!\sumador|e5\(10) & (\sumador|e6\(10) & !\sumador|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(10),
	datab => \sumador|e6\(10),
	datad => VCC,
	cin => \sumador|Add3~19\,
	combout => \sumador|Add3~20_combout\,
	cout => \sumador|Add3~21\);

-- Location: LCCOMB_X41_Y26_N30
\sumador|Add3~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~22_combout\ = (\sumador|e5\(11) & ((\sumador|e6\(11) & (\sumador|Add3~21\ & VCC)) # (!\sumador|e6\(11) & (!\sumador|Add3~21\)))) # (!\sumador|e5\(11) & ((\sumador|e6\(11) & (!\sumador|Add3~21\)) # (!\sumador|e6\(11) & ((\sumador|Add3~21\) # 
-- (GND)))))
-- \sumador|Add3~23\ = CARRY((\sumador|e5\(11) & (!\sumador|e6\(11) & !\sumador|Add3~21\)) # (!\sumador|e5\(11) & ((!\sumador|Add3~21\) # (!\sumador|e6\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(11),
	datab => \sumador|e6\(11),
	datad => VCC,
	cin => \sumador|Add3~21\,
	combout => \sumador|Add3~22_combout\,
	cout => \sumador|Add3~23\);

-- Location: LCCOMB_X41_Y25_N0
\sumador|Add3~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~24_combout\ = ((\sumador|e5\(12) $ (\sumador|e6\(12) $ (!\sumador|Add3~23\)))) # (GND)
-- \sumador|Add3~25\ = CARRY((\sumador|e5\(12) & ((\sumador|e6\(12)) # (!\sumador|Add3~23\))) # (!\sumador|e5\(12) & (\sumador|e6\(12) & !\sumador|Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(12),
	datab => \sumador|e6\(12),
	datad => VCC,
	cin => \sumador|Add3~23\,
	combout => \sumador|Add3~24_combout\,
	cout => \sumador|Add3~25\);

-- Location: LCCOMB_X41_Y25_N2
\sumador|Add3~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~26_combout\ = (\sumador|e6\(13) & ((\sumador|e5\(13) & (\sumador|Add3~25\ & VCC)) # (!\sumador|e5\(13) & (!\sumador|Add3~25\)))) # (!\sumador|e6\(13) & ((\sumador|e5\(13) & (!\sumador|Add3~25\)) # (!\sumador|e5\(13) & ((\sumador|Add3~25\) # 
-- (GND)))))
-- \sumador|Add3~27\ = CARRY((\sumador|e6\(13) & (!\sumador|e5\(13) & !\sumador|Add3~25\)) # (!\sumador|e6\(13) & ((!\sumador|Add3~25\) # (!\sumador|e5\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e6\(13),
	datab => \sumador|e5\(13),
	datad => VCC,
	cin => \sumador|Add3~25\,
	combout => \sumador|Add3~26_combout\,
	cout => \sumador|Add3~27\);

-- Location: LCCOMB_X41_Y25_N4
\sumador|Add3~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~28_combout\ = ((\sumador|e5\(14) $ (\sumador|e6\(14) $ (!\sumador|Add3~27\)))) # (GND)
-- \sumador|Add3~29\ = CARRY((\sumador|e5\(14) & ((\sumador|e6\(14)) # (!\sumador|Add3~27\))) # (!\sumador|e5\(14) & (\sumador|e6\(14) & !\sumador|Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(14),
	datab => \sumador|e6\(14),
	datad => VCC,
	cin => \sumador|Add3~27\,
	combout => \sumador|Add3~28_combout\,
	cout => \sumador|Add3~29\);

-- Location: LCCOMB_X41_Y25_N6
\sumador|Add3~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~30_combout\ = (\sumador|e5\(15) & ((\sumador|e6\(15) & (\sumador|Add3~29\ & VCC)) # (!\sumador|e6\(15) & (!\sumador|Add3~29\)))) # (!\sumador|e5\(15) & ((\sumador|e6\(15) & (!\sumador|Add3~29\)) # (!\sumador|e6\(15) & ((\sumador|Add3~29\) # 
-- (GND)))))
-- \sumador|Add3~31\ = CARRY((\sumador|e5\(15) & (!\sumador|e6\(15) & !\sumador|Add3~29\)) # (!\sumador|e5\(15) & ((!\sumador|Add3~29\) # (!\sumador|e6\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(15),
	datab => \sumador|e6\(15),
	datad => VCC,
	cin => \sumador|Add3~29\,
	combout => \sumador|Add3~30_combout\,
	cout => \sumador|Add3~31\);

-- Location: LCCOMB_X44_Y26_N6
\sumador|ps2[0]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[0]~26_combout\ = (\sumador|Add4~0_combout\ & (\sumador|Add3~0_combout\ $ (VCC))) # (!\sumador|Add4~0_combout\ & (\sumador|Add3~0_combout\ & VCC))
-- \sumador|ps2[0]~27\ = CARRY((\sumador|Add4~0_combout\ & \sumador|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add4~0_combout\,
	datab => \sumador|Add3~0_combout\,
	datad => VCC,
	combout => \sumador|ps2[0]~26_combout\,
	cout => \sumador|ps2[0]~27\);

-- Location: LCCOMB_X44_Y26_N8
\sumador|ps2[1]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[1]~28_combout\ = (\sumador|Add3~2_combout\ & ((\sumador|Add4~2_combout\ & (\sumador|ps2[0]~27\ & VCC)) # (!\sumador|Add4~2_combout\ & (!\sumador|ps2[0]~27\)))) # (!\sumador|Add3~2_combout\ & ((\sumador|Add4~2_combout\ & 
-- (!\sumador|ps2[0]~27\)) # (!\sumador|Add4~2_combout\ & ((\sumador|ps2[0]~27\) # (GND)))))
-- \sumador|ps2[1]~29\ = CARRY((\sumador|Add3~2_combout\ & (!\sumador|Add4~2_combout\ & !\sumador|ps2[0]~27\)) # (!\sumador|Add3~2_combout\ & ((!\sumador|ps2[0]~27\) # (!\sumador|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~2_combout\,
	datab => \sumador|Add4~2_combout\,
	datad => VCC,
	cin => \sumador|ps2[0]~27\,
	combout => \sumador|ps2[1]~28_combout\,
	cout => \sumador|ps2[1]~29\);

-- Location: LCCOMB_X44_Y26_N10
\sumador|ps2[2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[2]~30_combout\ = ((\sumador|Add3~4_combout\ $ (\sumador|Add4~4_combout\ $ (!\sumador|ps2[1]~29\)))) # (GND)
-- \sumador|ps2[2]~31\ = CARRY((\sumador|Add3~4_combout\ & ((\sumador|Add4~4_combout\) # (!\sumador|ps2[1]~29\))) # (!\sumador|Add3~4_combout\ & (\sumador|Add4~4_combout\ & !\sumador|ps2[1]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~4_combout\,
	datab => \sumador|Add4~4_combout\,
	datad => VCC,
	cin => \sumador|ps2[1]~29\,
	combout => \sumador|ps2[2]~30_combout\,
	cout => \sumador|ps2[2]~31\);

-- Location: LCCOMB_X44_Y26_N12
\sumador|ps2[3]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[3]~32_combout\ = (\sumador|Add3~6_combout\ & ((\sumador|Add4~6_combout\ & (\sumador|ps2[2]~31\ & VCC)) # (!\sumador|Add4~6_combout\ & (!\sumador|ps2[2]~31\)))) # (!\sumador|Add3~6_combout\ & ((\sumador|Add4~6_combout\ & 
-- (!\sumador|ps2[2]~31\)) # (!\sumador|Add4~6_combout\ & ((\sumador|ps2[2]~31\) # (GND)))))
-- \sumador|ps2[3]~33\ = CARRY((\sumador|Add3~6_combout\ & (!\sumador|Add4~6_combout\ & !\sumador|ps2[2]~31\)) # (!\sumador|Add3~6_combout\ & ((!\sumador|ps2[2]~31\) # (!\sumador|Add4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~6_combout\,
	datab => \sumador|Add4~6_combout\,
	datad => VCC,
	cin => \sumador|ps2[2]~31\,
	combout => \sumador|ps2[3]~32_combout\,
	cout => \sumador|ps2[3]~33\);

-- Location: LCCOMB_X44_Y26_N14
\sumador|ps2[4]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[4]~34_combout\ = ((\sumador|Add3~8_combout\ $ (\sumador|Add4~8_combout\ $ (!\sumador|ps2[3]~33\)))) # (GND)
-- \sumador|ps2[4]~35\ = CARRY((\sumador|Add3~8_combout\ & ((\sumador|Add4~8_combout\) # (!\sumador|ps2[3]~33\))) # (!\sumador|Add3~8_combout\ & (\sumador|Add4~8_combout\ & !\sumador|ps2[3]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~8_combout\,
	datab => \sumador|Add4~8_combout\,
	datad => VCC,
	cin => \sumador|ps2[3]~33\,
	combout => \sumador|ps2[4]~34_combout\,
	cout => \sumador|ps2[4]~35\);

-- Location: LCCOMB_X44_Y26_N16
\sumador|ps2[5]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[5]~36_combout\ = (\sumador|Add3~10_combout\ & ((\sumador|Add4~10_combout\ & (\sumador|ps2[4]~35\ & VCC)) # (!\sumador|Add4~10_combout\ & (!\sumador|ps2[4]~35\)))) # (!\sumador|Add3~10_combout\ & ((\sumador|Add4~10_combout\ & 
-- (!\sumador|ps2[4]~35\)) # (!\sumador|Add4~10_combout\ & ((\sumador|ps2[4]~35\) # (GND)))))
-- \sumador|ps2[5]~37\ = CARRY((\sumador|Add3~10_combout\ & (!\sumador|Add4~10_combout\ & !\sumador|ps2[4]~35\)) # (!\sumador|Add3~10_combout\ & ((!\sumador|ps2[4]~35\) # (!\sumador|Add4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~10_combout\,
	datab => \sumador|Add4~10_combout\,
	datad => VCC,
	cin => \sumador|ps2[4]~35\,
	combout => \sumador|ps2[5]~36_combout\,
	cout => \sumador|ps2[5]~37\);

-- Location: LCCOMB_X44_Y26_N18
\sumador|ps2[6]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[6]~38_combout\ = ((\sumador|Add3~12_combout\ $ (\sumador|Add4~12_combout\ $ (!\sumador|ps2[5]~37\)))) # (GND)
-- \sumador|ps2[6]~39\ = CARRY((\sumador|Add3~12_combout\ & ((\sumador|Add4~12_combout\) # (!\sumador|ps2[5]~37\))) # (!\sumador|Add3~12_combout\ & (\sumador|Add4~12_combout\ & !\sumador|ps2[5]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~12_combout\,
	datab => \sumador|Add4~12_combout\,
	datad => VCC,
	cin => \sumador|ps2[5]~37\,
	combout => \sumador|ps2[6]~38_combout\,
	cout => \sumador|ps2[6]~39\);

-- Location: LCCOMB_X44_Y26_N20
\sumador|ps2[7]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[7]~40_combout\ = (\sumador|Add4~14_combout\ & ((\sumador|Add3~14_combout\ & (\sumador|ps2[6]~39\ & VCC)) # (!\sumador|Add3~14_combout\ & (!\sumador|ps2[6]~39\)))) # (!\sumador|Add4~14_combout\ & ((\sumador|Add3~14_combout\ & 
-- (!\sumador|ps2[6]~39\)) # (!\sumador|Add3~14_combout\ & ((\sumador|ps2[6]~39\) # (GND)))))
-- \sumador|ps2[7]~41\ = CARRY((\sumador|Add4~14_combout\ & (!\sumador|Add3~14_combout\ & !\sumador|ps2[6]~39\)) # (!\sumador|Add4~14_combout\ & ((!\sumador|ps2[6]~39\) # (!\sumador|Add3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add4~14_combout\,
	datab => \sumador|Add3~14_combout\,
	datad => VCC,
	cin => \sumador|ps2[6]~39\,
	combout => \sumador|ps2[7]~40_combout\,
	cout => \sumador|ps2[7]~41\);

-- Location: LCCOMB_X44_Y26_N22
\sumador|ps2[8]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[8]~42_combout\ = ((\sumador|Add3~16_combout\ $ (\sumador|Add4~16_combout\ $ (!\sumador|ps2[7]~41\)))) # (GND)
-- \sumador|ps2[8]~43\ = CARRY((\sumador|Add3~16_combout\ & ((\sumador|Add4~16_combout\) # (!\sumador|ps2[7]~41\))) # (!\sumador|Add3~16_combout\ & (\sumador|Add4~16_combout\ & !\sumador|ps2[7]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~16_combout\,
	datab => \sumador|Add4~16_combout\,
	datad => VCC,
	cin => \sumador|ps2[7]~41\,
	combout => \sumador|ps2[8]~42_combout\,
	cout => \sumador|ps2[8]~43\);

-- Location: LCCOMB_X44_Y26_N24
\sumador|ps2[9]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[9]~44_combout\ = (\sumador|Add3~18_combout\ & ((\sumador|Add4~18_combout\ & (\sumador|ps2[8]~43\ & VCC)) # (!\sumador|Add4~18_combout\ & (!\sumador|ps2[8]~43\)))) # (!\sumador|Add3~18_combout\ & ((\sumador|Add4~18_combout\ & 
-- (!\sumador|ps2[8]~43\)) # (!\sumador|Add4~18_combout\ & ((\sumador|ps2[8]~43\) # (GND)))))
-- \sumador|ps2[9]~45\ = CARRY((\sumador|Add3~18_combout\ & (!\sumador|Add4~18_combout\ & !\sumador|ps2[8]~43\)) # (!\sumador|Add3~18_combout\ & ((!\sumador|ps2[8]~43\) # (!\sumador|Add4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~18_combout\,
	datab => \sumador|Add4~18_combout\,
	datad => VCC,
	cin => \sumador|ps2[8]~43\,
	combout => \sumador|ps2[9]~44_combout\,
	cout => \sumador|ps2[9]~45\);

-- Location: LCCOMB_X44_Y26_N26
\sumador|ps2[10]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[10]~46_combout\ = ((\sumador|Add3~20_combout\ $ (\sumador|Add4~20_combout\ $ (!\sumador|ps2[9]~45\)))) # (GND)
-- \sumador|ps2[10]~47\ = CARRY((\sumador|Add3~20_combout\ & ((\sumador|Add4~20_combout\) # (!\sumador|ps2[9]~45\))) # (!\sumador|Add3~20_combout\ & (\sumador|Add4~20_combout\ & !\sumador|ps2[9]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~20_combout\,
	datab => \sumador|Add4~20_combout\,
	datad => VCC,
	cin => \sumador|ps2[9]~45\,
	combout => \sumador|ps2[10]~46_combout\,
	cout => \sumador|ps2[10]~47\);

-- Location: LCCOMB_X44_Y26_N28
\sumador|ps2[11]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[11]~48_combout\ = (\sumador|Add3~22_combout\ & ((\sumador|Add4~22_combout\ & (\sumador|ps2[10]~47\ & VCC)) # (!\sumador|Add4~22_combout\ & (!\sumador|ps2[10]~47\)))) # (!\sumador|Add3~22_combout\ & ((\sumador|Add4~22_combout\ & 
-- (!\sumador|ps2[10]~47\)) # (!\sumador|Add4~22_combout\ & ((\sumador|ps2[10]~47\) # (GND)))))
-- \sumador|ps2[11]~49\ = CARRY((\sumador|Add3~22_combout\ & (!\sumador|Add4~22_combout\ & !\sumador|ps2[10]~47\)) # (!\sumador|Add3~22_combout\ & ((!\sumador|ps2[10]~47\) # (!\sumador|Add4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~22_combout\,
	datab => \sumador|Add4~22_combout\,
	datad => VCC,
	cin => \sumador|ps2[10]~47\,
	combout => \sumador|ps2[11]~48_combout\,
	cout => \sumador|ps2[11]~49\);

-- Location: LCCOMB_X44_Y26_N30
\sumador|ps2[12]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[12]~50_combout\ = ((\sumador|Add4~24_combout\ $ (\sumador|Add3~24_combout\ $ (!\sumador|ps2[11]~49\)))) # (GND)
-- \sumador|ps2[12]~51\ = CARRY((\sumador|Add4~24_combout\ & ((\sumador|Add3~24_combout\) # (!\sumador|ps2[11]~49\))) # (!\sumador|Add4~24_combout\ & (\sumador|Add3~24_combout\ & !\sumador|ps2[11]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add4~24_combout\,
	datab => \sumador|Add3~24_combout\,
	datad => VCC,
	cin => \sumador|ps2[11]~49\,
	combout => \sumador|ps2[12]~50_combout\,
	cout => \sumador|ps2[12]~51\);

-- Location: LCCOMB_X44_Y25_N0
\sumador|ps2[13]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[13]~52_combout\ = (\sumador|Add3~26_combout\ & ((\sumador|Add4~26_combout\ & (\sumador|ps2[12]~51\ & VCC)) # (!\sumador|Add4~26_combout\ & (!\sumador|ps2[12]~51\)))) # (!\sumador|Add3~26_combout\ & ((\sumador|Add4~26_combout\ & 
-- (!\sumador|ps2[12]~51\)) # (!\sumador|Add4~26_combout\ & ((\sumador|ps2[12]~51\) # (GND)))))
-- \sumador|ps2[13]~53\ = CARRY((\sumador|Add3~26_combout\ & (!\sumador|Add4~26_combout\ & !\sumador|ps2[12]~51\)) # (!\sumador|Add3~26_combout\ & ((!\sumador|ps2[12]~51\) # (!\sumador|Add4~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~26_combout\,
	datab => \sumador|Add4~26_combout\,
	datad => VCC,
	cin => \sumador|ps2[12]~51\,
	combout => \sumador|ps2[13]~52_combout\,
	cout => \sumador|ps2[13]~53\);

-- Location: LCCOMB_X44_Y25_N2
\sumador|ps2[14]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[14]~54_combout\ = ((\sumador|Add4~28_combout\ $ (\sumador|Add3~28_combout\ $ (!\sumador|ps2[13]~53\)))) # (GND)
-- \sumador|ps2[14]~55\ = CARRY((\sumador|Add4~28_combout\ & ((\sumador|Add3~28_combout\) # (!\sumador|ps2[13]~53\))) # (!\sumador|Add4~28_combout\ & (\sumador|Add3~28_combout\ & !\sumador|ps2[13]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add4~28_combout\,
	datab => \sumador|Add3~28_combout\,
	datad => VCC,
	cin => \sumador|ps2[13]~53\,
	combout => \sumador|ps2[14]~54_combout\,
	cout => \sumador|ps2[14]~55\);

-- Location: LCCOMB_X44_Y25_N4
\sumador|ps2[15]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[15]~56_combout\ = (\sumador|Add4~30_combout\ & ((\sumador|Add3~30_combout\ & (\sumador|ps2[14]~55\ & VCC)) # (!\sumador|Add3~30_combout\ & (!\sumador|ps2[14]~55\)))) # (!\sumador|Add4~30_combout\ & ((\sumador|Add3~30_combout\ & 
-- (!\sumador|ps2[14]~55\)) # (!\sumador|Add3~30_combout\ & ((\sumador|ps2[14]~55\) # (GND)))))
-- \sumador|ps2[15]~57\ = CARRY((\sumador|Add4~30_combout\ & (!\sumador|Add3~30_combout\ & !\sumador|ps2[14]~55\)) # (!\sumador|Add4~30_combout\ & ((!\sumador|ps2[14]~55\) # (!\sumador|Add3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add4~30_combout\,
	datab => \sumador|Add3~30_combout\,
	datad => VCC,
	cin => \sumador|ps2[14]~55\,
	combout => \sumador|ps2[15]~56_combout\,
	cout => \sumador|ps2[15]~57\);

-- Location: LCCOMB_X44_Y25_N28
\sumador|ps2[0]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[0]~74_combout\ = (!\master_reset~q\ & \sumador|state_sum.SUM_SUM1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \master_reset~q\,
	datac => \sumador|state_sum.SUM_SUM1~q\,
	combout => \sumador|ps2[0]~74_combout\);

-- Location: FF_X44_Y25_N5
\sumador|ps2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[15]~56_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(15));

-- Location: LCCOMB_X44_Y29_N24
\memoria[7][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[7][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(7),
	combout => \memoria[7][7]~feeder_combout\);

-- Location: LCCOMB_X45_Y31_N10
\Decoder0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~6_combout\ = (\KEY[0]~input_o\ & (\state_ads.READING_BYTES_STORING~q\ & (!\master_reset~q\ & !ads_byte_counter(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \state_ads.READING_BYTES_STORING~q\,
	datac => \master_reset~q\,
	datad => ads_byte_counter(4),
	combout => \Decoder0~6_combout\);

-- Location: LCCOMB_X45_Y31_N28
\Decoder0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~32_combout\ = (ads_byte_counter(2) & (!ads_byte_counter(3) & (\Equal3~0_combout\ & \Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(2),
	datab => ads_byte_counter(3),
	datac => \Equal3~0_combout\,
	datad => \Decoder0~6_combout\,
	combout => \Decoder0~32_combout\);

-- Location: FF_X44_Y29_N25
\memoria[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[7][7]~feeder_combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[7][7]~q\);

-- Location: LCCOMB_X44_Y29_N0
\sumador|b2[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[15]~feeder_combout\ = \memoria[7][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[7][7]~q\,
	combout => \sumador|b2[15]~feeder_combout\);

-- Location: FF_X44_Y29_N1
\sumador|b2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[15]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(15));

-- Location: LCCOMB_X40_Y30_N10
\sumador|s2[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[15]~feeder_combout\ = \sumador|b2\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b2\(15),
	combout => \sumador|s2[15]~feeder_combout\);

-- Location: FF_X40_Y30_N11
\sumador|s2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[15]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(15));

-- Location: FF_X39_Y27_N7
\sumador|e2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(15),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(15));

-- Location: LCCOMB_X44_Y24_N24
\memoria[4][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[4][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(7),
	combout => \memoria[4][7]~feeder_combout\);

-- Location: LCCOMB_X45_Y31_N14
\Decoder0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~8_combout\ = (!ads_byte_counter(3) & (ads_byte_counter(2) & \Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(3),
	datac => ads_byte_counter(2),
	datad => \Decoder0~6_combout\,
	combout => \Decoder0~8_combout\);

-- Location: LCCOMB_X44_Y31_N8
\Decoder0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~9_combout\ = (!ads_byte_counter(1) & (!ads_byte_counter(0) & \Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(1),
	datac => ads_byte_counter(0),
	datad => \Decoder0~8_combout\,
	combout => \Decoder0~9_combout\);

-- Location: FF_X44_Y24_N25
\memoria[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[4][7]~feeder_combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[4][7]~q\);

-- Location: LCCOMB_X44_Y24_N8
\sumador|b1[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[15]~feeder_combout\ = \memoria[4][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[4][7]~q\,
	combout => \sumador|b1[15]~feeder_combout\);

-- Location: FF_X44_Y24_N9
\sumador|b1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[15]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(15));

-- Location: LCCOMB_X41_Y24_N8
\sumador|s1[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[15]~feeder_combout\ = \sumador|b1\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(15),
	combout => \sumador|s1[15]~feeder_combout\);

-- Location: FF_X41_Y24_N9
\sumador|s1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[15]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(15));

-- Location: LCCOMB_X39_Y27_N28
\sumador|e1[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[15]~feeder_combout\ = \sumador|s1\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(15),
	combout => \sumador|e1[15]~feeder_combout\);

-- Location: FF_X39_Y27_N29
\sumador|e1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[15]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(15));

-- Location: LCCOMB_X44_Y24_N26
\memoria[4][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[4][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[4][6]~feeder_combout\);

-- Location: FF_X44_Y24_N27
\memoria[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[4][6]~feeder_combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[4][6]~q\);

-- Location: FF_X44_Y24_N11
\sumador|b1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[4][6]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(14));

-- Location: LCCOMB_X43_Y29_N22
\sumador|s1[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[14]~feeder_combout\ = \sumador|b1\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b1\(14),
	combout => \sumador|s1[14]~feeder_combout\);

-- Location: FF_X43_Y29_N23
\sumador|s1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[14]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(14));

-- Location: FF_X43_Y29_N31
\sumador|e1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s1\(14),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(14));

-- Location: LCCOMB_X44_Y29_N26
\memoria[7][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[7][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[7][6]~feeder_combout\);

-- Location: FF_X44_Y29_N27
\memoria[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[7][6]~feeder_combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[7][6]~q\);

-- Location: FF_X44_Y29_N19
\sumador|b2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[7][6]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(14));

-- Location: LCCOMB_X41_Y28_N30
\sumador|s2[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[14]~feeder_combout\ = \sumador|b2\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b2\(14),
	combout => \sumador|s2[14]~feeder_combout\);

-- Location: FF_X41_Y28_N31
\sumador|s2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[14]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(14));

-- Location: FF_X39_Y27_N5
\sumador|e2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(14),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(14));

-- Location: LCCOMB_X44_Y24_N4
\memoria[4][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[4][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[4][5]~feeder_combout\);

-- Location: FF_X44_Y24_N5
\memoria[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[4][5]~feeder_combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[4][5]~q\);

-- Location: FF_X44_Y24_N29
\sumador|b1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[4][5]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(13));

-- Location: LCCOMB_X41_Y24_N18
\sumador|s1[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[13]~feeder_combout\ = \sumador|b1\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(13),
	combout => \sumador|s1[13]~feeder_combout\);

-- Location: FF_X41_Y24_N19
\sumador|s1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[13]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(13));

-- Location: LCCOMB_X41_Y24_N26
\sumador|e1[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[13]~feeder_combout\ = \sumador|s1\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(13),
	combout => \sumador|e1[13]~feeder_combout\);

-- Location: FF_X41_Y24_N27
\sumador|e1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[13]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(13));

-- Location: LCCOMB_X44_Y29_N12
\memoria[7][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[7][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[7][5]~feeder_combout\);

-- Location: FF_X44_Y29_N13
\memoria[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[7][5]~feeder_combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[7][5]~q\);

-- Location: LCCOMB_X44_Y29_N20
\sumador|b2[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[13]~feeder_combout\ = \memoria[7][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[7][5]~q\,
	combout => \sumador|b2[13]~feeder_combout\);

-- Location: FF_X44_Y29_N21
\sumador|b2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[13]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(13));

-- Location: LCCOMB_X41_Y28_N24
\sumador|s2[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[13]~feeder_combout\ = \sumador|b2\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b2\(13),
	combout => \sumador|s2[13]~feeder_combout\);

-- Location: FF_X41_Y28_N25
\sumador|s2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[13]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(13));

-- Location: FF_X39_Y27_N3
\sumador|e2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(13),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(13));

-- Location: LCCOMB_X44_Y24_N6
\memoria[4][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[4][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[4][4]~feeder_combout\);

-- Location: FF_X44_Y24_N7
\memoria[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[4][4]~feeder_combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[4][4]~q\);

-- Location: LCCOMB_X44_Y24_N30
\sumador|b1[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[12]~feeder_combout\ = \memoria[4][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[4][4]~q\,
	combout => \sumador|b1[12]~feeder_combout\);

-- Location: FF_X44_Y24_N31
\sumador|b1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[12]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(12));

-- Location: LCCOMB_X41_Y24_N12
\sumador|s1[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[12]~feeder_combout\ = \sumador|b1\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(12),
	combout => \sumador|s1[12]~feeder_combout\);

-- Location: FF_X41_Y24_N13
\sumador|s1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[12]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(12));

-- Location: LCCOMB_X41_Y24_N28
\sumador|e1[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[12]~feeder_combout\ = \sumador|s1\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(12),
	combout => \sumador|e1[12]~feeder_combout\);

-- Location: FF_X41_Y24_N29
\sumador|e1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[12]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(12));

-- Location: LCCOMB_X44_Y29_N22
\memoria[7][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[7][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[7][4]~feeder_combout\);

-- Location: FF_X44_Y29_N23
\memoria[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[7][4]~feeder_combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[7][4]~q\);

-- Location: FF_X44_Y29_N15
\sumador|b2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[7][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(12));

-- Location: LCCOMB_X41_Y28_N10
\sumador|s2[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[12]~feeder_combout\ = \sumador|b2\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b2\(12),
	combout => \sumador|s2[12]~feeder_combout\);

-- Location: FF_X41_Y28_N11
\sumador|s2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[12]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(12));

-- Location: FF_X39_Y27_N1
\sumador|e2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(12),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(12));

-- Location: LCCOMB_X44_Y29_N16
\memoria[7][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[7][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(3),
	combout => \memoria[7][3]~feeder_combout\);

-- Location: FF_X44_Y29_N17
\memoria[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[7][3]~feeder_combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[7][3]~q\);

-- Location: LCCOMB_X44_Y29_N8
\sumador|b2[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[11]~feeder_combout\ = \memoria[7][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[7][3]~q\,
	combout => \sumador|b2[11]~feeder_combout\);

-- Location: FF_X44_Y29_N9
\sumador|b2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[11]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(11));

-- Location: LCCOMB_X40_Y27_N14
\sumador|s2[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[11]~feeder_combout\ = \sumador|b2\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b2\(11),
	combout => \sumador|s2[11]~feeder_combout\);

-- Location: FF_X40_Y27_N15
\sumador|s2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[11]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(11));

-- Location: FF_X39_Y28_N31
\sumador|e2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(11),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(11));

-- Location: LCCOMB_X44_Y24_N0
\memoria[4][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[4][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(3),
	combout => \memoria[4][3]~feeder_combout\);

-- Location: FF_X44_Y24_N1
\memoria[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[4][3]~feeder_combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[4][3]~q\);

-- Location: LCCOMB_X44_Y24_N16
\sumador|b1[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[11]~feeder_combout\ = \memoria[4][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[4][3]~q\,
	combout => \sumador|b1[11]~feeder_combout\);

-- Location: FF_X44_Y24_N17
\sumador|b1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[11]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(11));

-- Location: LCCOMB_X42_Y27_N24
\sumador|s1[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[11]~feeder_combout\ = \sumador|b1\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(11),
	combout => \sumador|s1[11]~feeder_combout\);

-- Location: FF_X42_Y27_N25
\sumador|s1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[11]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(11));

-- Location: LCCOMB_X42_Y27_N26
\sumador|e1[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[11]~feeder_combout\ = \sumador|s1\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(11),
	combout => \sumador|e1[11]~feeder_combout\);

-- Location: FF_X42_Y27_N27
\sumador|e1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[11]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(11));

-- Location: LCCOMB_X44_Y24_N18
\memoria[4][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[4][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(2),
	combout => \memoria[4][2]~feeder_combout\);

-- Location: FF_X44_Y24_N19
\memoria[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[4][2]~feeder_combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[4][2]~q\);

-- Location: LCCOMB_X44_Y24_N2
\sumador|b1[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[10]~feeder_combout\ = \memoria[4][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[4][2]~q\,
	combout => \sumador|b1[10]~feeder_combout\);

-- Location: FF_X44_Y24_N3
\sumador|b1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[10]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(10));

-- Location: LCCOMB_X42_Y27_N2
\sumador|s1[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[10]~feeder_combout\ = \sumador|b1\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(10),
	combout => \sumador|s1[10]~feeder_combout\);

-- Location: FF_X42_Y27_N3
\sumador|s1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[10]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(10));

-- Location: LCCOMB_X42_Y27_N12
\sumador|e1[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[10]~feeder_combout\ = \sumador|s1\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(10),
	combout => \sumador|e1[10]~feeder_combout\);

-- Location: FF_X42_Y27_N13
\sumador|e1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[10]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(10));

-- Location: LCCOMB_X44_Y29_N2
\memoria[7][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[7][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(2),
	combout => \memoria[7][2]~feeder_combout\);

-- Location: FF_X44_Y29_N3
\memoria[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[7][2]~feeder_combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[7][2]~q\);

-- Location: LCCOMB_X44_Y29_N10
\sumador|b2[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[10]~feeder_combout\ = \memoria[7][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[7][2]~q\,
	combout => \sumador|b2[10]~feeder_combout\);

-- Location: FF_X44_Y29_N11
\sumador|b2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[10]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(10));

-- Location: LCCOMB_X40_Y30_N28
\sumador|s2[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[10]~feeder_combout\ = \sumador|b2\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b2\(10),
	combout => \sumador|s2[10]~feeder_combout\);

-- Location: FF_X40_Y30_N29
\sumador|s2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[10]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(10));

-- Location: FF_X39_Y28_N29
\sumador|e2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(10),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(10));

-- Location: LCCOMB_X44_Y24_N20
\memoria[4][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[4][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[4][1]~feeder_combout\);

-- Location: FF_X44_Y24_N21
\memoria[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[4][1]~feeder_combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[4][1]~q\);

-- Location: LCCOMB_X44_Y24_N12
\sumador|b1[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[9]~feeder_combout\ = \memoria[4][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[4][1]~q\,
	combout => \sumador|b1[9]~feeder_combout\);

-- Location: FF_X44_Y24_N13
\sumador|b1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[9]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(9));

-- Location: LCCOMB_X38_Y29_N6
\sumador|s1[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[9]~feeder_combout\ = \sumador|b1\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(9),
	combout => \sumador|s1[9]~feeder_combout\);

-- Location: FF_X38_Y29_N7
\sumador|s1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[9]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(9));

-- Location: LCCOMB_X38_Y29_N30
\sumador|e1[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[9]~feeder_combout\ = \sumador|s1\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(9),
	combout => \sumador|e1[9]~feeder_combout\);

-- Location: FF_X38_Y29_N31
\sumador|e1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[9]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(9));

-- Location: LCCOMB_X44_Y29_N28
\memoria[7][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[7][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(1),
	combout => \memoria[7][1]~feeder_combout\);

-- Location: FF_X44_Y29_N29
\memoria[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[7][1]~feeder_combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[7][1]~q\);

-- Location: LCCOMB_X44_Y29_N4
\sumador|b2[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[9]~feeder_combout\ = \memoria[7][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[7][1]~q\,
	combout => \sumador|b2[9]~feeder_combout\);

-- Location: FF_X44_Y29_N5
\sumador|b2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[9]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(9));

-- Location: LCCOMB_X41_Y28_N4
\sumador|s2[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[9]~feeder_combout\ = \sumador|b2\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b2\(9),
	combout => \sumador|s2[9]~feeder_combout\);

-- Location: FF_X41_Y28_N5
\sumador|s2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[9]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(9));

-- Location: FF_X39_Y28_N27
\sumador|e2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(9),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(9));

-- Location: LCCOMB_X44_Y24_N14
\memoria[4][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[4][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(0),
	combout => \memoria[4][0]~feeder_combout\);

-- Location: FF_X44_Y24_N15
\memoria[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[4][0]~feeder_combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[4][0]~q\);

-- Location: FF_X44_Y24_N23
\sumador|b1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[4][0]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(8));

-- Location: LCCOMB_X43_Y27_N14
\sumador|s1[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[8]~feeder_combout\ = \sumador|b1\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(8),
	combout => \sumador|s1[8]~feeder_combout\);

-- Location: FF_X43_Y27_N15
\sumador|s1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[8]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(8));

-- Location: FF_X43_Y27_N21
\sumador|e1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s1\(8),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(8));

-- Location: LCCOMB_X44_Y29_N6
\memoria[7][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[7][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(0),
	combout => \memoria[7][0]~feeder_combout\);

-- Location: FF_X44_Y29_N7
\memoria[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[7][0]~feeder_combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[7][0]~q\);

-- Location: LCCOMB_X44_Y29_N30
\sumador|b2[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[8]~feeder_combout\ = \memoria[7][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[7][0]~q\,
	combout => \sumador|b2[8]~feeder_combout\);

-- Location: FF_X44_Y29_N31
\sumador|b2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[8]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(8));

-- Location: LCCOMB_X41_Y28_N6
\sumador|s2[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[8]~feeder_combout\ = \sumador|b2\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b2\(8),
	combout => \sumador|s2[8]~feeder_combout\);

-- Location: FF_X41_Y28_N7
\sumador|s2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[8]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(8));

-- Location: FF_X39_Y28_N25
\sumador|e2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(8),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(8));

-- Location: LCCOMB_X37_Y31_N24
\memoria[8][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[8][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(7),
	combout => \memoria[8][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y31_N10
\Decoder0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~33_combout\ = (\Decoder0~11_combout\ & (!ads_byte_counter(0) & (!ads_byte_counter(4) & !ads_byte_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~11_combout\,
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(4),
	datad => ads_byte_counter(1),
	combout => \Decoder0~33_combout\);

-- Location: FF_X37_Y31_N25
\memoria[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[8][7]~feeder_combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[8][7]~q\);

-- Location: LCCOMB_X37_Y31_N16
\sumador|b2[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[7]~feeder_combout\ = \memoria[8][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[8][7]~q\,
	combout => \sumador|b2[7]~feeder_combout\);

-- Location: FF_X37_Y31_N17
\sumador|b2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[7]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(7));

-- Location: LCCOMB_X41_Y28_N8
\sumador|s2[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[7]~feeder_combout\ = \sumador|b2\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b2\(7),
	combout => \sumador|s2[7]~feeder_combout\);

-- Location: FF_X41_Y28_N9
\sumador|s2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[7]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(7));

-- Location: FF_X39_Y28_N23
\sumador|e2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(7),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(7));

-- Location: LCCOMB_X40_Y28_N24
\memoria[5][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[5][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(7),
	combout => \memoria[5][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y31_N8
\Decoder0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~10_combout\ = (ads_byte_counter(0) & (!ads_byte_counter(1) & \Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(1),
	datad => \Decoder0~8_combout\,
	combout => \Decoder0~10_combout\);

-- Location: FF_X40_Y28_N25
\memoria[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[5][7]~feeder_combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[5][7]~q\);

-- Location: LCCOMB_X40_Y28_N8
\sumador|b1[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[7]~feeder_combout\ = \memoria[5][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[5][7]~q\,
	combout => \sumador|b1[7]~feeder_combout\);

-- Location: FF_X40_Y28_N9
\sumador|b1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[7]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(7));

-- Location: LCCOMB_X43_Y27_N6
\sumador|s1[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[7]~feeder_combout\ = \sumador|b1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b1\(7),
	combout => \sumador|s1[7]~feeder_combout\);

-- Location: FF_X43_Y27_N7
\sumador|s1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[7]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(7));

-- Location: LCCOMB_X43_Y27_N0
\sumador|e1[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[7]~feeder_combout\ = \sumador|s1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(7),
	combout => \sumador|e1[7]~feeder_combout\);

-- Location: FF_X43_Y27_N1
\sumador|e1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[7]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(7));

-- Location: LCCOMB_X40_Y28_N26
\memoria[5][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[5][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[5][6]~feeder_combout\);

-- Location: FF_X40_Y28_N27
\memoria[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[5][6]~feeder_combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[5][6]~q\);

-- Location: FF_X40_Y28_N19
\sumador|b1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[5][6]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(6));

-- Location: LCCOMB_X42_Y27_N28
\sumador|s1[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[6]~feeder_combout\ = \sumador|b1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b1\(6),
	combout => \sumador|s1[6]~feeder_combout\);

-- Location: FF_X42_Y27_N29
\sumador|s1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[6]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(6));

-- Location: LCCOMB_X42_Y27_N30
\sumador|e1[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[6]~feeder_combout\ = \sumador|s1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(6),
	combout => \sumador|e1[6]~feeder_combout\);

-- Location: FF_X42_Y27_N31
\sumador|e1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[6]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(6));

-- Location: LCCOMB_X37_Y31_N10
\memoria[8][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[8][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(6),
	combout => \memoria[8][6]~feeder_combout\);

-- Location: FF_X37_Y31_N11
\memoria[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[8][6]~feeder_combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[8][6]~q\);

-- Location: LCCOMB_X37_Y31_N26
\sumador|b2[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[6]~feeder_combout\ = \memoria[8][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[8][6]~q\,
	combout => \sumador|b2[6]~feeder_combout\);

-- Location: FF_X37_Y31_N27
\sumador|b2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[6]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(6));

-- Location: LCCOMB_X40_Y30_N22
\sumador|s2[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[6]~feeder_combout\ = \sumador|b2\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b2\(6),
	combout => \sumador|s2[6]~feeder_combout\);

-- Location: FF_X40_Y30_N23
\sumador|s2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[6]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(6));

-- Location: FF_X39_Y28_N21
\sumador|e2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(6),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(6));

-- Location: LCCOMB_X40_Y28_N12
\memoria[5][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[5][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[5][5]~feeder_combout\);

-- Location: FF_X40_Y28_N13
\memoria[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[5][5]~feeder_combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[5][5]~q\);

-- Location: LCCOMB_X40_Y28_N4
\sumador|b1[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[5]~feeder_combout\ = \memoria[5][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[5][5]~q\,
	combout => \sumador|b1[5]~feeder_combout\);

-- Location: FF_X40_Y28_N5
\sumador|b1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[5]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(5));

-- Location: LCCOMB_X41_Y24_N6
\sumador|s1[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[5]~feeder_combout\ = \sumador|b1\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b1\(5),
	combout => \sumador|s1[5]~feeder_combout\);

-- Location: FF_X41_Y24_N7
\sumador|s1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[5]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(5));

-- Location: LCCOMB_X41_Y24_N30
\sumador|e1[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[5]~feeder_combout\ = \sumador|s1\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(5),
	combout => \sumador|e1[5]~feeder_combout\);

-- Location: FF_X41_Y24_N31
\sumador|e1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[5]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(5));

-- Location: LCCOMB_X37_Y31_N4
\memoria[8][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[8][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[8][5]~feeder_combout\);

-- Location: FF_X37_Y31_N5
\memoria[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[8][5]~feeder_combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[8][5]~q\);

-- Location: FF_X37_Y31_N21
\sumador|b2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[8][5]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(5));

-- Location: LCCOMB_X36_Y28_N22
\sumador|s2[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[5]~feeder_combout\ = \sumador|b2\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b2\(5),
	combout => \sumador|s2[5]~feeder_combout\);

-- Location: FF_X36_Y28_N23
\sumador|s2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[5]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(5));

-- Location: FF_X39_Y28_N19
\sumador|e2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(5),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(5));

-- Location: LCCOMB_X40_Y28_N22
\memoria[5][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[5][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[5][4]~feeder_combout\);

-- Location: FF_X40_Y28_N23
\memoria[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[5][4]~feeder_combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[5][4]~q\);

-- Location: FF_X40_Y28_N31
\sumador|b1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[5][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(4));

-- Location: LCCOMB_X42_Y27_N6
\sumador|s1[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[4]~feeder_combout\ = \sumador|b1\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(4),
	combout => \sumador|s1[4]~feeder_combout\);

-- Location: FF_X42_Y27_N7
\sumador|s1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[4]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(4));

-- Location: LCCOMB_X42_Y27_N0
\sumador|e1[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[4]~feeder_combout\ = \sumador|s1\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(4),
	combout => \sumador|e1[4]~feeder_combout\);

-- Location: FF_X42_Y27_N1
\sumador|e1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[4]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(4));

-- Location: LCCOMB_X37_Y31_N22
\memoria[8][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[8][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[8][4]~feeder_combout\);

-- Location: FF_X37_Y31_N23
\memoria[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[8][4]~feeder_combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[8][4]~q\);

-- Location: FF_X37_Y31_N15
\sumador|b2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[8][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(4));

-- Location: LCCOMB_X39_Y28_N4
\sumador|s2[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[4]~feeder_combout\ = \sumador|b2\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b2\(4),
	combout => \sumador|s2[4]~feeder_combout\);

-- Location: FF_X39_Y28_N5
\sumador|s2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[4]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(4));

-- Location: FF_X39_Y28_N17
\sumador|e2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(4),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(4));

-- Location: LCCOMB_X40_Y28_N0
\memoria[5][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[5][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(3),
	combout => \memoria[5][3]~feeder_combout\);

-- Location: FF_X40_Y28_N1
\memoria[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[5][3]~feeder_combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[5][3]~q\);

-- Location: LCCOMB_X40_Y28_N16
\sumador|b1[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[3]~feeder_combout\ = \memoria[5][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[5][3]~q\,
	combout => \sumador|b1[3]~feeder_combout\);

-- Location: FF_X40_Y28_N17
\sumador|b1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[3]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(3));

-- Location: LCCOMB_X41_Y24_N24
\sumador|s1[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[3]~feeder_combout\ = \sumador|b1\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(3),
	combout => \sumador|s1[3]~feeder_combout\);

-- Location: FF_X41_Y24_N25
\sumador|s1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[3]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(3));

-- Location: LCCOMB_X41_Y24_N16
\sumador|e1[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[3]~feeder_combout\ = \sumador|s1\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(3),
	combout => \sumador|e1[3]~feeder_combout\);

-- Location: FF_X41_Y24_N17
\sumador|e1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[3]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(3));

-- Location: LCCOMB_X37_Y31_N0
\memoria[8][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[8][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(3),
	combout => \memoria[8][3]~feeder_combout\);

-- Location: FF_X37_Y31_N1
\memoria[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[8][3]~feeder_combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[8][3]~q\);

-- Location: LCCOMB_X37_Y31_N8
\sumador|b2[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[3]~feeder_combout\ = \memoria[8][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[8][3]~q\,
	combout => \sumador|b2[3]~feeder_combout\);

-- Location: FF_X37_Y31_N9
\sumador|b2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[3]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(3));

-- Location: LCCOMB_X39_Y28_N0
\sumador|s2[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[3]~feeder_combout\ = \sumador|b2\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b2\(3),
	combout => \sumador|s2[3]~feeder_combout\);

-- Location: FF_X39_Y28_N1
\sumador|s2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[3]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(3));

-- Location: FF_X39_Y28_N15
\sumador|e2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(3),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(3));

-- Location: LCCOMB_X37_Y31_N18
\memoria[8][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[8][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(2),
	combout => \memoria[8][2]~feeder_combout\);

-- Location: FF_X37_Y31_N19
\memoria[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[8][2]~feeder_combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[8][2]~q\);

-- Location: LCCOMB_X37_Y31_N2
\sumador|b2[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[2]~feeder_combout\ = \memoria[8][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[8][2]~q\,
	combout => \sumador|b2[2]~feeder_combout\);

-- Location: FF_X37_Y31_N3
\sumador|b2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[2]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(2));

-- Location: LCCOMB_X41_Y28_N2
\sumador|s2[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[2]~feeder_combout\ = \sumador|b2\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b2\(2),
	combout => \sumador|s2[2]~feeder_combout\);

-- Location: FF_X41_Y28_N3
\sumador|s2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[2]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(2));

-- Location: FF_X39_Y28_N13
\sumador|e2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(2),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(2));

-- Location: LCCOMB_X40_Y28_N10
\memoria[5][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[5][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(2),
	combout => \memoria[5][2]~feeder_combout\);

-- Location: FF_X40_Y28_N11
\memoria[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[5][2]~feeder_combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[5][2]~q\);

-- Location: LCCOMB_X40_Y28_N2
\sumador|b1[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[2]~feeder_combout\ = \memoria[5][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[5][2]~q\,
	combout => \sumador|b1[2]~feeder_combout\);

-- Location: FF_X40_Y28_N3
\sumador|b1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[2]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(2));

-- Location: LCCOMB_X37_Y26_N14
\sumador|s1[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[2]~feeder_combout\ = \sumador|b1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(2),
	combout => \sumador|s1[2]~feeder_combout\);

-- Location: FF_X37_Y26_N15
\sumador|s1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[2]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(2));

-- Location: FF_X37_Y26_N7
\sumador|e1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s1\(2),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(2));

-- Location: LCCOMB_X37_Y31_N12
\memoria[8][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[8][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[8][1]~feeder_combout\);

-- Location: FF_X37_Y31_N13
\memoria[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[8][1]~feeder_combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[8][1]~q\);

-- Location: LCCOMB_X37_Y31_N28
\sumador|b2[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[1]~feeder_combout\ = \memoria[8][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[8][1]~q\,
	combout => \sumador|b2[1]~feeder_combout\);

-- Location: FF_X37_Y31_N29
\sumador|b2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[1]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(1));

-- Location: LCCOMB_X39_Y28_N2
\sumador|s2[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[1]~feeder_combout\ = \sumador|b2\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b2\(1),
	combout => \sumador|s2[1]~feeder_combout\);

-- Location: FF_X39_Y28_N3
\sumador|s2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[1]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(1));

-- Location: FF_X39_Y28_N11
\sumador|e2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(1),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(1));

-- Location: LCCOMB_X40_Y28_N28
\memoria[5][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[5][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[5][1]~feeder_combout\);

-- Location: FF_X40_Y28_N29
\memoria[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[5][1]~feeder_combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[5][1]~q\);

-- Location: LCCOMB_X40_Y28_N20
\sumador|b1[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[1]~feeder_combout\ = \memoria[5][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[5][1]~q\,
	combout => \sumador|b1[1]~feeder_combout\);

-- Location: FF_X40_Y28_N21
\sumador|b1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[1]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(1));

-- Location: LCCOMB_X41_Y24_N10
\sumador|s1[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[1]~feeder_combout\ = \sumador|b1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(1),
	combout => \sumador|s1[1]~feeder_combout\);

-- Location: FF_X41_Y24_N11
\sumador|s1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[1]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(1));

-- Location: LCCOMB_X41_Y24_N2
\sumador|e1[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[1]~feeder_combout\ = \sumador|s1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(1),
	combout => \sumador|e1[1]~feeder_combout\);

-- Location: FF_X41_Y24_N3
\sumador|e1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[1]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(1));

-- Location: LCCOMB_X40_Y28_N6
\memoria[5][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[5][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(0),
	combout => \memoria[5][0]~feeder_combout\);

-- Location: FF_X40_Y28_N7
\memoria[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[5][0]~feeder_combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[5][0]~q\);

-- Location: LCCOMB_X40_Y28_N14
\sumador|b1[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[0]~feeder_combout\ = \memoria[5][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[5][0]~q\,
	combout => \sumador|b1[0]~feeder_combout\);

-- Location: FF_X40_Y28_N15
\sumador|b1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[0]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(0));

-- Location: LCCOMB_X41_Y24_N20
\sumador|s1[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[0]~feeder_combout\ = \sumador|b1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(0),
	combout => \sumador|s1[0]~feeder_combout\);

-- Location: FF_X41_Y24_N21
\sumador|s1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[0]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(0));

-- Location: LCCOMB_X41_Y24_N4
\sumador|e1[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[0]~feeder_combout\ = \sumador|s1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(0),
	combout => \sumador|e1[0]~feeder_combout\);

-- Location: FF_X41_Y24_N5
\sumador|e1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[0]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(0));

-- Location: LCCOMB_X37_Y31_N30
\memoria[8][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[8][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(0),
	combout => \memoria[8][0]~feeder_combout\);

-- Location: FF_X37_Y31_N31
\memoria[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[8][0]~feeder_combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[8][0]~q\);

-- Location: FF_X37_Y31_N7
\sumador|b2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[8][0]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(0));

-- Location: LCCOMB_X39_Y28_N6
\sumador|s2[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[0]~feeder_combout\ = \sumador|b2\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b2\(0),
	combout => \sumador|s2[0]~feeder_combout\);

-- Location: FF_X39_Y28_N7
\sumador|s2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[0]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(0));

-- Location: FF_X39_Y28_N9
\sumador|e2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(0),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(0));

-- Location: LCCOMB_X39_Y28_N8
\sumador|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~0_combout\ = (\sumador|e1\(0) & (\sumador|e2\(0) $ (VCC))) # (!\sumador|e1\(0) & (\sumador|e2\(0) & VCC))
-- \sumador|Add0~1\ = CARRY((\sumador|e1\(0) & \sumador|e2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(0),
	datab => \sumador|e2\(0),
	datad => VCC,
	combout => \sumador|Add0~0_combout\,
	cout => \sumador|Add0~1\);

-- Location: LCCOMB_X39_Y28_N10
\sumador|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~2_combout\ = (\sumador|e2\(1) & ((\sumador|e1\(1) & (\sumador|Add0~1\ & VCC)) # (!\sumador|e1\(1) & (!\sumador|Add0~1\)))) # (!\sumador|e2\(1) & ((\sumador|e1\(1) & (!\sumador|Add0~1\)) # (!\sumador|e1\(1) & ((\sumador|Add0~1\) # (GND)))))
-- \sumador|Add0~3\ = CARRY((\sumador|e2\(1) & (!\sumador|e1\(1) & !\sumador|Add0~1\)) # (!\sumador|e2\(1) & ((!\sumador|Add0~1\) # (!\sumador|e1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e2\(1),
	datab => \sumador|e1\(1),
	datad => VCC,
	cin => \sumador|Add0~1\,
	combout => \sumador|Add0~2_combout\,
	cout => \sumador|Add0~3\);

-- Location: LCCOMB_X39_Y28_N12
\sumador|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~4_combout\ = ((\sumador|e2\(2) $ (\sumador|e1\(2) $ (!\sumador|Add0~3\)))) # (GND)
-- \sumador|Add0~5\ = CARRY((\sumador|e2\(2) & ((\sumador|e1\(2)) # (!\sumador|Add0~3\))) # (!\sumador|e2\(2) & (\sumador|e1\(2) & !\sumador|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e2\(2),
	datab => \sumador|e1\(2),
	datad => VCC,
	cin => \sumador|Add0~3\,
	combout => \sumador|Add0~4_combout\,
	cout => \sumador|Add0~5\);

-- Location: LCCOMB_X39_Y28_N14
\sumador|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~6_combout\ = (\sumador|e1\(3) & ((\sumador|e2\(3) & (\sumador|Add0~5\ & VCC)) # (!\sumador|e2\(3) & (!\sumador|Add0~5\)))) # (!\sumador|e1\(3) & ((\sumador|e2\(3) & (!\sumador|Add0~5\)) # (!\sumador|e2\(3) & ((\sumador|Add0~5\) # (GND)))))
-- \sumador|Add0~7\ = CARRY((\sumador|e1\(3) & (!\sumador|e2\(3) & !\sumador|Add0~5\)) # (!\sumador|e1\(3) & ((!\sumador|Add0~5\) # (!\sumador|e2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(3),
	datab => \sumador|e2\(3),
	datad => VCC,
	cin => \sumador|Add0~5\,
	combout => \sumador|Add0~6_combout\,
	cout => \sumador|Add0~7\);

-- Location: LCCOMB_X39_Y28_N16
\sumador|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~8_combout\ = ((\sumador|e1\(4) $ (\sumador|e2\(4) $ (!\sumador|Add0~7\)))) # (GND)
-- \sumador|Add0~9\ = CARRY((\sumador|e1\(4) & ((\sumador|e2\(4)) # (!\sumador|Add0~7\))) # (!\sumador|e1\(4) & (\sumador|e2\(4) & !\sumador|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(4),
	datab => \sumador|e2\(4),
	datad => VCC,
	cin => \sumador|Add0~7\,
	combout => \sumador|Add0~8_combout\,
	cout => \sumador|Add0~9\);

-- Location: LCCOMB_X39_Y28_N18
\sumador|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~10_combout\ = (\sumador|e1\(5) & ((\sumador|e2\(5) & (\sumador|Add0~9\ & VCC)) # (!\sumador|e2\(5) & (!\sumador|Add0~9\)))) # (!\sumador|e1\(5) & ((\sumador|e2\(5) & (!\sumador|Add0~9\)) # (!\sumador|e2\(5) & ((\sumador|Add0~9\) # (GND)))))
-- \sumador|Add0~11\ = CARRY((\sumador|e1\(5) & (!\sumador|e2\(5) & !\sumador|Add0~9\)) # (!\sumador|e1\(5) & ((!\sumador|Add0~9\) # (!\sumador|e2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(5),
	datab => \sumador|e2\(5),
	datad => VCC,
	cin => \sumador|Add0~9\,
	combout => \sumador|Add0~10_combout\,
	cout => \sumador|Add0~11\);

-- Location: LCCOMB_X39_Y28_N20
\sumador|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~12_combout\ = ((\sumador|e1\(6) $ (\sumador|e2\(6) $ (!\sumador|Add0~11\)))) # (GND)
-- \sumador|Add0~13\ = CARRY((\sumador|e1\(6) & ((\sumador|e2\(6)) # (!\sumador|Add0~11\))) # (!\sumador|e1\(6) & (\sumador|e2\(6) & !\sumador|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(6),
	datab => \sumador|e2\(6),
	datad => VCC,
	cin => \sumador|Add0~11\,
	combout => \sumador|Add0~12_combout\,
	cout => \sumador|Add0~13\);

-- Location: LCCOMB_X39_Y28_N22
\sumador|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~14_combout\ = (\sumador|e2\(7) & ((\sumador|e1\(7) & (\sumador|Add0~13\ & VCC)) # (!\sumador|e1\(7) & (!\sumador|Add0~13\)))) # (!\sumador|e2\(7) & ((\sumador|e1\(7) & (!\sumador|Add0~13\)) # (!\sumador|e1\(7) & ((\sumador|Add0~13\) # 
-- (GND)))))
-- \sumador|Add0~15\ = CARRY((\sumador|e2\(7) & (!\sumador|e1\(7) & !\sumador|Add0~13\)) # (!\sumador|e2\(7) & ((!\sumador|Add0~13\) # (!\sumador|e1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e2\(7),
	datab => \sumador|e1\(7),
	datad => VCC,
	cin => \sumador|Add0~13\,
	combout => \sumador|Add0~14_combout\,
	cout => \sumador|Add0~15\);

-- Location: LCCOMB_X39_Y28_N24
\sumador|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~16_combout\ = ((\sumador|e1\(8) $ (\sumador|e2\(8) $ (!\sumador|Add0~15\)))) # (GND)
-- \sumador|Add0~17\ = CARRY((\sumador|e1\(8) & ((\sumador|e2\(8)) # (!\sumador|Add0~15\))) # (!\sumador|e1\(8) & (\sumador|e2\(8) & !\sumador|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(8),
	datab => \sumador|e2\(8),
	datad => VCC,
	cin => \sumador|Add0~15\,
	combout => \sumador|Add0~16_combout\,
	cout => \sumador|Add0~17\);

-- Location: LCCOMB_X39_Y28_N26
\sumador|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~18_combout\ = (\sumador|e1\(9) & ((\sumador|e2\(9) & (\sumador|Add0~17\ & VCC)) # (!\sumador|e2\(9) & (!\sumador|Add0~17\)))) # (!\sumador|e1\(9) & ((\sumador|e2\(9) & (!\sumador|Add0~17\)) # (!\sumador|e2\(9) & ((\sumador|Add0~17\) # 
-- (GND)))))
-- \sumador|Add0~19\ = CARRY((\sumador|e1\(9) & (!\sumador|e2\(9) & !\sumador|Add0~17\)) # (!\sumador|e1\(9) & ((!\sumador|Add0~17\) # (!\sumador|e2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(9),
	datab => \sumador|e2\(9),
	datad => VCC,
	cin => \sumador|Add0~17\,
	combout => \sumador|Add0~18_combout\,
	cout => \sumador|Add0~19\);

-- Location: LCCOMB_X39_Y28_N28
\sumador|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~20_combout\ = ((\sumador|e1\(10) $ (\sumador|e2\(10) $ (!\sumador|Add0~19\)))) # (GND)
-- \sumador|Add0~21\ = CARRY((\sumador|e1\(10) & ((\sumador|e2\(10)) # (!\sumador|Add0~19\))) # (!\sumador|e1\(10) & (\sumador|e2\(10) & !\sumador|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(10),
	datab => \sumador|e2\(10),
	datad => VCC,
	cin => \sumador|Add0~19\,
	combout => \sumador|Add0~20_combout\,
	cout => \sumador|Add0~21\);

-- Location: LCCOMB_X39_Y28_N30
\sumador|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~22_combout\ = (\sumador|e2\(11) & ((\sumador|e1\(11) & (\sumador|Add0~21\ & VCC)) # (!\sumador|e1\(11) & (!\sumador|Add0~21\)))) # (!\sumador|e2\(11) & ((\sumador|e1\(11) & (!\sumador|Add0~21\)) # (!\sumador|e1\(11) & ((\sumador|Add0~21\) # 
-- (GND)))))
-- \sumador|Add0~23\ = CARRY((\sumador|e2\(11) & (!\sumador|e1\(11) & !\sumador|Add0~21\)) # (!\sumador|e2\(11) & ((!\sumador|Add0~21\) # (!\sumador|e1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e2\(11),
	datab => \sumador|e1\(11),
	datad => VCC,
	cin => \sumador|Add0~21\,
	combout => \sumador|Add0~22_combout\,
	cout => \sumador|Add0~23\);

-- Location: LCCOMB_X39_Y27_N0
\sumador|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~24_combout\ = ((\sumador|e1\(12) $ (\sumador|e2\(12) $ (!\sumador|Add0~23\)))) # (GND)
-- \sumador|Add0~25\ = CARRY((\sumador|e1\(12) & ((\sumador|e2\(12)) # (!\sumador|Add0~23\))) # (!\sumador|e1\(12) & (\sumador|e2\(12) & !\sumador|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(12),
	datab => \sumador|e2\(12),
	datad => VCC,
	cin => \sumador|Add0~23\,
	combout => \sumador|Add0~24_combout\,
	cout => \sumador|Add0~25\);

-- Location: LCCOMB_X39_Y27_N2
\sumador|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~26_combout\ = (\sumador|e1\(13) & ((\sumador|e2\(13) & (\sumador|Add0~25\ & VCC)) # (!\sumador|e2\(13) & (!\sumador|Add0~25\)))) # (!\sumador|e1\(13) & ((\sumador|e2\(13) & (!\sumador|Add0~25\)) # (!\sumador|e2\(13) & ((\sumador|Add0~25\) # 
-- (GND)))))
-- \sumador|Add0~27\ = CARRY((\sumador|e1\(13) & (!\sumador|e2\(13) & !\sumador|Add0~25\)) # (!\sumador|e1\(13) & ((!\sumador|Add0~25\) # (!\sumador|e2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(13),
	datab => \sumador|e2\(13),
	datad => VCC,
	cin => \sumador|Add0~25\,
	combout => \sumador|Add0~26_combout\,
	cout => \sumador|Add0~27\);

-- Location: LCCOMB_X39_Y27_N4
\sumador|Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~28_combout\ = ((\sumador|e1\(14) $ (\sumador|e2\(14) $ (!\sumador|Add0~27\)))) # (GND)
-- \sumador|Add0~29\ = CARRY((\sumador|e1\(14) & ((\sumador|e2\(14)) # (!\sumador|Add0~27\))) # (!\sumador|e1\(14) & (\sumador|e2\(14) & !\sumador|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(14),
	datab => \sumador|e2\(14),
	datad => VCC,
	cin => \sumador|Add0~27\,
	combout => \sumador|Add0~28_combout\,
	cout => \sumador|Add0~29\);

-- Location: LCCOMB_X39_Y27_N6
\sumador|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~30_combout\ = (\sumador|e2\(15) & ((\sumador|e1\(15) & (\sumador|Add0~29\ & VCC)) # (!\sumador|e1\(15) & (!\sumador|Add0~29\)))) # (!\sumador|e2\(15) & ((\sumador|e1\(15) & (!\sumador|Add0~29\)) # (!\sumador|e1\(15) & ((\sumador|Add0~29\) # 
-- (GND)))))
-- \sumador|Add0~31\ = CARRY((\sumador|e2\(15) & (!\sumador|e1\(15) & !\sumador|Add0~29\)) # (!\sumador|e2\(15) & ((!\sumador|Add0~29\) # (!\sumador|e1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e2\(15),
	datab => \sumador|e1\(15),
	datad => VCC,
	cin => \sumador|Add0~29\,
	combout => \sumador|Add0~30_combout\,
	cout => \sumador|Add0~31\);

-- Location: LCCOMB_X35_Y28_N0
\memoria[13][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[13][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(7),
	combout => \memoria[13][7]~feeder_combout\);

-- Location: LCCOMB_X45_Y31_N18
\Decoder0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~25_combout\ = (ads_byte_counter(3) & (ads_byte_counter(2) & \Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(3),
	datac => ads_byte_counter(2),
	datad => \Decoder0~6_combout\,
	combout => \Decoder0~25_combout\);

-- Location: LCCOMB_X42_Y31_N26
\Decoder0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~28_combout\ = (\Decoder0~25_combout\ & (ads_byte_counter(0) & !ads_byte_counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~25_combout\,
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(1),
	combout => \Decoder0~28_combout\);

-- Location: FF_X35_Y28_N1
\memoria[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[13][7]~feeder_combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[13][7]~q\);

-- Location: LCCOMB_X35_Y28_N8
\sumador|b4[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[15]~feeder_combout\ = \memoria[13][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[13][7]~q\,
	combout => \sumador|b4[15]~feeder_combout\);

-- Location: FF_X35_Y28_N9
\sumador|b4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[15]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(15));

-- Location: LCCOMB_X36_Y28_N10
\sumador|s4[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[15]~feeder_combout\ = \sumador|b4\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(15),
	combout => \sumador|s4[15]~feeder_combout\);

-- Location: FF_X36_Y28_N11
\sumador|s4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[15]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(15));

-- Location: LCCOMB_X36_Y28_N0
\sumador|e4[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e4[15]~feeder_combout\ = \sumador|s4\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s4\(15),
	combout => \sumador|e4[15]~feeder_combout\);

-- Location: FF_X36_Y28_N1
\sumador|e4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e4[15]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(15));

-- Location: LCCOMB_X35_Y29_N0
\memoria[10][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[10][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(7),
	combout => \memoria[10][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y31_N12
\Decoder0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~29_combout\ = (\Decoder0~11_combout\ & (!ads_byte_counter(0) & (!ads_byte_counter(4) & ads_byte_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~11_combout\,
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(4),
	datad => ads_byte_counter(1),
	combout => \Decoder0~29_combout\);

-- Location: FF_X35_Y29_N1
\memoria[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[10][7]~feeder_combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[10][7]~q\);

-- Location: LCCOMB_X35_Y29_N24
\sumador|b3[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[15]~feeder_combout\ = \memoria[10][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[10][7]~q\,
	combout => \sumador|b3[15]~feeder_combout\);

-- Location: FF_X35_Y29_N25
\sumador|b3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[15]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(15));

-- Location: LCCOMB_X36_Y29_N20
\sumador|s3[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[15]~feeder_combout\ = \sumador|b3\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(15),
	combout => \sumador|s3[15]~feeder_combout\);

-- Location: FF_X36_Y29_N21
\sumador|s3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[15]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(15));

-- Location: FF_X37_Y27_N5
\sumador|e3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(15),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(15));

-- Location: LCCOMB_X35_Y29_N18
\memoria[10][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[10][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(6),
	combout => \memoria[10][6]~feeder_combout\);

-- Location: FF_X35_Y29_N19
\memoria[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[10][6]~feeder_combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[10][6]~q\);

-- Location: LCCOMB_X35_Y29_N2
\sumador|b3[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[14]~feeder_combout\ = \memoria[10][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[10][6]~q\,
	combout => \sumador|b3[14]~feeder_combout\);

-- Location: FF_X35_Y29_N3
\sumador|b3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[14]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(14));

-- Location: LCCOMB_X36_Y28_N30
\sumador|s3[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[14]~feeder_combout\ = \sumador|b3\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b3\(14),
	combout => \sumador|s3[14]~feeder_combout\);

-- Location: FF_X36_Y28_N31
\sumador|s3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[14]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(14));

-- Location: FF_X36_Y28_N19
\sumador|e3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(14),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(14));

-- Location: LCCOMB_X35_Y28_N10
\memoria[13][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[13][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[13][6]~feeder_combout\);

-- Location: FF_X35_Y28_N11
\memoria[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[13][6]~feeder_combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[13][6]~q\);

-- Location: LCCOMB_X35_Y28_N2
\sumador|b4[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[14]~feeder_combout\ = \memoria[13][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[13][6]~q\,
	combout => \sumador|b4[14]~feeder_combout\);

-- Location: FF_X35_Y28_N3
\sumador|b4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[14]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(14));

-- Location: LCCOMB_X36_Y28_N20
\sumador|s4[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[14]~feeder_combout\ = \sumador|b4\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(14),
	combout => \sumador|s4[14]~feeder_combout\);

-- Location: FF_X36_Y28_N21
\sumador|s4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[14]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(14));

-- Location: FF_X37_Y27_N3
\sumador|e4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(14),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(14));

-- Location: LCCOMB_X35_Y28_N20
\memoria[13][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[13][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[13][5]~feeder_combout\);

-- Location: FF_X35_Y28_N21
\memoria[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[13][5]~feeder_combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[13][5]~q\);

-- Location: LCCOMB_X35_Y28_N12
\sumador|b4[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[13]~feeder_combout\ = \memoria[13][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[13][5]~q\,
	combout => \sumador|b4[13]~feeder_combout\);

-- Location: FF_X35_Y28_N13
\sumador|b4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[13]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(13));

-- Location: LCCOMB_X36_Y28_N8
\sumador|s4[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[13]~feeder_combout\ = \sumador|b4\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(13),
	combout => \sumador|s4[13]~feeder_combout\);

-- Location: FF_X36_Y28_N9
\sumador|s4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[13]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(13));

-- Location: FF_X36_Y28_N13
\sumador|e4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(13),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(13));

-- Location: LCCOMB_X35_Y29_N4
\memoria[10][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[10][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[10][5]~feeder_combout\);

-- Location: FF_X35_Y29_N5
\memoria[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[10][5]~feeder_combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[10][5]~q\);

-- Location: FF_X35_Y29_N13
\sumador|b3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[10][5]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(13));

-- Location: LCCOMB_X36_Y29_N30
\sumador|s3[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[13]~feeder_combout\ = \sumador|b3\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(13),
	combout => \sumador|s3[13]~feeder_combout\);

-- Location: FF_X36_Y29_N31
\sumador|s3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[13]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(13));

-- Location: FF_X37_Y27_N1
\sumador|e3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(13),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(13));

-- Location: LCCOMB_X35_Y28_N30
\memoria[13][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[13][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[13][4]~feeder_combout\);

-- Location: FF_X35_Y28_N31
\memoria[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[13][4]~feeder_combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[13][4]~q\);

-- Location: FF_X35_Y28_N23
\sumador|b4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[13][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(12));

-- Location: LCCOMB_X36_Y28_N2
\sumador|s4[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[12]~feeder_combout\ = \sumador|b4\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(12),
	combout => \sumador|s4[12]~feeder_combout\);

-- Location: FF_X36_Y28_N3
\sumador|s4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[12]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(12));

-- Location: FF_X37_Y28_N31
\sumador|e4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(12),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(12));

-- Location: LCCOMB_X35_Y29_N22
\memoria[10][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[10][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(4),
	combout => \memoria[10][4]~feeder_combout\);

-- Location: FF_X35_Y29_N23
\memoria[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[10][4]~feeder_combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[10][4]~q\);

-- Location: FF_X35_Y29_N7
\sumador|b3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[10][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(12));

-- Location: LCCOMB_X37_Y26_N8
\sumador|s3[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[12]~feeder_combout\ = \sumador|b3\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b3\(12),
	combout => \sumador|s3[12]~feeder_combout\);

-- Location: FF_X37_Y26_N9
\sumador|s3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[12]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(12));

-- Location: FF_X37_Y26_N17
\sumador|e3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(12),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(12));

-- Location: LCCOMB_X35_Y28_N16
\memoria[13][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[13][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(3),
	combout => \memoria[13][3]~feeder_combout\);

-- Location: FF_X35_Y28_N17
\memoria[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[13][3]~feeder_combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[13][3]~q\);

-- Location: LCCOMB_X35_Y28_N24
\sumador|b4[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[11]~feeder_combout\ = \memoria[13][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[13][3]~q\,
	combout => \sumador|b4[11]~feeder_combout\);

-- Location: FF_X35_Y28_N25
\sumador|b4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[11]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(11));

-- Location: LCCOMB_X37_Y26_N2
\sumador|s4[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[11]~feeder_combout\ = \sumador|b4\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(11),
	combout => \sumador|s4[11]~feeder_combout\);

-- Location: FF_X37_Y26_N3
\sumador|s4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[11]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(11));

-- Location: LCCOMB_X37_Y26_N10
\sumador|e4[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e4[11]~feeder_combout\ = \sumador|s4\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s4\(11),
	combout => \sumador|e4[11]~feeder_combout\);

-- Location: FF_X37_Y26_N11
\sumador|e4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e4[11]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(11));

-- Location: LCCOMB_X35_Y29_N8
\memoria[10][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[10][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(3),
	combout => \memoria[10][3]~feeder_combout\);

-- Location: FF_X35_Y29_N9
\memoria[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[10][3]~feeder_combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[10][3]~q\);

-- Location: FF_X35_Y29_N17
\sumador|b3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[10][3]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(11));

-- Location: LCCOMB_X36_Y28_N4
\sumador|s3[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[11]~feeder_combout\ = \sumador|b3\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(11),
	combout => \sumador|s3[11]~feeder_combout\);

-- Location: FF_X36_Y28_N5
\sumador|s3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[11]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(11));

-- Location: FF_X37_Y28_N29
\sumador|e3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(11),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(11));

-- Location: LCCOMB_X35_Y28_N18
\memoria[13][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[13][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(2),
	combout => \memoria[13][2]~feeder_combout\);

-- Location: FF_X35_Y28_N19
\memoria[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[13][2]~feeder_combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[13][2]~q\);

-- Location: LCCOMB_X35_Y28_N26
\sumador|b4[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[10]~feeder_combout\ = \memoria[13][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[13][2]~q\,
	combout => \sumador|b4[10]~feeder_combout\);

-- Location: FF_X35_Y28_N27
\sumador|b4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[10]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(10));

-- Location: FF_X36_Y28_N7
\sumador|s4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b4\(10),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(10));

-- Location: FF_X37_Y28_N27
\sumador|e4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(10),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(10));

-- Location: LCCOMB_X35_Y29_N10
\memoria[10][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[10][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(2),
	combout => \memoria[10][2]~feeder_combout\);

-- Location: FF_X35_Y29_N11
\memoria[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[10][2]~feeder_combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[10][2]~q\);

-- Location: LCCOMB_X35_Y29_N26
\sumador|b3[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[10]~feeder_combout\ = \memoria[10][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[10][2]~q\,
	combout => \sumador|b3[10]~feeder_combout\);

-- Location: FF_X35_Y29_N27
\sumador|b3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[10]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(10));

-- Location: LCCOMB_X37_Y26_N20
\sumador|s3[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[10]~feeder_combout\ = \sumador|b3\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b3\(10),
	combout => \sumador|s3[10]~feeder_combout\);

-- Location: FF_X37_Y26_N21
\sumador|s3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[10]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(10));

-- Location: LCCOMB_X37_Y26_N12
\sumador|e3[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e3[10]~feeder_combout\ = \sumador|s3\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s3\(10),
	combout => \sumador|e3[10]~feeder_combout\);

-- Location: FF_X37_Y26_N13
\sumador|e3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e3[10]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(10));

-- Location: LCCOMB_X35_Y28_N4
\memoria[13][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[13][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[13][1]~feeder_combout\);

-- Location: FF_X35_Y28_N5
\memoria[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[13][1]~feeder_combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[13][1]~q\);

-- Location: FF_X35_Y28_N29
\sumador|b4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[13][1]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(9));

-- Location: LCCOMB_X38_Y29_N24
\sumador|s4[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[9]~feeder_combout\ = \sumador|b4\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(9),
	combout => \sumador|s4[9]~feeder_combout\);

-- Location: FF_X38_Y29_N25
\sumador|s4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[9]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(9));

-- Location: LCCOMB_X38_Y29_N8
\sumador|e4[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e4[9]~feeder_combout\ = \sumador|s4\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s4\(9),
	combout => \sumador|e4[9]~feeder_combout\);

-- Location: FF_X38_Y29_N9
\sumador|e4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e4[9]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(9));

-- Location: LCCOMB_X35_Y29_N20
\memoria[10][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[10][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[10][1]~feeder_combout\);

-- Location: FF_X35_Y29_N21
\memoria[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[10][1]~feeder_combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[10][1]~q\);

-- Location: LCCOMB_X35_Y29_N28
\sumador|b3[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[9]~feeder_combout\ = \memoria[10][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[10][1]~q\,
	combout => \sumador|b3[9]~feeder_combout\);

-- Location: FF_X35_Y29_N29
\sumador|b3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[9]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(9));

-- Location: LCCOMB_X36_Y28_N16
\sumador|s3[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[9]~feeder_combout\ = \sumador|b3\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(9),
	combout => \sumador|s3[9]~feeder_combout\);

-- Location: FF_X36_Y28_N17
\sumador|s3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[9]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(9));

-- Location: FF_X37_Y28_N25
\sumador|e3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(9),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(9));

-- Location: LCCOMB_X35_Y29_N30
\memoria[10][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[10][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(0),
	combout => \memoria[10][0]~feeder_combout\);

-- Location: FF_X35_Y29_N31
\memoria[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[10][0]~feeder_combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[10][0]~q\);

-- Location: FF_X35_Y29_N15
\sumador|b3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[10][0]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(8));

-- Location: LCCOMB_X37_Y30_N6
\sumador|s3[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[8]~feeder_combout\ = \sumador|b3\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(8),
	combout => \sumador|s3[8]~feeder_combout\);

-- Location: FF_X37_Y30_N7
\sumador|s3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[8]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(8));

-- Location: LCCOMB_X37_Y30_N30
\sumador|e3[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e3[8]~feeder_combout\ = \sumador|s3\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s3\(8),
	combout => \sumador|e3[8]~feeder_combout\);

-- Location: FF_X37_Y30_N31
\sumador|e3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e3[8]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(8));

-- Location: LCCOMB_X35_Y28_N6
\memoria[13][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[13][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(0),
	combout => \memoria[13][0]~feeder_combout\);

-- Location: FF_X35_Y28_N7
\memoria[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[13][0]~feeder_combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[13][0]~q\);

-- Location: LCCOMB_X35_Y28_N14
\sumador|b4[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[8]~feeder_combout\ = \memoria[13][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[13][0]~q\,
	combout => \sumador|b4[8]~feeder_combout\);

-- Location: FF_X35_Y28_N15
\sumador|b4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[8]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(8));

-- Location: LCCOMB_X36_Y28_N26
\sumador|s4[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[8]~feeder_combout\ = \sumador|b4\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(8),
	combout => \sumador|s4[8]~feeder_combout\);

-- Location: FF_X36_Y28_N27
\sumador|s4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[8]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(8));

-- Location: FF_X37_Y28_N23
\sumador|e4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(8),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(8));

-- Location: LCCOMB_X41_Y30_N0
\memoria[14][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[14][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(7),
	combout => \memoria[14][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y31_N30
\Decoder0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~30_combout\ = (\Decoder0~25_combout\ & (!ads_byte_counter(0) & ads_byte_counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~25_combout\,
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(1),
	combout => \Decoder0~30_combout\);

-- Location: FF_X41_Y30_N1
\memoria[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[14][7]~feeder_combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[14][7]~q\);

-- Location: LCCOMB_X41_Y30_N8
\sumador|b4[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[7]~feeder_combout\ = \memoria[14][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[14][7]~q\,
	combout => \sumador|b4[7]~feeder_combout\);

-- Location: FF_X41_Y30_N9
\sumador|b4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[7]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(7));

-- Location: LCCOMB_X38_Y29_N2
\sumador|s4[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[7]~feeder_combout\ = \sumador|b4\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b4\(7),
	combout => \sumador|s4[7]~feeder_combout\);

-- Location: FF_X38_Y29_N3
\sumador|s4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[7]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(7));

-- Location: LCCOMB_X38_Y29_N26
\sumador|e4[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e4[7]~feeder_combout\ = \sumador|s4\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s4\(7),
	combout => \sumador|e4[7]~feeder_combout\);

-- Location: FF_X38_Y29_N27
\sumador|e4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e4[7]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(7));

-- Location: LCCOMB_X39_Y30_N24
\memoria[11][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[11][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(7),
	combout => \memoria[11][7]~feeder_combout\);

-- Location: LCCOMB_X42_Y31_N20
\Decoder0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~36_combout\ = (\Decoder0~11_combout\ & (ads_byte_counter(0) & (!ads_byte_counter(4) & ads_byte_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~11_combout\,
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(4),
	datad => ads_byte_counter(1),
	combout => \Decoder0~36_combout\);

-- Location: FF_X39_Y30_N25
\memoria[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[11][7]~feeder_combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[11][7]~q\);

-- Location: LCCOMB_X39_Y30_N8
\sumador|b3[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[7]~feeder_combout\ = \memoria[11][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[11][7]~q\,
	combout => \sumador|b3[7]~feeder_combout\);

-- Location: FF_X39_Y30_N9
\sumador|b3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[7]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(7));

-- Location: LCCOMB_X36_Y28_N28
\sumador|s3[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[7]~feeder_combout\ = \sumador|b3\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(7),
	combout => \sumador|s3[7]~feeder_combout\);

-- Location: FF_X36_Y28_N29
\sumador|s3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[7]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(7));

-- Location: FF_X37_Y28_N21
\sumador|e3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(7),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(7));

-- Location: LCCOMB_X39_Y30_N26
\memoria[11][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[11][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[11][6]~feeder_combout\);

-- Location: FF_X39_Y30_N27
\memoria[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[11][6]~feeder_combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[11][6]~q\);

-- Location: FF_X39_Y30_N11
\sumador|b3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[11][6]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(6));

-- Location: LCCOMB_X38_Y29_N4
\sumador|s3[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[6]~feeder_combout\ = \sumador|b3\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b3\(6),
	combout => \sumador|s3[6]~feeder_combout\);

-- Location: FF_X38_Y29_N5
\sumador|s3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[6]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(6));

-- Location: FF_X38_Y29_N21
\sumador|e3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(6),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(6));

-- Location: LCCOMB_X41_Y30_N2
\memoria[14][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[14][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[14][6]~feeder_combout\);

-- Location: FF_X41_Y30_N3
\memoria[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[14][6]~feeder_combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[14][6]~q\);

-- Location: LCCOMB_X41_Y30_N26
\sumador|b4[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[6]~feeder_combout\ = \memoria[14][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[14][6]~q\,
	combout => \sumador|b4[6]~feeder_combout\);

-- Location: FF_X41_Y30_N27
\sumador|b4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[6]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(6));

-- Location: LCCOMB_X40_Y30_N30
\sumador|s4[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[6]~feeder_combout\ = \sumador|b4\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(6),
	combout => \sumador|s4[6]~feeder_combout\);

-- Location: FF_X40_Y30_N31
\sumador|s4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[6]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(6));

-- Location: FF_X37_Y28_N19
\sumador|e4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(6),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(6));

-- Location: LCCOMB_X41_Y30_N20
\memoria[14][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[14][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[14][5]~feeder_combout\);

-- Location: FF_X41_Y30_N21
\memoria[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[14][5]~feeder_combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[14][5]~q\);

-- Location: LCCOMB_X41_Y30_N4
\sumador|b4[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[5]~feeder_combout\ = \memoria[14][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[14][5]~q\,
	combout => \sumador|b4[5]~feeder_combout\);

-- Location: FF_X41_Y30_N5
\sumador|b4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[5]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(5));

-- Location: LCCOMB_X38_Y29_N22
\sumador|s4[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[5]~feeder_combout\ = \sumador|b4\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(5),
	combout => \sumador|s4[5]~feeder_combout\);

-- Location: FF_X38_Y29_N23
\sumador|s4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[5]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(5));

-- Location: FF_X38_Y29_N15
\sumador|e4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(5),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(5));

-- Location: LCCOMB_X39_Y30_N20
\memoria[11][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[11][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[11][5]~feeder_combout\);

-- Location: FF_X39_Y30_N21
\memoria[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[11][5]~feeder_combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[11][5]~q\);

-- Location: LCCOMB_X39_Y30_N12
\sumador|b3[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[5]~feeder_combout\ = \memoria[11][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[11][5]~q\,
	combout => \sumador|b3[5]~feeder_combout\);

-- Location: FF_X39_Y30_N13
\sumador|b3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[5]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(5));

-- Location: LCCOMB_X40_Y30_N24
\sumador|s3[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[5]~feeder_combout\ = \sumador|b3\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(5),
	combout => \sumador|s3[5]~feeder_combout\);

-- Location: FF_X40_Y30_N25
\sumador|s3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[5]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(5));

-- Location: FF_X37_Y28_N17
\sumador|e3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(5),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(5));

-- Location: LCCOMB_X41_Y30_N30
\memoria[14][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[14][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[14][4]~feeder_combout\);

-- Location: FF_X41_Y30_N31
\memoria[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[14][4]~feeder_combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[14][4]~q\);

-- Location: FF_X41_Y30_N15
\sumador|b4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[14][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(4));

-- Location: FF_X40_Y30_N19
\sumador|s4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b4\(4),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(4));

-- Location: FF_X37_Y28_N15
\sumador|e4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(4),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(4));

-- Location: LCCOMB_X39_Y30_N22
\memoria[11][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[11][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[11][4]~feeder_combout\);

-- Location: FF_X39_Y30_N23
\memoria[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[11][4]~feeder_combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[11][4]~q\);

-- Location: FF_X39_Y30_N31
\sumador|b3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[11][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(4));

-- Location: LCCOMB_X38_Y29_N0
\sumador|s3[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[4]~feeder_combout\ = \sumador|b3\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b3\(4),
	combout => \sumador|s3[4]~feeder_combout\);

-- Location: FF_X38_Y29_N1
\sumador|s3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[4]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(4));

-- Location: LCCOMB_X38_Y29_N16
\sumador|e3[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e3[4]~feeder_combout\ = \sumador|s3\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s3\(4),
	combout => \sumador|e3[4]~feeder_combout\);

-- Location: FF_X38_Y29_N17
\sumador|e3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e3[4]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(4));

-- Location: FF_X39_Y30_N17
\memoria[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|do_buffer_reg\(3),
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[11][3]~q\);

-- Location: LCCOMB_X39_Y30_N0
\sumador|b3[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[3]~feeder_combout\ = \memoria[11][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[11][3]~q\,
	combout => \sumador|b3[3]~feeder_combout\);

-- Location: FF_X39_Y30_N1
\sumador|b3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[3]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(3));

-- Location: FF_X40_Y30_N7
\sumador|s3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b3\(3),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(3));

-- Location: FF_X37_Y28_N13
\sumador|e3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(3),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(3));

-- Location: LCCOMB_X41_Y30_N16
\memoria[14][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[14][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(3),
	combout => \memoria[14][3]~feeder_combout\);

-- Location: FF_X41_Y30_N17
\memoria[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[14][3]~feeder_combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[14][3]~q\);

-- Location: LCCOMB_X41_Y30_N24
\sumador|b4[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[3]~feeder_combout\ = \memoria[14][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[14][3]~q\,
	combout => \sumador|b4[3]~feeder_combout\);

-- Location: FF_X41_Y30_N25
\sumador|b4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[3]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(3));

-- Location: LCCOMB_X40_Y30_N12
\sumador|s4[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[3]~feeder_combout\ = \sumador|b4\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(3),
	combout => \sumador|s4[3]~feeder_combout\);

-- Location: FF_X40_Y30_N13
\sumador|s4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[3]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(3));

-- Location: LCCOMB_X40_Y30_N0
\sumador|e4[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e4[3]~feeder_combout\ = \sumador|s4\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s4\(3),
	combout => \sumador|e4[3]~feeder_combout\);

-- Location: FF_X40_Y30_N1
\sumador|e4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e4[3]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(3));

-- Location: LCCOMB_X41_Y30_N10
\memoria[14][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[14][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(2),
	combout => \memoria[14][2]~feeder_combout\);

-- Location: FF_X41_Y30_N11
\memoria[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[14][2]~feeder_combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[14][2]~q\);

-- Location: LCCOMB_X41_Y30_N18
\sumador|b4[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[2]~feeder_combout\ = \memoria[14][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[14][2]~q\,
	combout => \sumador|b4[2]~feeder_combout\);

-- Location: FF_X41_Y30_N19
\sumador|b4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[2]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(2));

-- Location: LCCOMB_X37_Y28_N4
\sumador|s4[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[2]~feeder_combout\ = \sumador|b4\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(2),
	combout => \sumador|s4[2]~feeder_combout\);

-- Location: FF_X37_Y28_N5
\sumador|s4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[2]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(2));

-- Location: FF_X37_Y28_N11
\sumador|e4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(2),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(2));

-- Location: LCCOMB_X39_Y30_N2
\memoria[11][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[11][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(2),
	combout => \memoria[11][2]~feeder_combout\);

-- Location: FF_X39_Y30_N3
\memoria[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[11][2]~feeder_combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[11][2]~q\);

-- Location: LCCOMB_X39_Y30_N18
\sumador|b3[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[2]~feeder_combout\ = \memoria[11][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[11][2]~q\,
	combout => \sumador|b3[2]~feeder_combout\);

-- Location: FF_X39_Y30_N19
\sumador|b3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[2]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(2));

-- Location: LCCOMB_X38_Y29_N10
\sumador|s3[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[2]~feeder_combout\ = \sumador|b3\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(2),
	combout => \sumador|s3[2]~feeder_combout\);

-- Location: FF_X38_Y29_N11
\sumador|s3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[2]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(2));

-- Location: LCCOMB_X38_Y29_N18
\sumador|e3[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e3[2]~feeder_combout\ = \sumador|s3\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s3\(2),
	combout => \sumador|e3[2]~feeder_combout\);

-- Location: FF_X38_Y29_N19
\sumador|e3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e3[2]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(2));

-- Location: LCCOMB_X39_Y30_N28
\memoria[11][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[11][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[11][1]~feeder_combout\);

-- Location: FF_X39_Y30_N29
\memoria[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[11][1]~feeder_combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[11][1]~q\);

-- Location: LCCOMB_X39_Y30_N4
\sumador|b3[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[1]~feeder_combout\ = \memoria[11][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[11][1]~q\,
	combout => \sumador|b3[1]~feeder_combout\);

-- Location: FF_X39_Y30_N5
\sumador|b3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[1]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(1));

-- Location: LCCOMB_X37_Y28_N2
\sumador|s3[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[1]~feeder_combout\ = \sumador|b3\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(1),
	combout => \sumador|s3[1]~feeder_combout\);

-- Location: FF_X37_Y28_N3
\sumador|s3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[1]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(1));

-- Location: FF_X37_Y28_N9
\sumador|e3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(1),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(1));

-- Location: LCCOMB_X41_Y30_N28
\memoria[14][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[14][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[14][1]~feeder_combout\);

-- Location: FF_X41_Y30_N29
\memoria[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[14][1]~feeder_combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[14][1]~q\);

-- Location: LCCOMB_X41_Y30_N12
\sumador|b4[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[1]~feeder_combout\ = \memoria[14][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[14][1]~q\,
	combout => \sumador|b4[1]~feeder_combout\);

-- Location: FF_X41_Y30_N13
\sumador|b4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[1]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(1));

-- Location: FF_X40_Y30_N17
\sumador|s4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b4\(1),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(1));

-- Location: LCCOMB_X40_Y30_N26
\sumador|e4[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e4[1]~feeder_combout\ = \sumador|s4\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s4\(1),
	combout => \sumador|e4[1]~feeder_combout\);

-- Location: FF_X40_Y30_N27
\sumador|e4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e4[1]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(1));

-- Location: LCCOMB_X41_Y30_N6
\memoria[14][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[14][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(0),
	combout => \memoria[14][0]~feeder_combout\);

-- Location: FF_X41_Y30_N7
\memoria[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[14][0]~feeder_combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[14][0]~q\);

-- Location: LCCOMB_X41_Y30_N22
\sumador|b4[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[0]~feeder_combout\ = \memoria[14][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[14][0]~q\,
	combout => \sumador|b4[0]~feeder_combout\);

-- Location: FF_X41_Y30_N23
\sumador|b4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[0]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(0));

-- Location: LCCOMB_X37_Y28_N0
\sumador|s4[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[0]~feeder_combout\ = \sumador|b4\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(0),
	combout => \sumador|s4[0]~feeder_combout\);

-- Location: FF_X37_Y28_N1
\sumador|s4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[0]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(0));

-- Location: FF_X37_Y28_N7
\sumador|e4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(0),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(0));

-- Location: FF_X39_Y30_N7
\memoria[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|do_buffer_reg\(0),
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[11][0]~q\);

-- Location: LCCOMB_X39_Y30_N14
\sumador|b3[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[0]~feeder_combout\ = \memoria[11][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[11][0]~q\,
	combout => \sumador|b3[0]~feeder_combout\);

-- Location: FF_X39_Y30_N15
\sumador|b3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[0]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(0));

-- Location: LCCOMB_X40_Y30_N2
\sumador|s3[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[0]~feeder_combout\ = \sumador|b3\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(0),
	combout => \sumador|s3[0]~feeder_combout\);

-- Location: FF_X40_Y30_N3
\sumador|s3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[0]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(0));

-- Location: LCCOMB_X40_Y30_N4
\sumador|e3[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e3[0]~feeder_combout\ = \sumador|s3\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s3\(0),
	combout => \sumador|e3[0]~feeder_combout\);

-- Location: FF_X40_Y30_N5
\sumador|e3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e3[0]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(0));

-- Location: LCCOMB_X37_Y28_N6
\sumador|Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~0_combout\ = (\sumador|e4\(0) & (\sumador|e3\(0) $ (VCC))) # (!\sumador|e4\(0) & (\sumador|e3\(0) & VCC))
-- \sumador|Add1~1\ = CARRY((\sumador|e4\(0) & \sumador|e3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(0),
	datab => \sumador|e3\(0),
	datad => VCC,
	combout => \sumador|Add1~0_combout\,
	cout => \sumador|Add1~1\);

-- Location: LCCOMB_X37_Y28_N8
\sumador|Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~2_combout\ = (\sumador|e3\(1) & ((\sumador|e4\(1) & (\sumador|Add1~1\ & VCC)) # (!\sumador|e4\(1) & (!\sumador|Add1~1\)))) # (!\sumador|e3\(1) & ((\sumador|e4\(1) & (!\sumador|Add1~1\)) # (!\sumador|e4\(1) & ((\sumador|Add1~1\) # (GND)))))
-- \sumador|Add1~3\ = CARRY((\sumador|e3\(1) & (!\sumador|e4\(1) & !\sumador|Add1~1\)) # (!\sumador|e3\(1) & ((!\sumador|Add1~1\) # (!\sumador|e4\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e3\(1),
	datab => \sumador|e4\(1),
	datad => VCC,
	cin => \sumador|Add1~1\,
	combout => \sumador|Add1~2_combout\,
	cout => \sumador|Add1~3\);

-- Location: LCCOMB_X37_Y28_N10
\sumador|Add1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~4_combout\ = ((\sumador|e4\(2) $ (\sumador|e3\(2) $ (!\sumador|Add1~3\)))) # (GND)
-- \sumador|Add1~5\ = CARRY((\sumador|e4\(2) & ((\sumador|e3\(2)) # (!\sumador|Add1~3\))) # (!\sumador|e4\(2) & (\sumador|e3\(2) & !\sumador|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(2),
	datab => \sumador|e3\(2),
	datad => VCC,
	cin => \sumador|Add1~3\,
	combout => \sumador|Add1~4_combout\,
	cout => \sumador|Add1~5\);

-- Location: LCCOMB_X37_Y28_N12
\sumador|Add1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~6_combout\ = (\sumador|e3\(3) & ((\sumador|e4\(3) & (\sumador|Add1~5\ & VCC)) # (!\sumador|e4\(3) & (!\sumador|Add1~5\)))) # (!\sumador|e3\(3) & ((\sumador|e4\(3) & (!\sumador|Add1~5\)) # (!\sumador|e4\(3) & ((\sumador|Add1~5\) # (GND)))))
-- \sumador|Add1~7\ = CARRY((\sumador|e3\(3) & (!\sumador|e4\(3) & !\sumador|Add1~5\)) # (!\sumador|e3\(3) & ((!\sumador|Add1~5\) # (!\sumador|e4\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e3\(3),
	datab => \sumador|e4\(3),
	datad => VCC,
	cin => \sumador|Add1~5\,
	combout => \sumador|Add1~6_combout\,
	cout => \sumador|Add1~7\);

-- Location: LCCOMB_X37_Y28_N14
\sumador|Add1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~8_combout\ = ((\sumador|e4\(4) $ (\sumador|e3\(4) $ (!\sumador|Add1~7\)))) # (GND)
-- \sumador|Add1~9\ = CARRY((\sumador|e4\(4) & ((\sumador|e3\(4)) # (!\sumador|Add1~7\))) # (!\sumador|e4\(4) & (\sumador|e3\(4) & !\sumador|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(4),
	datab => \sumador|e3\(4),
	datad => VCC,
	cin => \sumador|Add1~7\,
	combout => \sumador|Add1~8_combout\,
	cout => \sumador|Add1~9\);

-- Location: LCCOMB_X37_Y28_N16
\sumador|Add1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~10_combout\ = (\sumador|e4\(5) & ((\sumador|e3\(5) & (\sumador|Add1~9\ & VCC)) # (!\sumador|e3\(5) & (!\sumador|Add1~9\)))) # (!\sumador|e4\(5) & ((\sumador|e3\(5) & (!\sumador|Add1~9\)) # (!\sumador|e3\(5) & ((\sumador|Add1~9\) # (GND)))))
-- \sumador|Add1~11\ = CARRY((\sumador|e4\(5) & (!\sumador|e3\(5) & !\sumador|Add1~9\)) # (!\sumador|e4\(5) & ((!\sumador|Add1~9\) # (!\sumador|e3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(5),
	datab => \sumador|e3\(5),
	datad => VCC,
	cin => \sumador|Add1~9\,
	combout => \sumador|Add1~10_combout\,
	cout => \sumador|Add1~11\);

-- Location: LCCOMB_X37_Y28_N18
\sumador|Add1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~12_combout\ = ((\sumador|e3\(6) $ (\sumador|e4\(6) $ (!\sumador|Add1~11\)))) # (GND)
-- \sumador|Add1~13\ = CARRY((\sumador|e3\(6) & ((\sumador|e4\(6)) # (!\sumador|Add1~11\))) # (!\sumador|e3\(6) & (\sumador|e4\(6) & !\sumador|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e3\(6),
	datab => \sumador|e4\(6),
	datad => VCC,
	cin => \sumador|Add1~11\,
	combout => \sumador|Add1~12_combout\,
	cout => \sumador|Add1~13\);

-- Location: LCCOMB_X37_Y28_N20
\sumador|Add1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~14_combout\ = (\sumador|e4\(7) & ((\sumador|e3\(7) & (\sumador|Add1~13\ & VCC)) # (!\sumador|e3\(7) & (!\sumador|Add1~13\)))) # (!\sumador|e4\(7) & ((\sumador|e3\(7) & (!\sumador|Add1~13\)) # (!\sumador|e3\(7) & ((\sumador|Add1~13\) # 
-- (GND)))))
-- \sumador|Add1~15\ = CARRY((\sumador|e4\(7) & (!\sumador|e3\(7) & !\sumador|Add1~13\)) # (!\sumador|e4\(7) & ((!\sumador|Add1~13\) # (!\sumador|e3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(7),
	datab => \sumador|e3\(7),
	datad => VCC,
	cin => \sumador|Add1~13\,
	combout => \sumador|Add1~14_combout\,
	cout => \sumador|Add1~15\);

-- Location: LCCOMB_X37_Y28_N22
\sumador|Add1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~16_combout\ = ((\sumador|e3\(8) $ (\sumador|e4\(8) $ (!\sumador|Add1~15\)))) # (GND)
-- \sumador|Add1~17\ = CARRY((\sumador|e3\(8) & ((\sumador|e4\(8)) # (!\sumador|Add1~15\))) # (!\sumador|e3\(8) & (\sumador|e4\(8) & !\sumador|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e3\(8),
	datab => \sumador|e4\(8),
	datad => VCC,
	cin => \sumador|Add1~15\,
	combout => \sumador|Add1~16_combout\,
	cout => \sumador|Add1~17\);

-- Location: LCCOMB_X37_Y28_N24
\sumador|Add1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~18_combout\ = (\sumador|e4\(9) & ((\sumador|e3\(9) & (\sumador|Add1~17\ & VCC)) # (!\sumador|e3\(9) & (!\sumador|Add1~17\)))) # (!\sumador|e4\(9) & ((\sumador|e3\(9) & (!\sumador|Add1~17\)) # (!\sumador|e3\(9) & ((\sumador|Add1~17\) # 
-- (GND)))))
-- \sumador|Add1~19\ = CARRY((\sumador|e4\(9) & (!\sumador|e3\(9) & !\sumador|Add1~17\)) # (!\sumador|e4\(9) & ((!\sumador|Add1~17\) # (!\sumador|e3\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(9),
	datab => \sumador|e3\(9),
	datad => VCC,
	cin => \sumador|Add1~17\,
	combout => \sumador|Add1~18_combout\,
	cout => \sumador|Add1~19\);

-- Location: LCCOMB_X37_Y28_N26
\sumador|Add1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~20_combout\ = ((\sumador|e4\(10) $ (\sumador|e3\(10) $ (!\sumador|Add1~19\)))) # (GND)
-- \sumador|Add1~21\ = CARRY((\sumador|e4\(10) & ((\sumador|e3\(10)) # (!\sumador|Add1~19\))) # (!\sumador|e4\(10) & (\sumador|e3\(10) & !\sumador|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(10),
	datab => \sumador|e3\(10),
	datad => VCC,
	cin => \sumador|Add1~19\,
	combout => \sumador|Add1~20_combout\,
	cout => \sumador|Add1~21\);

-- Location: LCCOMB_X37_Y28_N28
\sumador|Add1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~22_combout\ = (\sumador|e4\(11) & ((\sumador|e3\(11) & (\sumador|Add1~21\ & VCC)) # (!\sumador|e3\(11) & (!\sumador|Add1~21\)))) # (!\sumador|e4\(11) & ((\sumador|e3\(11) & (!\sumador|Add1~21\)) # (!\sumador|e3\(11) & ((\sumador|Add1~21\) # 
-- (GND)))))
-- \sumador|Add1~23\ = CARRY((\sumador|e4\(11) & (!\sumador|e3\(11) & !\sumador|Add1~21\)) # (!\sumador|e4\(11) & ((!\sumador|Add1~21\) # (!\sumador|e3\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(11),
	datab => \sumador|e3\(11),
	datad => VCC,
	cin => \sumador|Add1~21\,
	combout => \sumador|Add1~22_combout\,
	cout => \sumador|Add1~23\);

-- Location: LCCOMB_X37_Y28_N30
\sumador|Add1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~24_combout\ = ((\sumador|e4\(12) $ (\sumador|e3\(12) $ (!\sumador|Add1~23\)))) # (GND)
-- \sumador|Add1~25\ = CARRY((\sumador|e4\(12) & ((\sumador|e3\(12)) # (!\sumador|Add1~23\))) # (!\sumador|e4\(12) & (\sumador|e3\(12) & !\sumador|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(12),
	datab => \sumador|e3\(12),
	datad => VCC,
	cin => \sumador|Add1~23\,
	combout => \sumador|Add1~24_combout\,
	cout => \sumador|Add1~25\);

-- Location: LCCOMB_X37_Y27_N0
\sumador|Add1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~26_combout\ = (\sumador|e4\(13) & ((\sumador|e3\(13) & (\sumador|Add1~25\ & VCC)) # (!\sumador|e3\(13) & (!\sumador|Add1~25\)))) # (!\sumador|e4\(13) & ((\sumador|e3\(13) & (!\sumador|Add1~25\)) # (!\sumador|e3\(13) & ((\sumador|Add1~25\) # 
-- (GND)))))
-- \sumador|Add1~27\ = CARRY((\sumador|e4\(13) & (!\sumador|e3\(13) & !\sumador|Add1~25\)) # (!\sumador|e4\(13) & ((!\sumador|Add1~25\) # (!\sumador|e3\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(13),
	datab => \sumador|e3\(13),
	datad => VCC,
	cin => \sumador|Add1~25\,
	combout => \sumador|Add1~26_combout\,
	cout => \sumador|Add1~27\);

-- Location: LCCOMB_X37_Y27_N2
\sumador|Add1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~28_combout\ = ((\sumador|e3\(14) $ (\sumador|e4\(14) $ (!\sumador|Add1~27\)))) # (GND)
-- \sumador|Add1~29\ = CARRY((\sumador|e3\(14) & ((\sumador|e4\(14)) # (!\sumador|Add1~27\))) # (!\sumador|e3\(14) & (\sumador|e4\(14) & !\sumador|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e3\(14),
	datab => \sumador|e4\(14),
	datad => VCC,
	cin => \sumador|Add1~27\,
	combout => \sumador|Add1~28_combout\,
	cout => \sumador|Add1~29\);

-- Location: LCCOMB_X37_Y27_N4
\sumador|Add1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~30_combout\ = (\sumador|e4\(15) & ((\sumador|e3\(15) & (\sumador|Add1~29\ & VCC)) # (!\sumador|e3\(15) & (!\sumador|Add1~29\)))) # (!\sumador|e4\(15) & ((\sumador|e3\(15) & (!\sumador|Add1~29\)) # (!\sumador|e3\(15) & ((\sumador|Add1~29\) # 
-- (GND)))))
-- \sumador|Add1~31\ = CARRY((\sumador|e4\(15) & (!\sumador|e3\(15) & !\sumador|Add1~29\)) # (!\sumador|e4\(15) & ((!\sumador|Add1~29\) # (!\sumador|e3\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(15),
	datab => \sumador|e3\(15),
	datad => VCC,
	cin => \sumador|Add1~29\,
	combout => \sumador|Add1~30_combout\,
	cout => \sumador|Add1~31\);

-- Location: LCCOMB_X38_Y28_N6
\sumador|ps1[0]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[0]~26_combout\ = (\sumador|Add1~0_combout\ & (\sumador|Add0~0_combout\ $ (VCC))) # (!\sumador|Add1~0_combout\ & (\sumador|Add0~0_combout\ & VCC))
-- \sumador|ps1[0]~27\ = CARRY((\sumador|Add1~0_combout\ & \sumador|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~0_combout\,
	datab => \sumador|Add0~0_combout\,
	datad => VCC,
	combout => \sumador|ps1[0]~26_combout\,
	cout => \sumador|ps1[0]~27\);

-- Location: LCCOMB_X38_Y28_N8
\sumador|ps1[1]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[1]~28_combout\ = (\sumador|Add1~2_combout\ & ((\sumador|Add0~2_combout\ & (\sumador|ps1[0]~27\ & VCC)) # (!\sumador|Add0~2_combout\ & (!\sumador|ps1[0]~27\)))) # (!\sumador|Add1~2_combout\ & ((\sumador|Add0~2_combout\ & 
-- (!\sumador|ps1[0]~27\)) # (!\sumador|Add0~2_combout\ & ((\sumador|ps1[0]~27\) # (GND)))))
-- \sumador|ps1[1]~29\ = CARRY((\sumador|Add1~2_combout\ & (!\sumador|Add0~2_combout\ & !\sumador|ps1[0]~27\)) # (!\sumador|Add1~2_combout\ & ((!\sumador|ps1[0]~27\) # (!\sumador|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~2_combout\,
	datab => \sumador|Add0~2_combout\,
	datad => VCC,
	cin => \sumador|ps1[0]~27\,
	combout => \sumador|ps1[1]~28_combout\,
	cout => \sumador|ps1[1]~29\);

-- Location: LCCOMB_X38_Y28_N10
\sumador|ps1[2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[2]~30_combout\ = ((\sumador|Add1~4_combout\ $ (\sumador|Add0~4_combout\ $ (!\sumador|ps1[1]~29\)))) # (GND)
-- \sumador|ps1[2]~31\ = CARRY((\sumador|Add1~4_combout\ & ((\sumador|Add0~4_combout\) # (!\sumador|ps1[1]~29\))) # (!\sumador|Add1~4_combout\ & (\sumador|Add0~4_combout\ & !\sumador|ps1[1]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~4_combout\,
	datab => \sumador|Add0~4_combout\,
	datad => VCC,
	cin => \sumador|ps1[1]~29\,
	combout => \sumador|ps1[2]~30_combout\,
	cout => \sumador|ps1[2]~31\);

-- Location: LCCOMB_X38_Y28_N12
\sumador|ps1[3]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[3]~32_combout\ = (\sumador|Add1~6_combout\ & ((\sumador|Add0~6_combout\ & (\sumador|ps1[2]~31\ & VCC)) # (!\sumador|Add0~6_combout\ & (!\sumador|ps1[2]~31\)))) # (!\sumador|Add1~6_combout\ & ((\sumador|Add0~6_combout\ & 
-- (!\sumador|ps1[2]~31\)) # (!\sumador|Add0~6_combout\ & ((\sumador|ps1[2]~31\) # (GND)))))
-- \sumador|ps1[3]~33\ = CARRY((\sumador|Add1~6_combout\ & (!\sumador|Add0~6_combout\ & !\sumador|ps1[2]~31\)) # (!\sumador|Add1~6_combout\ & ((!\sumador|ps1[2]~31\) # (!\sumador|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~6_combout\,
	datab => \sumador|Add0~6_combout\,
	datad => VCC,
	cin => \sumador|ps1[2]~31\,
	combout => \sumador|ps1[3]~32_combout\,
	cout => \sumador|ps1[3]~33\);

-- Location: LCCOMB_X38_Y28_N14
\sumador|ps1[4]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[4]~34_combout\ = ((\sumador|Add1~8_combout\ $ (\sumador|Add0~8_combout\ $ (!\sumador|ps1[3]~33\)))) # (GND)
-- \sumador|ps1[4]~35\ = CARRY((\sumador|Add1~8_combout\ & ((\sumador|Add0~8_combout\) # (!\sumador|ps1[3]~33\))) # (!\sumador|Add1~8_combout\ & (\sumador|Add0~8_combout\ & !\sumador|ps1[3]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~8_combout\,
	datab => \sumador|Add0~8_combout\,
	datad => VCC,
	cin => \sumador|ps1[3]~33\,
	combout => \sumador|ps1[4]~34_combout\,
	cout => \sumador|ps1[4]~35\);

-- Location: LCCOMB_X38_Y28_N16
\sumador|ps1[5]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[5]~36_combout\ = (\sumador|Add1~10_combout\ & ((\sumador|Add0~10_combout\ & (\sumador|ps1[4]~35\ & VCC)) # (!\sumador|Add0~10_combout\ & (!\sumador|ps1[4]~35\)))) # (!\sumador|Add1~10_combout\ & ((\sumador|Add0~10_combout\ & 
-- (!\sumador|ps1[4]~35\)) # (!\sumador|Add0~10_combout\ & ((\sumador|ps1[4]~35\) # (GND)))))
-- \sumador|ps1[5]~37\ = CARRY((\sumador|Add1~10_combout\ & (!\sumador|Add0~10_combout\ & !\sumador|ps1[4]~35\)) # (!\sumador|Add1~10_combout\ & ((!\sumador|ps1[4]~35\) # (!\sumador|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~10_combout\,
	datab => \sumador|Add0~10_combout\,
	datad => VCC,
	cin => \sumador|ps1[4]~35\,
	combout => \sumador|ps1[5]~36_combout\,
	cout => \sumador|ps1[5]~37\);

-- Location: LCCOMB_X38_Y28_N18
\sumador|ps1[6]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[6]~38_combout\ = ((\sumador|Add0~12_combout\ $ (\sumador|Add1~12_combout\ $ (!\sumador|ps1[5]~37\)))) # (GND)
-- \sumador|ps1[6]~39\ = CARRY((\sumador|Add0~12_combout\ & ((\sumador|Add1~12_combout\) # (!\sumador|ps1[5]~37\))) # (!\sumador|Add0~12_combout\ & (\sumador|Add1~12_combout\ & !\sumador|ps1[5]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add0~12_combout\,
	datab => \sumador|Add1~12_combout\,
	datad => VCC,
	cin => \sumador|ps1[5]~37\,
	combout => \sumador|ps1[6]~38_combout\,
	cout => \sumador|ps1[6]~39\);

-- Location: LCCOMB_X38_Y28_N20
\sumador|ps1[7]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[7]~40_combout\ = (\sumador|Add0~14_combout\ & ((\sumador|Add1~14_combout\ & (\sumador|ps1[6]~39\ & VCC)) # (!\sumador|Add1~14_combout\ & (!\sumador|ps1[6]~39\)))) # (!\sumador|Add0~14_combout\ & ((\sumador|Add1~14_combout\ & 
-- (!\sumador|ps1[6]~39\)) # (!\sumador|Add1~14_combout\ & ((\sumador|ps1[6]~39\) # (GND)))))
-- \sumador|ps1[7]~41\ = CARRY((\sumador|Add0~14_combout\ & (!\sumador|Add1~14_combout\ & !\sumador|ps1[6]~39\)) # (!\sumador|Add0~14_combout\ & ((!\sumador|ps1[6]~39\) # (!\sumador|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add0~14_combout\,
	datab => \sumador|Add1~14_combout\,
	datad => VCC,
	cin => \sumador|ps1[6]~39\,
	combout => \sumador|ps1[7]~40_combout\,
	cout => \sumador|ps1[7]~41\);

-- Location: LCCOMB_X38_Y28_N22
\sumador|ps1[8]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[8]~42_combout\ = ((\sumador|Add0~16_combout\ $ (\sumador|Add1~16_combout\ $ (!\sumador|ps1[7]~41\)))) # (GND)
-- \sumador|ps1[8]~43\ = CARRY((\sumador|Add0~16_combout\ & ((\sumador|Add1~16_combout\) # (!\sumador|ps1[7]~41\))) # (!\sumador|Add0~16_combout\ & (\sumador|Add1~16_combout\ & !\sumador|ps1[7]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add0~16_combout\,
	datab => \sumador|Add1~16_combout\,
	datad => VCC,
	cin => \sumador|ps1[7]~41\,
	combout => \sumador|ps1[8]~42_combout\,
	cout => \sumador|ps1[8]~43\);

-- Location: LCCOMB_X38_Y28_N24
\sumador|ps1[9]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[9]~44_combout\ = (\sumador|Add1~18_combout\ & ((\sumador|Add0~18_combout\ & (\sumador|ps1[8]~43\ & VCC)) # (!\sumador|Add0~18_combout\ & (!\sumador|ps1[8]~43\)))) # (!\sumador|Add1~18_combout\ & ((\sumador|Add0~18_combout\ & 
-- (!\sumador|ps1[8]~43\)) # (!\sumador|Add0~18_combout\ & ((\sumador|ps1[8]~43\) # (GND)))))
-- \sumador|ps1[9]~45\ = CARRY((\sumador|Add1~18_combout\ & (!\sumador|Add0~18_combout\ & !\sumador|ps1[8]~43\)) # (!\sumador|Add1~18_combout\ & ((!\sumador|ps1[8]~43\) # (!\sumador|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~18_combout\,
	datab => \sumador|Add0~18_combout\,
	datad => VCC,
	cin => \sumador|ps1[8]~43\,
	combout => \sumador|ps1[9]~44_combout\,
	cout => \sumador|ps1[9]~45\);

-- Location: LCCOMB_X38_Y28_N26
\sumador|ps1[10]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[10]~46_combout\ = ((\sumador|Add1~20_combout\ $ (\sumador|Add0~20_combout\ $ (!\sumador|ps1[9]~45\)))) # (GND)
-- \sumador|ps1[10]~47\ = CARRY((\sumador|Add1~20_combout\ & ((\sumador|Add0~20_combout\) # (!\sumador|ps1[9]~45\))) # (!\sumador|Add1~20_combout\ & (\sumador|Add0~20_combout\ & !\sumador|ps1[9]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~20_combout\,
	datab => \sumador|Add0~20_combout\,
	datad => VCC,
	cin => \sumador|ps1[9]~45\,
	combout => \sumador|ps1[10]~46_combout\,
	cout => \sumador|ps1[10]~47\);

-- Location: LCCOMB_X38_Y28_N28
\sumador|ps1[11]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[11]~48_combout\ = (\sumador|Add0~22_combout\ & ((\sumador|Add1~22_combout\ & (\sumador|ps1[10]~47\ & VCC)) # (!\sumador|Add1~22_combout\ & (!\sumador|ps1[10]~47\)))) # (!\sumador|Add0~22_combout\ & ((\sumador|Add1~22_combout\ & 
-- (!\sumador|ps1[10]~47\)) # (!\sumador|Add1~22_combout\ & ((\sumador|ps1[10]~47\) # (GND)))))
-- \sumador|ps1[11]~49\ = CARRY((\sumador|Add0~22_combout\ & (!\sumador|Add1~22_combout\ & !\sumador|ps1[10]~47\)) # (!\sumador|Add0~22_combout\ & ((!\sumador|ps1[10]~47\) # (!\sumador|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add0~22_combout\,
	datab => \sumador|Add1~22_combout\,
	datad => VCC,
	cin => \sumador|ps1[10]~47\,
	combout => \sumador|ps1[11]~48_combout\,
	cout => \sumador|ps1[11]~49\);

-- Location: LCCOMB_X38_Y28_N30
\sumador|ps1[12]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[12]~50_combout\ = ((\sumador|Add0~24_combout\ $ (\sumador|Add1~24_combout\ $ (!\sumador|ps1[11]~49\)))) # (GND)
-- \sumador|ps1[12]~51\ = CARRY((\sumador|Add0~24_combout\ & ((\sumador|Add1~24_combout\) # (!\sumador|ps1[11]~49\))) # (!\sumador|Add0~24_combout\ & (\sumador|Add1~24_combout\ & !\sumador|ps1[11]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add0~24_combout\,
	datab => \sumador|Add1~24_combout\,
	datad => VCC,
	cin => \sumador|ps1[11]~49\,
	combout => \sumador|ps1[12]~50_combout\,
	cout => \sumador|ps1[12]~51\);

-- Location: LCCOMB_X38_Y27_N0
\sumador|ps1[13]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[13]~52_combout\ = (\sumador|Add1~26_combout\ & ((\sumador|Add0~26_combout\ & (\sumador|ps1[12]~51\ & VCC)) # (!\sumador|Add0~26_combout\ & (!\sumador|ps1[12]~51\)))) # (!\sumador|Add1~26_combout\ & ((\sumador|Add0~26_combout\ & 
-- (!\sumador|ps1[12]~51\)) # (!\sumador|Add0~26_combout\ & ((\sumador|ps1[12]~51\) # (GND)))))
-- \sumador|ps1[13]~53\ = CARRY((\sumador|Add1~26_combout\ & (!\sumador|Add0~26_combout\ & !\sumador|ps1[12]~51\)) # (!\sumador|Add1~26_combout\ & ((!\sumador|ps1[12]~51\) # (!\sumador|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~26_combout\,
	datab => \sumador|Add0~26_combout\,
	datad => VCC,
	cin => \sumador|ps1[12]~51\,
	combout => \sumador|ps1[13]~52_combout\,
	cout => \sumador|ps1[13]~53\);

-- Location: LCCOMB_X38_Y27_N2
\sumador|ps1[14]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[14]~54_combout\ = ((\sumador|Add0~28_combout\ $ (\sumador|Add1~28_combout\ $ (!\sumador|ps1[13]~53\)))) # (GND)
-- \sumador|ps1[14]~55\ = CARRY((\sumador|Add0~28_combout\ & ((\sumador|Add1~28_combout\) # (!\sumador|ps1[13]~53\))) # (!\sumador|Add0~28_combout\ & (\sumador|Add1~28_combout\ & !\sumador|ps1[13]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add0~28_combout\,
	datab => \sumador|Add1~28_combout\,
	datad => VCC,
	cin => \sumador|ps1[13]~53\,
	combout => \sumador|ps1[14]~54_combout\,
	cout => \sumador|ps1[14]~55\);

-- Location: LCCOMB_X38_Y27_N4
\sumador|ps1[15]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[15]~56_combout\ = (\sumador|Add0~30_combout\ & ((\sumador|Add1~30_combout\ & (\sumador|ps1[14]~55\ & VCC)) # (!\sumador|Add1~30_combout\ & (!\sumador|ps1[14]~55\)))) # (!\sumador|Add0~30_combout\ & ((\sumador|Add1~30_combout\ & 
-- (!\sumador|ps1[14]~55\)) # (!\sumador|Add1~30_combout\ & ((\sumador|ps1[14]~55\) # (GND)))))
-- \sumador|ps1[15]~57\ = CARRY((\sumador|Add0~30_combout\ & (!\sumador|Add1~30_combout\ & !\sumador|ps1[14]~55\)) # (!\sumador|Add0~30_combout\ & ((!\sumador|ps1[14]~55\) # (!\sumador|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add0~30_combout\,
	datab => \sumador|Add1~30_combout\,
	datad => VCC,
	cin => \sumador|ps1[14]~55\,
	combout => \sumador|ps1[15]~56_combout\,
	cout => \sumador|ps1[15]~57\);

-- Location: FF_X38_Y27_N5
\sumador|ps1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[15]~56_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(15));

-- Location: FF_X44_Y25_N3
\sumador|ps2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[14]~54_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(14));

-- Location: FF_X38_Y27_N3
\sumador|ps1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[14]~54_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(14));

-- Location: FF_X38_Y27_N1
\sumador|ps1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[13]~52_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(13));

-- Location: FF_X44_Y25_N1
\sumador|ps2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[13]~52_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(13));

-- Location: FF_X44_Y26_N31
\sumador|ps2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[12]~50_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(12));

-- Location: FF_X38_Y28_N31
\sumador|ps1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[12]~50_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(12));

-- Location: FF_X38_Y28_N29
\sumador|ps1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[11]~48_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(11));

-- Location: FF_X44_Y26_N29
\sumador|ps2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[11]~48_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(11));

-- Location: FF_X38_Y28_N27
\sumador|ps1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[10]~46_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(10));

-- Location: FF_X44_Y26_N27
\sumador|ps2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[10]~46_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(10));

-- Location: FF_X38_Y28_N25
\sumador|ps1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[9]~44_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(9));

-- Location: FF_X44_Y26_N25
\sumador|ps2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[9]~44_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(9));

-- Location: FF_X38_Y28_N23
\sumador|ps1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[8]~42_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(8));

-- Location: FF_X44_Y26_N23
\sumador|ps2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[8]~42_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(8));

-- Location: FF_X44_Y26_N21
\sumador|ps2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[7]~40_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(7));

-- Location: FF_X38_Y28_N21
\sumador|ps1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[7]~40_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(7));

-- Location: FF_X38_Y28_N19
\sumador|ps1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[6]~38_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(6));

-- Location: FF_X44_Y26_N19
\sumador|ps2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[6]~38_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(6));

-- Location: FF_X38_Y28_N17
\sumador|ps1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[5]~36_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(5));

-- Location: FF_X44_Y26_N17
\sumador|ps2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[5]~36_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(5));

-- Location: FF_X38_Y28_N15
\sumador|ps1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[4]~34_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(4));

-- Location: FF_X44_Y26_N15
\sumador|ps2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[4]~34_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(4));

-- Location: FF_X38_Y28_N13
\sumador|ps1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[3]~32_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(3));

-- Location: FF_X44_Y26_N13
\sumador|ps2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[3]~32_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(3));

-- Location: FF_X38_Y28_N11
\sumador|ps1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[2]~30_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(2));

-- Location: FF_X44_Y26_N11
\sumador|ps2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[2]~30_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(2));

-- Location: FF_X38_Y28_N9
\sumador|ps1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[1]~28_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(1));

-- Location: FF_X44_Y26_N9
\sumador|ps2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[1]~28_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(1));

-- Location: FF_X44_Y26_N7
\sumador|ps2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[0]~26_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(0));

-- Location: FF_X38_Y28_N7
\sumador|ps1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[0]~26_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(0));

-- Location: LCCOMB_X43_Y26_N6
\sumador|t1[0]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[0]~27_combout\ = (\sumador|ps2\(0) & (\sumador|ps1\(0) $ (VCC))) # (!\sumador|ps2\(0) & (\sumador|ps1\(0) & VCC))
-- \sumador|t1[0]~28\ = CARRY((\sumador|ps2\(0) & \sumador|ps1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps2\(0),
	datab => \sumador|ps1\(0),
	datad => VCC,
	combout => \sumador|t1[0]~27_combout\,
	cout => \sumador|t1[0]~28\);

-- Location: LCCOMB_X43_Y26_N8
\sumador|t1[1]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[1]~29_combout\ = (\sumador|ps1\(1) & ((\sumador|ps2\(1) & (\sumador|t1[0]~28\ & VCC)) # (!\sumador|ps2\(1) & (!\sumador|t1[0]~28\)))) # (!\sumador|ps1\(1) & ((\sumador|ps2\(1) & (!\sumador|t1[0]~28\)) # (!\sumador|ps2\(1) & 
-- ((\sumador|t1[0]~28\) # (GND)))))
-- \sumador|t1[1]~30\ = CARRY((\sumador|ps1\(1) & (!\sumador|ps2\(1) & !\sumador|t1[0]~28\)) # (!\sumador|ps1\(1) & ((!\sumador|t1[0]~28\) # (!\sumador|ps2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(1),
	datab => \sumador|ps2\(1),
	datad => VCC,
	cin => \sumador|t1[0]~28\,
	combout => \sumador|t1[1]~29_combout\,
	cout => \sumador|t1[1]~30\);

-- Location: LCCOMB_X43_Y26_N10
\sumador|t1[2]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[2]~31_combout\ = ((\sumador|ps1\(2) $ (\sumador|ps2\(2) $ (!\sumador|t1[1]~30\)))) # (GND)
-- \sumador|t1[2]~32\ = CARRY((\sumador|ps1\(2) & ((\sumador|ps2\(2)) # (!\sumador|t1[1]~30\))) # (!\sumador|ps1\(2) & (\sumador|ps2\(2) & !\sumador|t1[1]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(2),
	datab => \sumador|ps2\(2),
	datad => VCC,
	cin => \sumador|t1[1]~30\,
	combout => \sumador|t1[2]~31_combout\,
	cout => \sumador|t1[2]~32\);

-- Location: LCCOMB_X43_Y26_N12
\sumador|t1[3]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[3]~33_combout\ = (\sumador|ps1\(3) & ((\sumador|ps2\(3) & (\sumador|t1[2]~32\ & VCC)) # (!\sumador|ps2\(3) & (!\sumador|t1[2]~32\)))) # (!\sumador|ps1\(3) & ((\sumador|ps2\(3) & (!\sumador|t1[2]~32\)) # (!\sumador|ps2\(3) & 
-- ((\sumador|t1[2]~32\) # (GND)))))
-- \sumador|t1[3]~34\ = CARRY((\sumador|ps1\(3) & (!\sumador|ps2\(3) & !\sumador|t1[2]~32\)) # (!\sumador|ps1\(3) & ((!\sumador|t1[2]~32\) # (!\sumador|ps2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(3),
	datab => \sumador|ps2\(3),
	datad => VCC,
	cin => \sumador|t1[2]~32\,
	combout => \sumador|t1[3]~33_combout\,
	cout => \sumador|t1[3]~34\);

-- Location: LCCOMB_X43_Y26_N14
\sumador|t1[4]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[4]~35_combout\ = ((\sumador|ps1\(4) $ (\sumador|ps2\(4) $ (!\sumador|t1[3]~34\)))) # (GND)
-- \sumador|t1[4]~36\ = CARRY((\sumador|ps1\(4) & ((\sumador|ps2\(4)) # (!\sumador|t1[3]~34\))) # (!\sumador|ps1\(4) & (\sumador|ps2\(4) & !\sumador|t1[3]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(4),
	datab => \sumador|ps2\(4),
	datad => VCC,
	cin => \sumador|t1[3]~34\,
	combout => \sumador|t1[4]~35_combout\,
	cout => \sumador|t1[4]~36\);

-- Location: LCCOMB_X43_Y26_N16
\sumador|t1[5]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[5]~37_combout\ = (\sumador|ps1\(5) & ((\sumador|ps2\(5) & (\sumador|t1[4]~36\ & VCC)) # (!\sumador|ps2\(5) & (!\sumador|t1[4]~36\)))) # (!\sumador|ps1\(5) & ((\sumador|ps2\(5) & (!\sumador|t1[4]~36\)) # (!\sumador|ps2\(5) & 
-- ((\sumador|t1[4]~36\) # (GND)))))
-- \sumador|t1[5]~38\ = CARRY((\sumador|ps1\(5) & (!\sumador|ps2\(5) & !\sumador|t1[4]~36\)) # (!\sumador|ps1\(5) & ((!\sumador|t1[4]~36\) # (!\sumador|ps2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(5),
	datab => \sumador|ps2\(5),
	datad => VCC,
	cin => \sumador|t1[4]~36\,
	combout => \sumador|t1[5]~37_combout\,
	cout => \sumador|t1[5]~38\);

-- Location: LCCOMB_X43_Y26_N18
\sumador|t1[6]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[6]~39_combout\ = ((\sumador|ps1\(6) $ (\sumador|ps2\(6) $ (!\sumador|t1[5]~38\)))) # (GND)
-- \sumador|t1[6]~40\ = CARRY((\sumador|ps1\(6) & ((\sumador|ps2\(6)) # (!\sumador|t1[5]~38\))) # (!\sumador|ps1\(6) & (\sumador|ps2\(6) & !\sumador|t1[5]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(6),
	datab => \sumador|ps2\(6),
	datad => VCC,
	cin => \sumador|t1[5]~38\,
	combout => \sumador|t1[6]~39_combout\,
	cout => \sumador|t1[6]~40\);

-- Location: LCCOMB_X43_Y26_N20
\sumador|t1[7]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[7]~41_combout\ = (\sumador|ps2\(7) & ((\sumador|ps1\(7) & (\sumador|t1[6]~40\ & VCC)) # (!\sumador|ps1\(7) & (!\sumador|t1[6]~40\)))) # (!\sumador|ps2\(7) & ((\sumador|ps1\(7) & (!\sumador|t1[6]~40\)) # (!\sumador|ps1\(7) & 
-- ((\sumador|t1[6]~40\) # (GND)))))
-- \sumador|t1[7]~42\ = CARRY((\sumador|ps2\(7) & (!\sumador|ps1\(7) & !\sumador|t1[6]~40\)) # (!\sumador|ps2\(7) & ((!\sumador|t1[6]~40\) # (!\sumador|ps1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps2\(7),
	datab => \sumador|ps1\(7),
	datad => VCC,
	cin => \sumador|t1[6]~40\,
	combout => \sumador|t1[7]~41_combout\,
	cout => \sumador|t1[7]~42\);

-- Location: LCCOMB_X43_Y26_N22
\sumador|t1[8]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[8]~43_combout\ = ((\sumador|ps1\(8) $ (\sumador|ps2\(8) $ (!\sumador|t1[7]~42\)))) # (GND)
-- \sumador|t1[8]~44\ = CARRY((\sumador|ps1\(8) & ((\sumador|ps2\(8)) # (!\sumador|t1[7]~42\))) # (!\sumador|ps1\(8) & (\sumador|ps2\(8) & !\sumador|t1[7]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(8),
	datab => \sumador|ps2\(8),
	datad => VCC,
	cin => \sumador|t1[7]~42\,
	combout => \sumador|t1[8]~43_combout\,
	cout => \sumador|t1[8]~44\);

-- Location: LCCOMB_X43_Y26_N24
\sumador|t1[9]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[9]~45_combout\ = (\sumador|ps1\(9) & ((\sumador|ps2\(9) & (\sumador|t1[8]~44\ & VCC)) # (!\sumador|ps2\(9) & (!\sumador|t1[8]~44\)))) # (!\sumador|ps1\(9) & ((\sumador|ps2\(9) & (!\sumador|t1[8]~44\)) # (!\sumador|ps2\(9) & 
-- ((\sumador|t1[8]~44\) # (GND)))))
-- \sumador|t1[9]~46\ = CARRY((\sumador|ps1\(9) & (!\sumador|ps2\(9) & !\sumador|t1[8]~44\)) # (!\sumador|ps1\(9) & ((!\sumador|t1[8]~44\) # (!\sumador|ps2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(9),
	datab => \sumador|ps2\(9),
	datad => VCC,
	cin => \sumador|t1[8]~44\,
	combout => \sumador|t1[9]~45_combout\,
	cout => \sumador|t1[9]~46\);

-- Location: LCCOMB_X43_Y26_N26
\sumador|t1[10]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[10]~47_combout\ = ((\sumador|ps1\(10) $ (\sumador|ps2\(10) $ (!\sumador|t1[9]~46\)))) # (GND)
-- \sumador|t1[10]~48\ = CARRY((\sumador|ps1\(10) & ((\sumador|ps2\(10)) # (!\sumador|t1[9]~46\))) # (!\sumador|ps1\(10) & (\sumador|ps2\(10) & !\sumador|t1[9]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(10),
	datab => \sumador|ps2\(10),
	datad => VCC,
	cin => \sumador|t1[9]~46\,
	combout => \sumador|t1[10]~47_combout\,
	cout => \sumador|t1[10]~48\);

-- Location: LCCOMB_X43_Y26_N28
\sumador|t1[11]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[11]~49_combout\ = (\sumador|ps1\(11) & ((\sumador|ps2\(11) & (\sumador|t1[10]~48\ & VCC)) # (!\sumador|ps2\(11) & (!\sumador|t1[10]~48\)))) # (!\sumador|ps1\(11) & ((\sumador|ps2\(11) & (!\sumador|t1[10]~48\)) # (!\sumador|ps2\(11) & 
-- ((\sumador|t1[10]~48\) # (GND)))))
-- \sumador|t1[11]~50\ = CARRY((\sumador|ps1\(11) & (!\sumador|ps2\(11) & !\sumador|t1[10]~48\)) # (!\sumador|ps1\(11) & ((!\sumador|t1[10]~48\) # (!\sumador|ps2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(11),
	datab => \sumador|ps2\(11),
	datad => VCC,
	cin => \sumador|t1[10]~48\,
	combout => \sumador|t1[11]~49_combout\,
	cout => \sumador|t1[11]~50\);

-- Location: LCCOMB_X43_Y26_N30
\sumador|t1[12]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[12]~51_combout\ = ((\sumador|ps2\(12) $ (\sumador|ps1\(12) $ (!\sumador|t1[11]~50\)))) # (GND)
-- \sumador|t1[12]~52\ = CARRY((\sumador|ps2\(12) & ((\sumador|ps1\(12)) # (!\sumador|t1[11]~50\))) # (!\sumador|ps2\(12) & (\sumador|ps1\(12) & !\sumador|t1[11]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps2\(12),
	datab => \sumador|ps1\(12),
	datad => VCC,
	cin => \sumador|t1[11]~50\,
	combout => \sumador|t1[12]~51_combout\,
	cout => \sumador|t1[12]~52\);

-- Location: LCCOMB_X43_Y25_N0
\sumador|t1[13]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[13]~53_combout\ = (\sumador|ps1\(13) & ((\sumador|ps2\(13) & (\sumador|t1[12]~52\ & VCC)) # (!\sumador|ps2\(13) & (!\sumador|t1[12]~52\)))) # (!\sumador|ps1\(13) & ((\sumador|ps2\(13) & (!\sumador|t1[12]~52\)) # (!\sumador|ps2\(13) & 
-- ((\sumador|t1[12]~52\) # (GND)))))
-- \sumador|t1[13]~54\ = CARRY((\sumador|ps1\(13) & (!\sumador|ps2\(13) & !\sumador|t1[12]~52\)) # (!\sumador|ps1\(13) & ((!\sumador|t1[12]~52\) # (!\sumador|ps2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(13),
	datab => \sumador|ps2\(13),
	datad => VCC,
	cin => \sumador|t1[12]~52\,
	combout => \sumador|t1[13]~53_combout\,
	cout => \sumador|t1[13]~54\);

-- Location: LCCOMB_X43_Y25_N2
\sumador|t1[14]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[14]~55_combout\ = ((\sumador|ps2\(14) $ (\sumador|ps1\(14) $ (!\sumador|t1[13]~54\)))) # (GND)
-- \sumador|t1[14]~56\ = CARRY((\sumador|ps2\(14) & ((\sumador|ps1\(14)) # (!\sumador|t1[13]~54\))) # (!\sumador|ps2\(14) & (\sumador|ps1\(14) & !\sumador|t1[13]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps2\(14),
	datab => \sumador|ps1\(14),
	datad => VCC,
	cin => \sumador|t1[13]~54\,
	combout => \sumador|t1[14]~55_combout\,
	cout => \sumador|t1[14]~56\);

-- Location: LCCOMB_X43_Y25_N4
\sumador|t1[15]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[15]~57_combout\ = (\sumador|ps2\(15) & ((\sumador|ps1\(15) & (\sumador|t1[14]~56\ & VCC)) # (!\sumador|ps1\(15) & (!\sumador|t1[14]~56\)))) # (!\sumador|ps2\(15) & ((\sumador|ps1\(15) & (!\sumador|t1[14]~56\)) # (!\sumador|ps1\(15) & 
-- ((\sumador|t1[14]~56\) # (GND)))))
-- \sumador|t1[15]~58\ = CARRY((\sumador|ps2\(15) & (!\sumador|ps1\(15) & !\sumador|t1[14]~56\)) # (!\sumador|ps2\(15) & ((!\sumador|t1[14]~56\) # (!\sumador|ps1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps2\(15),
	datab => \sumador|ps1\(15),
	datad => VCC,
	cin => \sumador|t1[14]~56\,
	combout => \sumador|t1[15]~57_combout\,
	cout => \sumador|t1[15]~58\);

-- Location: LCCOMB_X43_Y24_N24
\sumador|t1[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[15]~feeder_combout\ = \sumador|t1[15]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[15]~57_combout\,
	combout => \sumador|t1[15]~feeder_combout\);

-- Location: IOIBUF_X51_Y54_N22
\SW[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X51_Y54_N29
\SW[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X47_Y27_N16
\Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (!\SW[1]~input_o\ & \SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \Mux8~0_combout\);

-- Location: FF_X43_Y24_N25
\sumador|t1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[15]~feeder_combout\,
	asdata => \sumador|e1\(15),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(15));

-- Location: LCCOMB_X43_Y24_N14
\sumador|samp_out[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[15]~feeder_combout\ = \sumador|t1\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(15),
	combout => \sumador|samp_out[15]~feeder_combout\);

-- Location: LCCOMB_X47_Y26_N12
\sumador|samp_out[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[0]~0_combout\ = (!\master_reset~q\ & \sumador|state_sum.SUM_CVT_SUMOUT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \master_reset~q\,
	datac => \sumador|state_sum.SUM_CVT_SUMOUT~q\,
	combout => \sumador|samp_out[0]~0_combout\);

-- Location: FF_X43_Y24_N15
\sumador|samp_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[15]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(15));

-- Location: LCCOMB_X54_Y21_N20
\txpc|buf|bpp_memoria_1_rtl_0_bypass[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[24]~feeder_combout\ = \sumador|samp_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(15),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X54_Y21_N21
\txpc|buf|bpp_memoria_1_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(24));

-- Location: LCCOMB_X49_Y23_N0
\txpc|buf|bpp_memoria_1~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1~45_combout\ = (!\master_reset~q\ & (\txpc_data_en~q\ & \txpc|buf|state_bpp.BPP_FILL1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \master_reset~q\,
	datac => \txpc_data_en~q\,
	datad => \txpc|buf|state_bpp.BPP_FILL1~q\,
	combout => \txpc|buf|bpp_memoria_1~45_combout\);

-- Location: LCCOMB_X43_Y21_N26
\master_reset~_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \master_reset~_wirecell_combout\ = !\master_reset~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \master_reset~q\,
	combout => \master_reset~_wirecell_combout\);

-- Location: LCCOMB_X43_Y24_N28
\sumador|t1[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[0]~feeder_combout\ = \sumador|t1[0]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[0]~27_combout\,
	combout => \sumador|t1[0]~feeder_combout\);

-- Location: FF_X43_Y24_N29
\sumador|t1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[0]~feeder_combout\,
	asdata => \sumador|e1\(0),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(0));

-- Location: LCCOMB_X43_Y24_N26
\sumador|samp_out[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[0]~feeder_combout\ = \sumador|t1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(0),
	combout => \sumador|samp_out[0]~feeder_combout\);

-- Location: FF_X43_Y24_N27
\sumador|samp_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[0]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(0));

-- Location: LCCOMB_X47_Y37_N8
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: FF_X43_Y26_N9
\sumador|t1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[1]~29_combout\,
	asdata => \sumador|e1\(1),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(1));

-- Location: LCCOMB_X47_Y26_N24
\sumador|samp_out[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[1]~feeder_combout\ = \sumador|t1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(1),
	combout => \sumador|samp_out[1]~feeder_combout\);

-- Location: FF_X47_Y26_N25
\sumador|samp_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[1]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(1));

-- Location: LCCOMB_X43_Y24_N6
\sumador|t1[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[2]~feeder_combout\ = \sumador|t1[2]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|t1[2]~31_combout\,
	combout => \sumador|t1[2]~feeder_combout\);

-- Location: FF_X43_Y24_N7
\sumador|t1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[2]~feeder_combout\,
	asdata => \sumador|e1\(2),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(2));

-- Location: LCCOMB_X43_Y24_N20
\sumador|samp_out[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[2]~feeder_combout\ = \sumador|t1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(2),
	combout => \sumador|samp_out[2]~feeder_combout\);

-- Location: FF_X43_Y24_N21
\sumador|samp_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[2]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(2));

-- Location: FF_X43_Y26_N13
\sumador|t1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[3]~33_combout\,
	asdata => \sumador|e1\(3),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(3));

-- Location: LCCOMB_X47_Y26_N20
\sumador|samp_out[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[3]~feeder_combout\ = \sumador|t1\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(3),
	combout => \sumador|samp_out[3]~feeder_combout\);

-- Location: FF_X47_Y26_N21
\sumador|samp_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[3]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(3));

-- Location: LCCOMB_X47_Y27_N8
\sumador|t1[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[4]~feeder_combout\ = \sumador|t1[4]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[4]~35_combout\,
	combout => \sumador|t1[4]~feeder_combout\);

-- Location: FF_X47_Y27_N9
\sumador|t1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[4]~feeder_combout\,
	asdata => \sumador|e1\(4),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(4));

-- Location: LCCOMB_X47_Y27_N24
\sumador|samp_out[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[4]~feeder_combout\ = \sumador|t1\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|t1\(4),
	combout => \sumador|samp_out[4]~feeder_combout\);

-- Location: FF_X47_Y27_N25
\sumador|samp_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[4]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(4));

-- Location: LCCOMB_X47_Y25_N14
\sumador|t1[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[5]~feeder_combout\ = \sumador|t1[5]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|t1[5]~37_combout\,
	combout => \sumador|t1[5]~feeder_combout\);

-- Location: FF_X47_Y25_N15
\sumador|t1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[5]~feeder_combout\,
	asdata => \sumador|e1\(5),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(5));

-- Location: LCCOMB_X47_Y25_N30
\sumador|samp_out[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[5]~feeder_combout\ = \sumador|t1\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|t1\(5),
	combout => \sumador|samp_out[5]~feeder_combout\);

-- Location: FF_X47_Y25_N31
\sumador|samp_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[5]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(5));

-- Location: LCCOMB_X47_Y27_N20
\sumador|t1[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[6]~feeder_combout\ = \sumador|t1[6]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumador|t1[6]~39_combout\,
	combout => \sumador|t1[6]~feeder_combout\);

-- Location: FF_X47_Y27_N21
\sumador|t1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[6]~feeder_combout\,
	asdata => \sumador|e1\(6),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(6));

-- Location: LCCOMB_X47_Y27_N4
\sumador|samp_out[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[6]~feeder_combout\ = \sumador|t1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(6),
	combout => \sumador|samp_out[6]~feeder_combout\);

-- Location: FF_X47_Y27_N5
\sumador|samp_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[6]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(6));

-- Location: LCCOMB_X47_Y27_N0
\sumador|t1[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[7]~feeder_combout\ = \sumador|t1[7]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[7]~41_combout\,
	combout => \sumador|t1[7]~feeder_combout\);

-- Location: FF_X47_Y27_N1
\sumador|t1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[7]~feeder_combout\,
	asdata => \sumador|e1\(7),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(7));

-- Location: LCCOMB_X47_Y27_N6
\sumador|samp_out[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[7]~feeder_combout\ = \sumador|t1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(7),
	combout => \sumador|samp_out[7]~feeder_combout\);

-- Location: FF_X47_Y27_N7
\sumador|samp_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[7]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(7));

-- Location: LCCOMB_X47_Y27_N18
\sumador|t1[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[8]~feeder_combout\ = \sumador|t1[8]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[8]~43_combout\,
	combout => \sumador|t1[8]~feeder_combout\);

-- Location: FF_X47_Y27_N19
\sumador|t1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[8]~feeder_combout\,
	asdata => \sumador|e1\(8),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(8));

-- Location: LCCOMB_X47_Y27_N26
\sumador|samp_out[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[8]~feeder_combout\ = \sumador|t1\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(8),
	combout => \sumador|samp_out[8]~feeder_combout\);

-- Location: FF_X47_Y27_N27
\sumador|samp_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[8]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(8));

-- Location: LCCOMB_X43_Y24_N2
\sumador|t1[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[9]~feeder_combout\ = \sumador|t1[9]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumador|t1[9]~45_combout\,
	combout => \sumador|t1[9]~feeder_combout\);

-- Location: FF_X43_Y24_N3
\sumador|t1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[9]~feeder_combout\,
	asdata => \sumador|e1\(9),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(9));

-- Location: LCCOMB_X43_Y24_N16
\sumador|samp_out[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[9]~feeder_combout\ = \sumador|t1\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(9),
	combout => \sumador|samp_out[9]~feeder_combout\);

-- Location: FF_X43_Y24_N17
\sumador|samp_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[9]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(9));

-- Location: LCCOMB_X47_Y25_N18
\sumador|t1[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[10]~feeder_combout\ = \sumador|t1[10]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[10]~47_combout\,
	combout => \sumador|t1[10]~feeder_combout\);

-- Location: FF_X47_Y25_N19
\sumador|t1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[10]~feeder_combout\,
	asdata => \sumador|e1\(10),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(10));

-- Location: LCCOMB_X47_Y25_N26
\sumador|samp_out[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[10]~feeder_combout\ = \sumador|t1\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(10),
	combout => \sumador|samp_out[10]~feeder_combout\);

-- Location: FF_X47_Y25_N27
\sumador|samp_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[10]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(10));

-- Location: FF_X43_Y26_N29
\sumador|t1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[11]~49_combout\,
	asdata => \sumador|e1\(11),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(11));

-- Location: LCCOMB_X47_Y26_N2
\sumador|samp_out[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[11]~feeder_combout\ = \sumador|t1\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(11),
	combout => \sumador|samp_out[11]~feeder_combout\);

-- Location: FF_X47_Y26_N3
\sumador|samp_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[11]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(11));

-- Location: LCCOMB_X47_Y27_N30
\sumador|t1[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[12]~feeder_combout\ = \sumador|t1[12]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[12]~51_combout\,
	combout => \sumador|t1[12]~feeder_combout\);

-- Location: FF_X47_Y27_N31
\sumador|t1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[12]~feeder_combout\,
	asdata => \sumador|e1\(12),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(12));

-- Location: LCCOMB_X47_Y27_N22
\sumador|samp_out[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[12]~feeder_combout\ = \sumador|t1\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|t1\(12),
	combout => \sumador|samp_out[12]~feeder_combout\);

-- Location: FF_X47_Y27_N23
\sumador|samp_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[12]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(12));

-- Location: LCCOMB_X47_Y25_N12
\sumador|t1[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[13]~feeder_combout\ = \sumador|t1[13]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[13]~53_combout\,
	combout => \sumador|t1[13]~feeder_combout\);

-- Location: FF_X47_Y25_N13
\sumador|t1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[13]~feeder_combout\,
	asdata => \sumador|e1\(13),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(13));

-- Location: LCCOMB_X47_Y25_N4
\sumador|samp_out[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[13]~feeder_combout\ = \sumador|t1\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(13),
	combout => \sumador|samp_out[13]~feeder_combout\);

-- Location: FF_X47_Y25_N5
\sumador|samp_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[13]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(13));

-- Location: LCCOMB_X43_Y24_N10
\sumador|t1[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[14]~feeder_combout\ = \sumador|t1[14]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[14]~55_combout\,
	combout => \sumador|t1[14]~feeder_combout\);

-- Location: FF_X43_Y24_N11
\sumador|t1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[14]~feeder_combout\,
	asdata => \sumador|e1\(14),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(14));

-- Location: LCCOMB_X43_Y24_N8
\sumador|samp_out[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[14]~feeder_combout\ = \sumador|t1\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(14),
	combout => \sumador|samp_out[14]~feeder_combout\);

-- Location: FF_X43_Y24_N9
\sumador|samp_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[14]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(14));

-- Location: LCCOMB_X41_Y27_N6
\memoria[24][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[24][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(0),
	combout => \memoria[24][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y31_N18
\Decoder0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~12_combout\ = (\Decoder0~11_combout\ & (!ads_byte_counter(0) & (ads_byte_counter(4) & !ads_byte_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~11_combout\,
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(4),
	datad => ads_byte_counter(1),
	combout => \Decoder0~12_combout\);

-- Location: FF_X41_Y27_N7
\memoria[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[24][0]~feeder_combout\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[24][0]~q\);

-- Location: LCCOMB_X41_Y27_N14
\sumador|b8[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[16]~feeder_combout\ = \memoria[24][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[24][0]~q\,
	combout => \sumador|b8[16]~feeder_combout\);

-- Location: FF_X41_Y27_N15
\sumador|b8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[16]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(16));

-- Location: LCCOMB_X46_Y27_N0
\sumador|s8[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[16]~feeder_combout\ = \sumador|b8\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(16),
	combout => \sumador|s8[16]~feeder_combout\);

-- Location: FF_X46_Y27_N1
\sumador|s8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[16]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(16));

-- Location: FF_X45_Y25_N7
\sumador|e8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(16),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(16));

-- Location: LCCOMB_X43_Y31_N22
\memoria[21][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[21][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(0),
	combout => \memoria[21][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y31_N4
\Decoder0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~15_combout\ = (ads_byte_counter(0) & (!ads_byte_counter(1) & \Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(1),
	datad => \Decoder0~14_combout\,
	combout => \Decoder0~15_combout\);

-- Location: FF_X43_Y31_N23
\memoria[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[21][0]~feeder_combout\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[21][0]~q\);

-- Location: FF_X43_Y31_N15
\sumador|b7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[21][0]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(16));

-- Location: LCCOMB_X43_Y29_N24
\sumador|s7[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[16]~feeder_combout\ = \sumador|b7\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b7\(16),
	combout => \sumador|s7[16]~feeder_combout\);

-- Location: FF_X43_Y29_N25
\sumador|s7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[16]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(16));

-- Location: LCCOMB_X43_Y29_N8
\sumador|e7[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e7[16]~feeder_combout\ = \sumador|s7\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s7\(16),
	combout => \sumador|e7[16]~feeder_combout\);

-- Location: FF_X43_Y29_N9
\sumador|e7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e7[16]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(16));

-- Location: LCCOMB_X45_Y25_N6
\sumador|Add4~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~32_combout\ = ((\sumador|e8\(16) $ (\sumador|e7\(16) $ (!\sumador|Add4~31\)))) # (GND)
-- \sumador|Add4~33\ = CARRY((\sumador|e8\(16) & ((\sumador|e7\(16)) # (!\sumador|Add4~31\))) # (!\sumador|e8\(16) & (\sumador|e7\(16) & !\sumador|Add4~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(16),
	datab => \sumador|e7\(16),
	datad => VCC,
	cin => \sumador|Add4~31\,
	combout => \sumador|Add4~32_combout\,
	cout => \sumador|Add4~33\);

-- Location: LCCOMB_X39_Y26_N20
\memoria[18][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[18][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(0),
	combout => \memoria[18][0]~feeder_combout\);

-- Location: LCCOMB_X39_Y26_N22
\Decoder0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~20_combout\ = (ads_byte_counter(1) & (!ads_byte_counter(0) & \Decoder0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(1),
	datab => ads_byte_counter(0),
	datad => \Decoder0~19_combout\,
	combout => \Decoder0~20_combout\);

-- Location: FF_X39_Y26_N21
\memoria[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[18][0]~feeder_combout\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[18][0]~q\);

-- Location: LCCOMB_X39_Y26_N12
\sumador|b6[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[16]~feeder_combout\ = \memoria[18][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[18][0]~q\,
	combout => \sumador|b6[16]~feeder_combout\);

-- Location: FF_X39_Y26_N13
\sumador|b6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[16]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(16));

-- Location: LCCOMB_X42_Y25_N10
\sumador|s6[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[16]~feeder_combout\ = \sumador|b6\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b6\(16),
	combout => \sumador|s6[16]~feeder_combout\);

-- Location: FF_X42_Y25_N11
\sumador|s6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[16]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(16));

-- Location: FF_X41_Y25_N9
\sumador|e6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(16),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(16));

-- Location: LCCOMB_X43_Y28_N22
\memoria[15][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[15][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(0),
	combout => \memoria[15][0]~feeder_combout\);

-- Location: LCCOMB_X45_Y31_N0
\Decoder0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~21_combout\ = (ads_byte_counter(2) & (ads_byte_counter(3) & (\Equal3~0_combout\ & \Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(2),
	datab => ads_byte_counter(3),
	datac => \Equal3~0_combout\,
	datad => \Decoder0~6_combout\,
	combout => \Decoder0~21_combout\);

-- Location: FF_X43_Y28_N23
\memoria[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[15][0]~feeder_combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[15][0]~q\);

-- Location: FF_X43_Y28_N7
\sumador|b5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[15][0]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(16));

-- Location: LCCOMB_X40_Y26_N18
\sumador|s5[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[16]~feeder_combout\ = \sumador|b5\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b5\(16),
	combout => \sumador|s5[16]~feeder_combout\);

-- Location: FF_X40_Y26_N19
\sumador|s5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[16]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(16));

-- Location: LCCOMB_X40_Y26_N20
\sumador|e5[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e5[16]~feeder_combout\ = \sumador|s5\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s5\(16),
	combout => \sumador|e5[16]~feeder_combout\);

-- Location: FF_X40_Y26_N21
\sumador|e5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e5[16]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(16));

-- Location: LCCOMB_X41_Y25_N8
\sumador|Add3~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~32_combout\ = ((\sumador|e6\(16) $ (\sumador|e5\(16) $ (!\sumador|Add3~31\)))) # (GND)
-- \sumador|Add3~33\ = CARRY((\sumador|e6\(16) & ((\sumador|e5\(16)) # (!\sumador|Add3~31\))) # (!\sumador|e6\(16) & (\sumador|e5\(16) & !\sumador|Add3~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e6\(16),
	datab => \sumador|e5\(16),
	datad => VCC,
	cin => \sumador|Add3~31\,
	combout => \sumador|Add3~32_combout\,
	cout => \sumador|Add3~33\);

-- Location: LCCOMB_X44_Y25_N6
\sumador|ps2[16]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[16]~58_combout\ = ((\sumador|Add4~32_combout\ $ (\sumador|Add3~32_combout\ $ (!\sumador|ps2[15]~57\)))) # (GND)
-- \sumador|ps2[16]~59\ = CARRY((\sumador|Add4~32_combout\ & ((\sumador|Add3~32_combout\) # (!\sumador|ps2[15]~57\))) # (!\sumador|Add4~32_combout\ & (\sumador|Add3~32_combout\ & !\sumador|ps2[15]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add4~32_combout\,
	datab => \sumador|Add3~32_combout\,
	datad => VCC,
	cin => \sumador|ps2[15]~57\,
	combout => \sumador|ps2[16]~58_combout\,
	cout => \sumador|ps2[16]~59\);

-- Location: FF_X44_Y25_N7
\sumador|ps2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[16]~58_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(16));

-- Location: LCCOMB_X44_Y27_N22
\memoria[3][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[3][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(0),
	combout => \memoria[3][0]~feeder_combout\);

-- Location: LCCOMB_X45_Y31_N20
\Decoder0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~7_combout\ = (!ads_byte_counter(2) & (!ads_byte_counter(3) & (\Equal3~0_combout\ & \Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ads_byte_counter(2),
	datab => ads_byte_counter(3),
	datac => \Equal3~0_combout\,
	datad => \Decoder0~6_combout\,
	combout => \Decoder0~7_combout\);

-- Location: FF_X44_Y27_N23
\memoria[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[3][0]~feeder_combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[3][0]~q\);

-- Location: FF_X44_Y27_N7
\sumador|b1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[3][0]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(16));

-- Location: LCCOMB_X43_Y27_N4
\sumador|s1[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[16]~feeder_combout\ = \sumador|b1\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(16),
	combout => \sumador|s1[16]~feeder_combout\);

-- Location: FF_X43_Y27_N5
\sumador|s1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[16]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(16));

-- Location: LCCOMB_X42_Y27_N16
\sumador|e1[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[16]~feeder_combout\ = \sumador|s1\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(16),
	combout => \sumador|e1[16]~feeder_combout\);

-- Location: FF_X42_Y27_N17
\sumador|e1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[16]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(16));

-- Location: LCCOMB_X42_Y30_N22
\memoria[6][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[6][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(0),
	combout => \memoria[6][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y31_N0
\Decoder0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~31_combout\ = (!ads_byte_counter(0) & (ads_byte_counter(1) & \Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(1),
	datad => \Decoder0~8_combout\,
	combout => \Decoder0~31_combout\);

-- Location: FF_X42_Y30_N23
\memoria[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[6][0]~feeder_combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[6][0]~q\);

-- Location: FF_X42_Y30_N15
\sumador|b2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[6][0]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(16));

-- Location: LCCOMB_X40_Y30_N8
\sumador|s2[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[16]~feeder_combout\ = \sumador|b2\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b2\(16),
	combout => \sumador|s2[16]~feeder_combout\);

-- Location: FF_X40_Y30_N9
\sumador|s2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[16]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(16));

-- Location: FF_X39_Y27_N9
\sumador|e2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(16),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(16));

-- Location: LCCOMB_X39_Y27_N8
\sumador|Add0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~32_combout\ = ((\sumador|e1\(16) $ (\sumador|e2\(16) $ (!\sumador|Add0~31\)))) # (GND)
-- \sumador|Add0~33\ = CARRY((\sumador|e1\(16) & ((\sumador|e2\(16)) # (!\sumador|Add0~31\))) # (!\sumador|e1\(16) & (\sumador|e2\(16) & !\sumador|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(16),
	datab => \sumador|e2\(16),
	datad => VCC,
	cin => \sumador|Add0~31\,
	combout => \sumador|Add0~32_combout\,
	cout => \sumador|Add0~33\);

-- Location: LCCOMB_X40_Y29_N6
\memoria[12][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[12][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(0),
	combout => \memoria[12][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y31_N22
\Decoder0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~26_combout\ = (\Decoder0~25_combout\ & (!ads_byte_counter(0) & !ads_byte_counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~25_combout\,
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(1),
	combout => \Decoder0~26_combout\);

-- Location: FF_X40_Y29_N7
\memoria[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[12][0]~feeder_combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[12][0]~q\);

-- Location: LCCOMB_X40_Y29_N22
\sumador|b4[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[16]~feeder_combout\ = \memoria[12][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[12][0]~q\,
	combout => \sumador|b4[16]~feeder_combout\);

-- Location: FF_X40_Y29_N23
\sumador|b4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[16]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(16));

-- Location: FF_X37_Y27_N23
\sumador|s4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b4\(16),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(16));

-- Location: FF_X37_Y27_N7
\sumador|e4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(16),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(16));

-- Location: LCCOMB_X37_Y29_N14
\memoria[9][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[9][0]~feeder_combout\ = \spi1|do_buffer_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(0),
	combout => \memoria[9][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y31_N24
\Decoder0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~27_combout\ = (\Decoder0~11_combout\ & (ads_byte_counter(0) & (!ads_byte_counter(4) & !ads_byte_counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~11_combout\,
	datab => ads_byte_counter(0),
	datac => ads_byte_counter(4),
	datad => ads_byte_counter(1),
	combout => \Decoder0~27_combout\);

-- Location: FF_X37_Y29_N15
\memoria[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[9][0]~feeder_combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[9][0]~q\);

-- Location: FF_X37_Y29_N7
\sumador|b3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[9][0]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(16));

-- Location: LCCOMB_X37_Y26_N30
\sumador|s3[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[16]~feeder_combout\ = \sumador|b3\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(16),
	combout => \sumador|s3[16]~feeder_combout\);

-- Location: FF_X37_Y26_N31
\sumador|s3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[16]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(16));

-- Location: FF_X37_Y26_N23
\sumador|e3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(16),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(16));

-- Location: LCCOMB_X37_Y27_N6
\sumador|Add1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~32_combout\ = ((\sumador|e4\(16) $ (\sumador|e3\(16) $ (!\sumador|Add1~31\)))) # (GND)
-- \sumador|Add1~33\ = CARRY((\sumador|e4\(16) & ((\sumador|e3\(16)) # (!\sumador|Add1~31\))) # (!\sumador|e4\(16) & (\sumador|e3\(16) & !\sumador|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(16),
	datab => \sumador|e3\(16),
	datad => VCC,
	cin => \sumador|Add1~31\,
	combout => \sumador|Add1~32_combout\,
	cout => \sumador|Add1~33\);

-- Location: LCCOMB_X38_Y27_N6
\sumador|ps1[16]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[16]~58_combout\ = ((\sumador|Add0~32_combout\ $ (\sumador|Add1~32_combout\ $ (!\sumador|ps1[15]~57\)))) # (GND)
-- \sumador|ps1[16]~59\ = CARRY((\sumador|Add0~32_combout\ & ((\sumador|Add1~32_combout\) # (!\sumador|ps1[15]~57\))) # (!\sumador|Add0~32_combout\ & (\sumador|Add1~32_combout\ & !\sumador|ps1[15]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add0~32_combout\,
	datab => \sumador|Add1~32_combout\,
	datad => VCC,
	cin => \sumador|ps1[15]~57\,
	combout => \sumador|ps1[16]~58_combout\,
	cout => \sumador|ps1[16]~59\);

-- Location: FF_X38_Y27_N7
\sumador|ps1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[16]~58_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(16));

-- Location: LCCOMB_X43_Y25_N6
\sumador|t1[16]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[16]~59_combout\ = ((\sumador|ps2\(16) $ (\sumador|ps1\(16) $ (!\sumador|t1[15]~58\)))) # (GND)
-- \sumador|t1[16]~60\ = CARRY((\sumador|ps2\(16) & ((\sumador|ps1\(16)) # (!\sumador|t1[15]~58\))) # (!\sumador|ps2\(16) & (\sumador|ps1\(16) & !\sumador|t1[15]~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps2\(16),
	datab => \sumador|ps1\(16),
	datad => VCC,
	cin => \sumador|t1[15]~58\,
	combout => \sumador|t1[16]~59_combout\,
	cout => \sumador|t1[16]~60\);

-- Location: LCCOMB_X47_Y27_N28
\sumador|t1[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[16]~feeder_combout\ = \sumador|t1[16]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[16]~59_combout\,
	combout => \sumador|t1[16]~feeder_combout\);

-- Location: FF_X47_Y27_N29
\sumador|t1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[16]~feeder_combout\,
	asdata => \sumador|e1\(16),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(16));

-- Location: LCCOMB_X47_Y27_N12
\sumador|samp_out[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[16]~feeder_combout\ = \sumador|t1\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(16),
	combout => \sumador|samp_out[16]~feeder_combout\);

-- Location: FF_X47_Y27_N13
\sumador|samp_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[16]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(16));

-- Location: LCCOMB_X40_Y29_N12
\memoria[12][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[12][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(1),
	combout => \memoria[12][1]~feeder_combout\);

-- Location: FF_X40_Y29_N13
\memoria[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[12][1]~feeder_combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[12][1]~q\);

-- Location: LCCOMB_X40_Y29_N4
\sumador|b4[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[17]~feeder_combout\ = \memoria[12][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[12][1]~q\,
	combout => \sumador|b4[17]~feeder_combout\);

-- Location: FF_X40_Y29_N5
\sumador|b4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[17]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(17));

-- Location: LCCOMB_X37_Y26_N28
\sumador|s4[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[17]~feeder_combout\ = \sumador|b4\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b4\(17),
	combout => \sumador|s4[17]~feeder_combout\);

-- Location: FF_X37_Y26_N29
\sumador|s4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[17]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(17));

-- Location: LCCOMB_X37_Y26_N4
\sumador|e4[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e4[17]~feeder_combout\ = \sumador|s4\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s4\(17),
	combout => \sumador|e4[17]~feeder_combout\);

-- Location: FF_X37_Y26_N5
\sumador|e4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e4[17]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(17));

-- Location: LCCOMB_X37_Y29_N28
\memoria[9][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[9][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[9][1]~feeder_combout\);

-- Location: FF_X37_Y29_N29
\memoria[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[9][1]~feeder_combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[9][1]~q\);

-- Location: LCCOMB_X37_Y29_N4
\sumador|b3[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[17]~feeder_combout\ = \memoria[9][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[9][1]~q\,
	combout => \sumador|b3[17]~feeder_combout\);

-- Location: FF_X37_Y29_N5
\sumador|b3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[17]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(17));

-- Location: FF_X37_Y27_N21
\sumador|s3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b3\(17),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(17));

-- Location: FF_X37_Y27_N9
\sumador|e3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(17),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(17));

-- Location: LCCOMB_X37_Y27_N8
\sumador|Add1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~34_combout\ = (\sumador|e4\(17) & ((\sumador|e3\(17) & (\sumador|Add1~33\ & VCC)) # (!\sumador|e3\(17) & (!\sumador|Add1~33\)))) # (!\sumador|e4\(17) & ((\sumador|e3\(17) & (!\sumador|Add1~33\)) # (!\sumador|e3\(17) & ((\sumador|Add1~33\) # 
-- (GND)))))
-- \sumador|Add1~35\ = CARRY((\sumador|e4\(17) & (!\sumador|e3\(17) & !\sumador|Add1~33\)) # (!\sumador|e4\(17) & ((!\sumador|Add1~33\) # (!\sumador|e3\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(17),
	datab => \sumador|e3\(17),
	datad => VCC,
	cin => \sumador|Add1~33\,
	combout => \sumador|Add1~34_combout\,
	cout => \sumador|Add1~35\);

-- Location: LCCOMB_X42_Y30_N28
\memoria[6][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[6][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[6][1]~feeder_combout\);

-- Location: FF_X42_Y30_N29
\memoria[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[6][1]~feeder_combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[6][1]~q\);

-- Location: LCCOMB_X42_Y30_N20
\sumador|b2[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[17]~feeder_combout\ = \memoria[6][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[6][1]~q\,
	combout => \sumador|b2[17]~feeder_combout\);

-- Location: FF_X42_Y30_N21
\sumador|b2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[17]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(17));

-- Location: LCCOMB_X41_Y28_N12
\sumador|s2[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[17]~feeder_combout\ = \sumador|b2\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b2\(17),
	combout => \sumador|s2[17]~feeder_combout\);

-- Location: FF_X41_Y28_N13
\sumador|s2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[17]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(17));

-- Location: FF_X39_Y27_N11
\sumador|e2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(17),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(17));

-- Location: LCCOMB_X44_Y27_N4
\memoria[3][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[3][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[3][1]~feeder_combout\);

-- Location: FF_X44_Y27_N5
\memoria[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[3][1]~feeder_combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[3][1]~q\);

-- Location: FF_X44_Y27_N29
\sumador|b1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[3][1]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(17));

-- Location: LCCOMB_X42_Y27_N22
\sumador|s1[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[17]~feeder_combout\ = \sumador|b1\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(17),
	combout => \sumador|s1[17]~feeder_combout\);

-- Location: FF_X42_Y27_N23
\sumador|s1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[17]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(17));

-- Location: FF_X42_Y27_N15
\sumador|e1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s1\(17),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(17));

-- Location: LCCOMB_X39_Y27_N10
\sumador|Add0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~34_combout\ = (\sumador|e2\(17) & ((\sumador|e1\(17) & (\sumador|Add0~33\ & VCC)) # (!\sumador|e1\(17) & (!\sumador|Add0~33\)))) # (!\sumador|e2\(17) & ((\sumador|e1\(17) & (!\sumador|Add0~33\)) # (!\sumador|e1\(17) & ((\sumador|Add0~33\) # 
-- (GND)))))
-- \sumador|Add0~35\ = CARRY((\sumador|e2\(17) & (!\sumador|e1\(17) & !\sumador|Add0~33\)) # (!\sumador|e2\(17) & ((!\sumador|Add0~33\) # (!\sumador|e1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e2\(17),
	datab => \sumador|e1\(17),
	datad => VCC,
	cin => \sumador|Add0~33\,
	combout => \sumador|Add0~34_combout\,
	cout => \sumador|Add0~35\);

-- Location: LCCOMB_X38_Y27_N8
\sumador|ps1[17]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[17]~60_combout\ = (\sumador|Add1~34_combout\ & ((\sumador|Add0~34_combout\ & (\sumador|ps1[16]~59\ & VCC)) # (!\sumador|Add0~34_combout\ & (!\sumador|ps1[16]~59\)))) # (!\sumador|Add1~34_combout\ & ((\sumador|Add0~34_combout\ & 
-- (!\sumador|ps1[16]~59\)) # (!\sumador|Add0~34_combout\ & ((\sumador|ps1[16]~59\) # (GND)))))
-- \sumador|ps1[17]~61\ = CARRY((\sumador|Add1~34_combout\ & (!\sumador|Add0~34_combout\ & !\sumador|ps1[16]~59\)) # (!\sumador|Add1~34_combout\ & ((!\sumador|ps1[16]~59\) # (!\sumador|Add0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~34_combout\,
	datab => \sumador|Add0~34_combout\,
	datad => VCC,
	cin => \sumador|ps1[16]~59\,
	combout => \sumador|ps1[17]~60_combout\,
	cout => \sumador|ps1[17]~61\);

-- Location: FF_X38_Y27_N9
\sumador|ps1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[17]~60_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(17));

-- Location: LCCOMB_X43_Y28_N4
\memoria[15][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[15][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(1),
	combout => \memoria[15][1]~feeder_combout\);

-- Location: FF_X43_Y28_N5
\memoria[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[15][1]~feeder_combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[15][1]~q\);

-- Location: FF_X43_Y28_N21
\sumador|b5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[15][1]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(17));

-- Location: LCCOMB_X42_Y25_N16
\sumador|s5[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[17]~feeder_combout\ = \sumador|b5\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b5\(17),
	combout => \sumador|s5[17]~feeder_combout\);

-- Location: FF_X42_Y25_N17
\sumador|s5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[17]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(17));

-- Location: FF_X41_Y25_N11
\sumador|e5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(17),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(17));

-- Location: LCCOMB_X39_Y26_N10
\memoria[18][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[18][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(1),
	combout => \memoria[18][1]~feeder_combout\);

-- Location: FF_X39_Y26_N11
\memoria[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[18][1]~feeder_combout\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[18][1]~q\);

-- Location: LCCOMB_X40_Y27_N10
\sumador|b6[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[17]~feeder_combout\ = \memoria[18][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[18][1]~q\,
	combout => \sumador|b6[17]~feeder_combout\);

-- Location: FF_X40_Y27_N11
\sumador|b6[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[17]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(17));

-- Location: LCCOMB_X40_Y27_N28
\sumador|s6[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[17]~feeder_combout\ = \sumador|b6\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(17),
	combout => \sumador|s6[17]~feeder_combout\);

-- Location: FF_X40_Y27_N29
\sumador|s6[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[17]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(17));

-- Location: LCCOMB_X41_Y25_N28
\sumador|e6[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e6[17]~feeder_combout\ = \sumador|s6\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s6\(17),
	combout => \sumador|e6[17]~feeder_combout\);

-- Location: FF_X41_Y25_N29
\sumador|e6[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e6[17]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(17));

-- Location: LCCOMB_X41_Y25_N10
\sumador|Add3~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~34_combout\ = (\sumador|e5\(17) & ((\sumador|e6\(17) & (\sumador|Add3~33\ & VCC)) # (!\sumador|e6\(17) & (!\sumador|Add3~33\)))) # (!\sumador|e5\(17) & ((\sumador|e6\(17) & (!\sumador|Add3~33\)) # (!\sumador|e6\(17) & ((\sumador|Add3~33\) # 
-- (GND)))))
-- \sumador|Add3~35\ = CARRY((\sumador|e5\(17) & (!\sumador|e6\(17) & !\sumador|Add3~33\)) # (!\sumador|e5\(17) & ((!\sumador|Add3~33\) # (!\sumador|e6\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(17),
	datab => \sumador|e6\(17),
	datad => VCC,
	cin => \sumador|Add3~33\,
	combout => \sumador|Add3~34_combout\,
	cout => \sumador|Add3~35\);

-- Location: LCCOMB_X41_Y27_N28
\memoria[24][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[24][1]~feeder_combout\ = \spi1|do_buffer_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(1),
	combout => \memoria[24][1]~feeder_combout\);

-- Location: FF_X41_Y27_N29
\memoria[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[24][1]~feeder_combout\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[24][1]~q\);

-- Location: LCCOMB_X41_Y27_N12
\sumador|b8[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[17]~feeder_combout\ = \memoria[24][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[24][1]~q\,
	combout => \sumador|b8[17]~feeder_combout\);

-- Location: FF_X41_Y27_N13
\sumador|b8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[17]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(17));

-- Location: FF_X43_Y27_N27
\sumador|s8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b8\(17),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(17));

-- Location: FF_X43_Y27_N3
\sumador|e8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(17),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(17));

-- Location: FF_X43_Y31_N13
\memoria[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|do_buffer_reg\(1),
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[21][1]~q\);

-- Location: LCCOMB_X43_Y31_N20
\sumador|b7[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[17]~feeder_combout\ = \memoria[21][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[21][1]~q\,
	combout => \sumador|b7[17]~feeder_combout\);

-- Location: FF_X43_Y31_N21
\sumador|b7[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[17]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(17));

-- Location: LCCOMB_X44_Y28_N8
\sumador|s7[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[17]~feeder_combout\ = \sumador|b7\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(17),
	combout => \sumador|s7[17]~feeder_combout\);

-- Location: FF_X44_Y28_N9
\sumador|s7[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[17]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(17));

-- Location: FF_X45_Y25_N9
\sumador|e7[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(17),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(17));

-- Location: LCCOMB_X45_Y25_N8
\sumador|Add4~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~34_combout\ = (\sumador|e8\(17) & ((\sumador|e7\(17) & (\sumador|Add4~33\ & VCC)) # (!\sumador|e7\(17) & (!\sumador|Add4~33\)))) # (!\sumador|e8\(17) & ((\sumador|e7\(17) & (!\sumador|Add4~33\)) # (!\sumador|e7\(17) & ((\sumador|Add4~33\) # 
-- (GND)))))
-- \sumador|Add4~35\ = CARRY((\sumador|e8\(17) & (!\sumador|e7\(17) & !\sumador|Add4~33\)) # (!\sumador|e8\(17) & ((!\sumador|Add4~33\) # (!\sumador|e7\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(17),
	datab => \sumador|e7\(17),
	datad => VCC,
	cin => \sumador|Add4~33\,
	combout => \sumador|Add4~34_combout\,
	cout => \sumador|Add4~35\);

-- Location: LCCOMB_X44_Y25_N8
\sumador|ps2[17]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[17]~60_combout\ = (\sumador|Add3~34_combout\ & ((\sumador|Add4~34_combout\ & (\sumador|ps2[16]~59\ & VCC)) # (!\sumador|Add4~34_combout\ & (!\sumador|ps2[16]~59\)))) # (!\sumador|Add3~34_combout\ & ((\sumador|Add4~34_combout\ & 
-- (!\sumador|ps2[16]~59\)) # (!\sumador|Add4~34_combout\ & ((\sumador|ps2[16]~59\) # (GND)))))
-- \sumador|ps2[17]~61\ = CARRY((\sumador|Add3~34_combout\ & (!\sumador|Add4~34_combout\ & !\sumador|ps2[16]~59\)) # (!\sumador|Add3~34_combout\ & ((!\sumador|ps2[16]~59\) # (!\sumador|Add4~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~34_combout\,
	datab => \sumador|Add4~34_combout\,
	datad => VCC,
	cin => \sumador|ps2[16]~59\,
	combout => \sumador|ps2[17]~60_combout\,
	cout => \sumador|ps2[17]~61\);

-- Location: FF_X44_Y25_N9
\sumador|ps2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[17]~60_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(17));

-- Location: LCCOMB_X43_Y25_N8
\sumador|t1[17]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[17]~61_combout\ = (\sumador|ps1\(17) & ((\sumador|ps2\(17) & (\sumador|t1[16]~60\ & VCC)) # (!\sumador|ps2\(17) & (!\sumador|t1[16]~60\)))) # (!\sumador|ps1\(17) & ((\sumador|ps2\(17) & (!\sumador|t1[16]~60\)) # (!\sumador|ps2\(17) & 
-- ((\sumador|t1[16]~60\) # (GND)))))
-- \sumador|t1[17]~62\ = CARRY((\sumador|ps1\(17) & (!\sumador|ps2\(17) & !\sumador|t1[16]~60\)) # (!\sumador|ps1\(17) & ((!\sumador|t1[16]~60\) # (!\sumador|ps2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(17),
	datab => \sumador|ps2\(17),
	datad => VCC,
	cin => \sumador|t1[16]~60\,
	combout => \sumador|t1[17]~61_combout\,
	cout => \sumador|t1[17]~62\);

-- Location: LCCOMB_X43_Y24_N0
\sumador|t1[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[17]~feeder_combout\ = \sumador|t1[17]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|t1[17]~61_combout\,
	combout => \sumador|t1[17]~feeder_combout\);

-- Location: FF_X43_Y24_N1
\sumador|t1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[17]~feeder_combout\,
	asdata => \sumador|e1\(17),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(17));

-- Location: LCCOMB_X43_Y24_N30
\sumador|samp_out[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[17]~feeder_combout\ = \sumador|t1\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(17),
	combout => \sumador|samp_out[17]~feeder_combout\);

-- Location: FF_X43_Y24_N31
\sumador|samp_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[17]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(17));

-- Location: LCCOMB_X39_Y26_N0
\memoria[18][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[18][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(2),
	combout => \memoria[18][2]~feeder_combout\);

-- Location: FF_X39_Y26_N1
\memoria[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[18][2]~feeder_combout\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[18][2]~q\);

-- Location: LCCOMB_X39_Y26_N18
\sumador|b6[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[18]~feeder_combout\ = \memoria[18][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[18][2]~q\,
	combout => \sumador|b6[18]~feeder_combout\);

-- Location: FF_X39_Y26_N19
\sumador|b6[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[18]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(18));

-- Location: LCCOMB_X46_Y27_N26
\sumador|s6[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[18]~feeder_combout\ = \sumador|b6\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(18),
	combout => \sumador|s6[18]~feeder_combout\);

-- Location: FF_X46_Y27_N27
\sumador|s6[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[18]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(18));

-- Location: FF_X41_Y25_N13
\sumador|e6[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(18),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(18));

-- Location: LCCOMB_X43_Y28_N10
\memoria[15][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[15][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(2),
	combout => \memoria[15][2]~feeder_combout\);

-- Location: FF_X43_Y28_N11
\memoria[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[15][2]~feeder_combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[15][2]~q\);

-- Location: LCCOMB_X43_Y28_N2
\sumador|b5[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[18]~feeder_combout\ = \memoria[15][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[15][2]~q\,
	combout => \sumador|b5[18]~feeder_combout\);

-- Location: FF_X43_Y28_N3
\sumador|b5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[18]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(18));

-- Location: LCCOMB_X40_Y26_N0
\sumador|s5[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[18]~feeder_combout\ = \sumador|b5\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(18),
	combout => \sumador|s5[18]~feeder_combout\);

-- Location: FF_X40_Y26_N1
\sumador|s5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[18]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(18));

-- Location: LCCOMB_X40_Y26_N2
\sumador|e5[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e5[18]~feeder_combout\ = \sumador|s5\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s5\(18),
	combout => \sumador|e5[18]~feeder_combout\);

-- Location: FF_X40_Y26_N3
\sumador|e5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e5[18]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(18));

-- Location: LCCOMB_X41_Y25_N12
\sumador|Add3~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~36_combout\ = ((\sumador|e6\(18) $ (\sumador|e5\(18) $ (!\sumador|Add3~35\)))) # (GND)
-- \sumador|Add3~37\ = CARRY((\sumador|e6\(18) & ((\sumador|e5\(18)) # (!\sumador|Add3~35\))) # (!\sumador|e6\(18) & (\sumador|e5\(18) & !\sumador|Add3~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e6\(18),
	datab => \sumador|e5\(18),
	datad => VCC,
	cin => \sumador|Add3~35\,
	combout => \sumador|Add3~36_combout\,
	cout => \sumador|Add3~37\);

-- Location: LCCOMB_X41_Y27_N26
\memoria[24][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[24][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(2),
	combout => \memoria[24][2]~feeder_combout\);

-- Location: FF_X41_Y27_N27
\memoria[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[24][2]~feeder_combout\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[24][2]~q\);

-- Location: FF_X41_Y27_N11
\sumador|b8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[24][2]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(18));

-- Location: LCCOMB_X41_Y28_N0
\sumador|s8[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[18]~feeder_combout\ = \sumador|b8\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(18),
	combout => \sumador|s8[18]~feeder_combout\);

-- Location: FF_X41_Y28_N1
\sumador|s8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[18]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(18));

-- Location: FF_X45_Y25_N11
\sumador|e8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(18),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(18));

-- Location: LCCOMB_X43_Y31_N2
\memoria[21][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[21][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(2),
	combout => \memoria[21][2]~feeder_combout\);

-- Location: FF_X43_Y31_N3
\memoria[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[21][2]~feeder_combout\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[21][2]~q\);

-- Location: LCCOMB_X43_Y31_N26
\sumador|b7[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[18]~feeder_combout\ = \memoria[21][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[21][2]~q\,
	combout => \sumador|b7[18]~feeder_combout\);

-- Location: FF_X43_Y31_N27
\sumador|b7[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[18]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(18));

-- Location: LCCOMB_X43_Y27_N8
\sumador|s7[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[18]~feeder_combout\ = \sumador|b7\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(18),
	combout => \sumador|s7[18]~feeder_combout\);

-- Location: FF_X43_Y27_N9
\sumador|s7[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[18]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(18));

-- Location: FF_X42_Y27_N9
\sumador|e7[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(18),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(18));

-- Location: LCCOMB_X45_Y25_N10
\sumador|Add4~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~36_combout\ = ((\sumador|e8\(18) $ (\sumador|e7\(18) $ (!\sumador|Add4~35\)))) # (GND)
-- \sumador|Add4~37\ = CARRY((\sumador|e8\(18) & ((\sumador|e7\(18)) # (!\sumador|Add4~35\))) # (!\sumador|e8\(18) & (\sumador|e7\(18) & !\sumador|Add4~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(18),
	datab => \sumador|e7\(18),
	datad => VCC,
	cin => \sumador|Add4~35\,
	combout => \sumador|Add4~36_combout\,
	cout => \sumador|Add4~37\);

-- Location: LCCOMB_X44_Y25_N10
\sumador|ps2[18]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[18]~62_combout\ = ((\sumador|Add3~36_combout\ $ (\sumador|Add4~36_combout\ $ (!\sumador|ps2[17]~61\)))) # (GND)
-- \sumador|ps2[18]~63\ = CARRY((\sumador|Add3~36_combout\ & ((\sumador|Add4~36_combout\) # (!\sumador|ps2[17]~61\))) # (!\sumador|Add3~36_combout\ & (\sumador|Add4~36_combout\ & !\sumador|ps2[17]~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~36_combout\,
	datab => \sumador|Add4~36_combout\,
	datad => VCC,
	cin => \sumador|ps2[17]~61\,
	combout => \sumador|ps2[18]~62_combout\,
	cout => \sumador|ps2[18]~63\);

-- Location: FF_X44_Y25_N11
\sumador|ps2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[18]~62_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(18));

-- Location: LCCOMB_X40_Y29_N2
\memoria[12][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[12][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(2),
	combout => \memoria[12][2]~feeder_combout\);

-- Location: FF_X40_Y29_N3
\memoria[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[12][2]~feeder_combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[12][2]~q\);

-- Location: LCCOMB_X40_Y29_N26
\sumador|b4[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[18]~feeder_combout\ = \memoria[12][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[12][2]~q\,
	combout => \sumador|b4[18]~feeder_combout\);

-- Location: FF_X40_Y29_N27
\sumador|b4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[18]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(18));

-- Location: LCCOMB_X36_Y28_N24
\sumador|s4[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[18]~feeder_combout\ = \sumador|b4\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b4\(18),
	combout => \sumador|s4[18]~feeder_combout\);

-- Location: FF_X36_Y28_N25
\sumador|s4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[18]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(18));

-- Location: FF_X37_Y27_N11
\sumador|e4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(18),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(18));

-- Location: LCCOMB_X37_Y29_N10
\memoria[9][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[9][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(2),
	combout => \memoria[9][2]~feeder_combout\);

-- Location: FF_X37_Y29_N11
\memoria[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[9][2]~feeder_combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[9][2]~q\);

-- Location: LCCOMB_X37_Y29_N26
\sumador|b3[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[18]~feeder_combout\ = \memoria[9][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[9][2]~q\,
	combout => \sumador|b3[18]~feeder_combout\);

-- Location: FF_X37_Y29_N27
\sumador|b3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[18]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(18));

-- Location: LCCOMB_X37_Y26_N18
\sumador|s3[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[18]~feeder_combout\ = \sumador|b3\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(18),
	combout => \sumador|s3[18]~feeder_combout\);

-- Location: FF_X37_Y26_N19
\sumador|s3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[18]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(18));

-- Location: LCCOMB_X37_Y26_N26
\sumador|e3[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e3[18]~feeder_combout\ = \sumador|s3\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s3\(18),
	combout => \sumador|e3[18]~feeder_combout\);

-- Location: FF_X37_Y26_N27
\sumador|e3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e3[18]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(18));

-- Location: LCCOMB_X37_Y27_N10
\sumador|Add1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~36_combout\ = ((\sumador|e4\(18) $ (\sumador|e3\(18) $ (!\sumador|Add1~35\)))) # (GND)
-- \sumador|Add1~37\ = CARRY((\sumador|e4\(18) & ((\sumador|e3\(18)) # (!\sumador|Add1~35\))) # (!\sumador|e4\(18) & (\sumador|e3\(18) & !\sumador|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(18),
	datab => \sumador|e3\(18),
	datad => VCC,
	cin => \sumador|Add1~35\,
	combout => \sumador|Add1~36_combout\,
	cout => \sumador|Add1~37\);

-- Location: FF_X42_Y30_N11
\memoria[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|do_buffer_reg\(2),
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[6][2]~q\);

-- Location: LCCOMB_X42_Y30_N2
\sumador|b2[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[18]~feeder_combout\ = \memoria[6][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[6][2]~q\,
	combout => \sumador|b2[18]~feeder_combout\);

-- Location: FF_X42_Y30_N3
\sumador|b2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[18]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(18));

-- Location: LCCOMB_X40_Y27_N12
\sumador|s2[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[18]~feeder_combout\ = \sumador|b2\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b2\(18),
	combout => \sumador|s2[18]~feeder_combout\);

-- Location: FF_X40_Y27_N13
\sumador|s2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[18]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(18));

-- Location: FF_X39_Y27_N13
\sumador|e2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(18),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(18));

-- Location: LCCOMB_X44_Y27_N18
\memoria[3][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[3][2]~feeder_combout\ = \spi1|do_buffer_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(2),
	combout => \memoria[3][2]~feeder_combout\);

-- Location: FF_X44_Y27_N19
\memoria[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[3][2]~feeder_combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[3][2]~q\);

-- Location: LCCOMB_X44_Y27_N26
\sumador|b1[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[18]~feeder_combout\ = \memoria[3][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[3][2]~q\,
	combout => \sumador|b1[18]~feeder_combout\);

-- Location: FF_X44_Y27_N27
\sumador|b1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[18]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(18));

-- Location: LCCOMB_X42_Y27_N20
\sumador|s1[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[18]~feeder_combout\ = \sumador|b1\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(18),
	combout => \sumador|s1[18]~feeder_combout\);

-- Location: FF_X42_Y27_N21
\sumador|s1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[18]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(18));

-- Location: LCCOMB_X42_Y27_N4
\sumador|e1[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[18]~feeder_combout\ = \sumador|s1\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(18),
	combout => \sumador|e1[18]~feeder_combout\);

-- Location: FF_X42_Y27_N5
\sumador|e1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[18]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(18));

-- Location: LCCOMB_X39_Y27_N12
\sumador|Add0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~36_combout\ = ((\sumador|e2\(18) $ (\sumador|e1\(18) $ (!\sumador|Add0~35\)))) # (GND)
-- \sumador|Add0~37\ = CARRY((\sumador|e2\(18) & ((\sumador|e1\(18)) # (!\sumador|Add0~35\))) # (!\sumador|e2\(18) & (\sumador|e1\(18) & !\sumador|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e2\(18),
	datab => \sumador|e1\(18),
	datad => VCC,
	cin => \sumador|Add0~35\,
	combout => \sumador|Add0~36_combout\,
	cout => \sumador|Add0~37\);

-- Location: LCCOMB_X38_Y27_N10
\sumador|ps1[18]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[18]~62_combout\ = ((\sumador|Add1~36_combout\ $ (\sumador|Add0~36_combout\ $ (!\sumador|ps1[17]~61\)))) # (GND)
-- \sumador|ps1[18]~63\ = CARRY((\sumador|Add1~36_combout\ & ((\sumador|Add0~36_combout\) # (!\sumador|ps1[17]~61\))) # (!\sumador|Add1~36_combout\ & (\sumador|Add0~36_combout\ & !\sumador|ps1[17]~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~36_combout\,
	datab => \sumador|Add0~36_combout\,
	datad => VCC,
	cin => \sumador|ps1[17]~61\,
	combout => \sumador|ps1[18]~62_combout\,
	cout => \sumador|ps1[18]~63\);

-- Location: FF_X38_Y27_N11
\sumador|ps1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[18]~62_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(18));

-- Location: LCCOMB_X43_Y25_N10
\sumador|t1[18]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[18]~63_combout\ = ((\sumador|ps2\(18) $ (\sumador|ps1\(18) $ (!\sumador|t1[17]~62\)))) # (GND)
-- \sumador|t1[18]~64\ = CARRY((\sumador|ps2\(18) & ((\sumador|ps1\(18)) # (!\sumador|t1[17]~62\))) # (!\sumador|ps2\(18) & (\sumador|ps1\(18) & !\sumador|t1[17]~62\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps2\(18),
	datab => \sumador|ps1\(18),
	datad => VCC,
	cin => \sumador|t1[17]~62\,
	combout => \sumador|t1[18]~63_combout\,
	cout => \sumador|t1[18]~64\);

-- Location: FF_X43_Y25_N11
\sumador|t1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[18]~63_combout\,
	asdata => \sumador|e1\(18),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(18));

-- Location: LCCOMB_X47_Y26_N30
\sumador|samp_out[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[18]~feeder_combout\ = \sumador|t1\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(18),
	combout => \sumador|samp_out[18]~feeder_combout\);

-- Location: FF_X47_Y26_N31
\sumador|samp_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[18]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(18));

-- Location: LCCOMB_X37_Y29_N0
\memoria[9][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[9][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(3),
	combout => \memoria[9][3]~feeder_combout\);

-- Location: FF_X37_Y29_N1
\memoria[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[9][3]~feeder_combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[9][3]~q\);

-- Location: LCCOMB_X37_Y29_N8
\sumador|b3[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[19]~feeder_combout\ = \memoria[9][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[9][3]~q\,
	combout => \sumador|b3[19]~feeder_combout\);

-- Location: FF_X37_Y29_N9
\sumador|b3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[19]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(19));

-- Location: FF_X36_Y29_N19
\sumador|s3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b3\(19),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(19));

-- Location: FF_X37_Y27_N13
\sumador|e3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(19),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(19));

-- Location: LCCOMB_X40_Y29_N16
\memoria[12][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[12][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(3),
	combout => \memoria[12][3]~feeder_combout\);

-- Location: FF_X40_Y29_N17
\memoria[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[12][3]~feeder_combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[12][3]~q\);

-- Location: LCCOMB_X40_Y29_N24
\sumador|b4[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[19]~feeder_combout\ = \memoria[12][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[12][3]~q\,
	combout => \sumador|b4[19]~feeder_combout\);

-- Location: FF_X40_Y29_N25
\sumador|b4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[19]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(19));

-- Location: LCCOMB_X37_Y26_N24
\sumador|s4[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[19]~feeder_combout\ = \sumador|b4\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b4\(19),
	combout => \sumador|s4[19]~feeder_combout\);

-- Location: FF_X37_Y26_N25
\sumador|s4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[19]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(19));

-- Location: LCCOMB_X37_Y26_N0
\sumador|e4[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e4[19]~feeder_combout\ = \sumador|s4\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s4\(19),
	combout => \sumador|e4[19]~feeder_combout\);

-- Location: FF_X37_Y26_N1
\sumador|e4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e4[19]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(19));

-- Location: LCCOMB_X37_Y27_N12
\sumador|Add1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~38_combout\ = (\sumador|e3\(19) & ((\sumador|e4\(19) & (\sumador|Add1~37\ & VCC)) # (!\sumador|e4\(19) & (!\sumador|Add1~37\)))) # (!\sumador|e3\(19) & ((\sumador|e4\(19) & (!\sumador|Add1~37\)) # (!\sumador|e4\(19) & ((\sumador|Add1~37\) # 
-- (GND)))))
-- \sumador|Add1~39\ = CARRY((\sumador|e3\(19) & (!\sumador|e4\(19) & !\sumador|Add1~37\)) # (!\sumador|e3\(19) & ((!\sumador|Add1~37\) # (!\sumador|e4\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e3\(19),
	datab => \sumador|e4\(19),
	datad => VCC,
	cin => \sumador|Add1~37\,
	combout => \sumador|Add1~38_combout\,
	cout => \sumador|Add1~39\);

-- Location: LCCOMB_X44_Y27_N0
\memoria[3][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[3][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(3),
	combout => \memoria[3][3]~feeder_combout\);

-- Location: FF_X44_Y27_N1
\memoria[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[3][3]~feeder_combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[3][3]~q\);

-- Location: LCCOMB_X44_Y27_N8
\sumador|b1[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[19]~feeder_combout\ = \memoria[3][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[3][3]~q\,
	combout => \sumador|b1[19]~feeder_combout\);

-- Location: FF_X44_Y27_N9
\sumador|b1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[19]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(19));

-- Location: LCCOMB_X46_Y25_N14
\sumador|s1[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[19]~feeder_combout\ = \sumador|b1\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(19),
	combout => \sumador|s1[19]~feeder_combout\);

-- Location: FF_X46_Y25_N15
\sumador|s1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[19]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(19));

-- Location: FF_X46_Y25_N31
\sumador|e1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s1\(19),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(19));

-- Location: FF_X42_Y30_N25
\memoria[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|do_buffer_reg\(3),
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[6][3]~q\);

-- Location: LCCOMB_X42_Y30_N0
\sumador|b2[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[19]~feeder_combout\ = \memoria[6][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[6][3]~q\,
	combout => \sumador|b2[19]~feeder_combout\);

-- Location: FF_X42_Y30_N1
\sumador|b2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[19]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(19));

-- Location: LCCOMB_X39_Y27_N26
\sumador|s2[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[19]~feeder_combout\ = \sumador|b2\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b2\(19),
	combout => \sumador|s2[19]~feeder_combout\);

-- Location: FF_X39_Y27_N27
\sumador|s2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[19]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(19));

-- Location: FF_X39_Y27_N15
\sumador|e2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(19),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(19));

-- Location: LCCOMB_X39_Y27_N14
\sumador|Add0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~38_combout\ = (\sumador|e1\(19) & ((\sumador|e2\(19) & (\sumador|Add0~37\ & VCC)) # (!\sumador|e2\(19) & (!\sumador|Add0~37\)))) # (!\sumador|e1\(19) & ((\sumador|e2\(19) & (!\sumador|Add0~37\)) # (!\sumador|e2\(19) & ((\sumador|Add0~37\) # 
-- (GND)))))
-- \sumador|Add0~39\ = CARRY((\sumador|e1\(19) & (!\sumador|e2\(19) & !\sumador|Add0~37\)) # (!\sumador|e1\(19) & ((!\sumador|Add0~37\) # (!\sumador|e2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(19),
	datab => \sumador|e2\(19),
	datad => VCC,
	cin => \sumador|Add0~37\,
	combout => \sumador|Add0~38_combout\,
	cout => \sumador|Add0~39\);

-- Location: LCCOMB_X38_Y27_N12
\sumador|ps1[19]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[19]~64_combout\ = (\sumador|Add1~38_combout\ & ((\sumador|Add0~38_combout\ & (\sumador|ps1[18]~63\ & VCC)) # (!\sumador|Add0~38_combout\ & (!\sumador|ps1[18]~63\)))) # (!\sumador|Add1~38_combout\ & ((\sumador|Add0~38_combout\ & 
-- (!\sumador|ps1[18]~63\)) # (!\sumador|Add0~38_combout\ & ((\sumador|ps1[18]~63\) # (GND)))))
-- \sumador|ps1[19]~65\ = CARRY((\sumador|Add1~38_combout\ & (!\sumador|Add0~38_combout\ & !\sumador|ps1[18]~63\)) # (!\sumador|Add1~38_combout\ & ((!\sumador|ps1[18]~63\) # (!\sumador|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~38_combout\,
	datab => \sumador|Add0~38_combout\,
	datad => VCC,
	cin => \sumador|ps1[18]~63\,
	combout => \sumador|ps1[19]~64_combout\,
	cout => \sumador|ps1[19]~65\);

-- Location: FF_X38_Y27_N13
\sumador|ps1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[19]~64_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(19));

-- Location: LCCOMB_X39_Y26_N30
\memoria[18][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[18][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(3),
	combout => \memoria[18][3]~feeder_combout\);

-- Location: FF_X39_Y26_N31
\memoria[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[18][3]~feeder_combout\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[18][3]~q\);

-- Location: FF_X39_Y26_N25
\sumador|b6[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[18][3]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(19));

-- Location: LCCOMB_X40_Y26_N14
\sumador|s6[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[19]~feeder_combout\ = \sumador|b6\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(19),
	combout => \sumador|s6[19]~feeder_combout\);

-- Location: FF_X40_Y26_N15
\sumador|s6[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[19]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(19));

-- Location: FF_X40_Y26_N17
\sumador|e6[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(19),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(19));

-- Location: LCCOMB_X43_Y28_N24
\memoria[15][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[15][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(3),
	combout => \memoria[15][3]~feeder_combout\);

-- Location: FF_X43_Y28_N25
\memoria[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[15][3]~feeder_combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[15][3]~q\);

-- Location: LCCOMB_X43_Y28_N16
\sumador|b5[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[19]~feeder_combout\ = \memoria[15][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[15][3]~q\,
	combout => \sumador|b5[19]~feeder_combout\);

-- Location: FF_X43_Y28_N17
\sumador|b5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[19]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(19));

-- Location: LCCOMB_X42_Y25_N30
\sumador|s5[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[19]~feeder_combout\ = \sumador|b5\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(19),
	combout => \sumador|s5[19]~feeder_combout\);

-- Location: FF_X42_Y25_N31
\sumador|s5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[19]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(19));

-- Location: FF_X41_Y25_N15
\sumador|e5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(19),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(19));

-- Location: LCCOMB_X41_Y25_N14
\sumador|Add3~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~38_combout\ = (\sumador|e6\(19) & ((\sumador|e5\(19) & (\sumador|Add3~37\ & VCC)) # (!\sumador|e5\(19) & (!\sumador|Add3~37\)))) # (!\sumador|e6\(19) & ((\sumador|e5\(19) & (!\sumador|Add3~37\)) # (!\sumador|e5\(19) & ((\sumador|Add3~37\) # 
-- (GND)))))
-- \sumador|Add3~39\ = CARRY((\sumador|e6\(19) & (!\sumador|e5\(19) & !\sumador|Add3~37\)) # (!\sumador|e6\(19) & ((!\sumador|Add3~37\) # (!\sumador|e5\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e6\(19),
	datab => \sumador|e5\(19),
	datad => VCC,
	cin => \sumador|Add3~37\,
	combout => \sumador|Add3~38_combout\,
	cout => \sumador|Add3~39\);

-- Location: FF_X43_Y31_N25
\memoria[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|do_buffer_reg\(3),
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[21][3]~q\);

-- Location: LCCOMB_X43_Y31_N16
\sumador|b7[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[19]~feeder_combout\ = \memoria[21][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[21][3]~q\,
	combout => \sumador|b7[19]~feeder_combout\);

-- Location: FF_X43_Y31_N17
\sumador|b7[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[19]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(19));

-- Location: LCCOMB_X44_Y28_N6
\sumador|s7[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[19]~feeder_combout\ = \sumador|b7\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(19),
	combout => \sumador|s7[19]~feeder_combout\);

-- Location: FF_X44_Y28_N7
\sumador|s7[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[19]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(19));

-- Location: FF_X45_Y25_N13
\sumador|e7[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(19),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(19));

-- Location: LCCOMB_X41_Y27_N16
\memoria[24][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[24][3]~feeder_combout\ = \spi1|do_buffer_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(3),
	combout => \memoria[24][3]~feeder_combout\);

-- Location: FF_X41_Y27_N17
\memoria[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[24][3]~feeder_combout\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[24][3]~q\);

-- Location: LCCOMB_X41_Y27_N0
\sumador|b8[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[19]~feeder_combout\ = \memoria[24][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[24][3]~q\,
	combout => \sumador|b8[19]~feeder_combout\);

-- Location: FF_X41_Y27_N1
\sumador|b8[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[19]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(19));

-- Location: LCCOMB_X43_Y27_N22
\sumador|s8[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[19]~feeder_combout\ = \sumador|b8\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(19),
	combout => \sumador|s8[19]~feeder_combout\);

-- Location: FF_X43_Y27_N23
\sumador|s8[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[19]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(19));

-- Location: FF_X43_Y27_N25
\sumador|e8[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(19),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(19));

-- Location: LCCOMB_X45_Y25_N12
\sumador|Add4~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~38_combout\ = (\sumador|e7\(19) & ((\sumador|e8\(19) & (\sumador|Add4~37\ & VCC)) # (!\sumador|e8\(19) & (!\sumador|Add4~37\)))) # (!\sumador|e7\(19) & ((\sumador|e8\(19) & (!\sumador|Add4~37\)) # (!\sumador|e8\(19) & ((\sumador|Add4~37\) # 
-- (GND)))))
-- \sumador|Add4~39\ = CARRY((\sumador|e7\(19) & (!\sumador|e8\(19) & !\sumador|Add4~37\)) # (!\sumador|e7\(19) & ((!\sumador|Add4~37\) # (!\sumador|e8\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e7\(19),
	datab => \sumador|e8\(19),
	datad => VCC,
	cin => \sumador|Add4~37\,
	combout => \sumador|Add4~38_combout\,
	cout => \sumador|Add4~39\);

-- Location: LCCOMB_X44_Y25_N12
\sumador|ps2[19]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[19]~64_combout\ = (\sumador|Add3~38_combout\ & ((\sumador|Add4~38_combout\ & (\sumador|ps2[18]~63\ & VCC)) # (!\sumador|Add4~38_combout\ & (!\sumador|ps2[18]~63\)))) # (!\sumador|Add3~38_combout\ & ((\sumador|Add4~38_combout\ & 
-- (!\sumador|ps2[18]~63\)) # (!\sumador|Add4~38_combout\ & ((\sumador|ps2[18]~63\) # (GND)))))
-- \sumador|ps2[19]~65\ = CARRY((\sumador|Add3~38_combout\ & (!\sumador|Add4~38_combout\ & !\sumador|ps2[18]~63\)) # (!\sumador|Add3~38_combout\ & ((!\sumador|ps2[18]~63\) # (!\sumador|Add4~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~38_combout\,
	datab => \sumador|Add4~38_combout\,
	datad => VCC,
	cin => \sumador|ps2[18]~63\,
	combout => \sumador|ps2[19]~64_combout\,
	cout => \sumador|ps2[19]~65\);

-- Location: FF_X44_Y25_N13
\sumador|ps2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[19]~64_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(19));

-- Location: LCCOMB_X43_Y25_N12
\sumador|t1[19]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[19]~65_combout\ = (\sumador|ps1\(19) & ((\sumador|ps2\(19) & (\sumador|t1[18]~64\ & VCC)) # (!\sumador|ps2\(19) & (!\sumador|t1[18]~64\)))) # (!\sumador|ps1\(19) & ((\sumador|ps2\(19) & (!\sumador|t1[18]~64\)) # (!\sumador|ps2\(19) & 
-- ((\sumador|t1[18]~64\) # (GND)))))
-- \sumador|t1[19]~66\ = CARRY((\sumador|ps1\(19) & (!\sumador|ps2\(19) & !\sumador|t1[18]~64\)) # (!\sumador|ps1\(19) & ((!\sumador|t1[18]~64\) # (!\sumador|ps2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(19),
	datab => \sumador|ps2\(19),
	datad => VCC,
	cin => \sumador|t1[18]~64\,
	combout => \sumador|t1[19]~65_combout\,
	cout => \sumador|t1[19]~66\);

-- Location: LCCOMB_X43_Y24_N12
\sumador|t1[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[19]~feeder_combout\ = \sumador|t1[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[19]~65_combout\,
	combout => \sumador|t1[19]~feeder_combout\);

-- Location: FF_X43_Y24_N13
\sumador|t1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[19]~feeder_combout\,
	asdata => \sumador|e1\(19),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(19));

-- Location: LCCOMB_X43_Y24_N18
\sumador|samp_out[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[19]~feeder_combout\ = \sumador|t1\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(19),
	combout => \sumador|samp_out[19]~feeder_combout\);

-- Location: FF_X43_Y24_N19
\sumador|samp_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[19]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(19));

-- Location: LCCOMB_X37_Y29_N30
\memoria[9][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[9][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[9][4]~feeder_combout\);

-- Location: FF_X37_Y29_N31
\memoria[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[9][4]~feeder_combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[9][4]~q\);

-- Location: FF_X37_Y29_N23
\sumador|b3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[9][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(20));

-- Location: LCCOMB_X37_Y30_N28
\sumador|s3[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[20]~feeder_combout\ = \sumador|b3\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(20),
	combout => \sumador|s3[20]~feeder_combout\);

-- Location: FF_X37_Y30_N29
\sumador|s3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[20]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(20));

-- Location: LCCOMB_X37_Y30_N20
\sumador|e3[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e3[20]~feeder_combout\ = \sumador|s3\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s3\(20),
	combout => \sumador|e3[20]~feeder_combout\);

-- Location: FF_X37_Y30_N21
\sumador|e3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e3[20]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(20));

-- Location: LCCOMB_X40_Y29_N14
\memoria[12][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[12][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(4),
	combout => \memoria[12][4]~feeder_combout\);

-- Location: FF_X40_Y29_N15
\memoria[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[12][4]~feeder_combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[12][4]~q\);

-- Location: FF_X40_Y29_N31
\sumador|b4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[12][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(20));

-- Location: LCCOMB_X36_Y29_N16
\sumador|s4[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[20]~feeder_combout\ = \sumador|b4\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(20),
	combout => \sumador|s4[20]~feeder_combout\);

-- Location: FF_X36_Y29_N17
\sumador|s4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[20]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(20));

-- Location: FF_X37_Y27_N15
\sumador|e4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(20),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(20));

-- Location: LCCOMB_X37_Y27_N14
\sumador|Add1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~40_combout\ = ((\sumador|e3\(20) $ (\sumador|e4\(20) $ (!\sumador|Add1~39\)))) # (GND)
-- \sumador|Add1~41\ = CARRY((\sumador|e3\(20) & ((\sumador|e4\(20)) # (!\sumador|Add1~39\))) # (!\sumador|e3\(20) & (\sumador|e4\(20) & !\sumador|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e3\(20),
	datab => \sumador|e4\(20),
	datad => VCC,
	cin => \sumador|Add1~39\,
	combout => \sumador|Add1~40_combout\,
	cout => \sumador|Add1~41\);

-- Location: LCCOMB_X44_Y27_N30
\memoria[3][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[3][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[3][4]~feeder_combout\);

-- Location: FF_X44_Y27_N31
\memoria[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[3][4]~feeder_combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[3][4]~q\);

-- Location: FF_X44_Y27_N15
\sumador|b1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[3][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(20));

-- Location: LCCOMB_X42_Y27_N10
\sumador|s1[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[20]~feeder_combout\ = \sumador|b1\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b1\(20),
	combout => \sumador|s1[20]~feeder_combout\);

-- Location: FF_X42_Y27_N11
\sumador|s1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[20]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(20));

-- Location: LCCOMB_X42_Y27_N18
\sumador|e1[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[20]~feeder_combout\ = \sumador|s1\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(20),
	combout => \sumador|e1[20]~feeder_combout\);

-- Location: FF_X42_Y27_N19
\sumador|e1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[20]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(20));

-- Location: LCCOMB_X42_Y30_N30
\memoria[6][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[6][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[6][4]~feeder_combout\);

-- Location: FF_X42_Y30_N31
\memoria[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[6][4]~feeder_combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[6][4]~q\);

-- Location: FF_X42_Y30_N7
\sumador|b2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[6][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(20));

-- Location: LCCOMB_X39_Y27_N30
\sumador|s2[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[20]~feeder_combout\ = \sumador|b2\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b2\(20),
	combout => \sumador|s2[20]~feeder_combout\);

-- Location: FF_X39_Y27_N31
\sumador|s2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[20]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(20));

-- Location: FF_X39_Y27_N17
\sumador|e2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(20),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(20));

-- Location: LCCOMB_X39_Y27_N16
\sumador|Add0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~40_combout\ = ((\sumador|e1\(20) $ (\sumador|e2\(20) $ (!\sumador|Add0~39\)))) # (GND)
-- \sumador|Add0~41\ = CARRY((\sumador|e1\(20) & ((\sumador|e2\(20)) # (!\sumador|Add0~39\))) # (!\sumador|e1\(20) & (\sumador|e2\(20) & !\sumador|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(20),
	datab => \sumador|e2\(20),
	datad => VCC,
	cin => \sumador|Add0~39\,
	combout => \sumador|Add0~40_combout\,
	cout => \sumador|Add0~41\);

-- Location: LCCOMB_X38_Y27_N14
\sumador|ps1[20]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[20]~66_combout\ = ((\sumador|Add1~40_combout\ $ (\sumador|Add0~40_combout\ $ (!\sumador|ps1[19]~65\)))) # (GND)
-- \sumador|ps1[20]~67\ = CARRY((\sumador|Add1~40_combout\ & ((\sumador|Add0~40_combout\) # (!\sumador|ps1[19]~65\))) # (!\sumador|Add1~40_combout\ & (\sumador|Add0~40_combout\ & !\sumador|ps1[19]~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~40_combout\,
	datab => \sumador|Add0~40_combout\,
	datad => VCC,
	cin => \sumador|ps1[19]~65\,
	combout => \sumador|ps1[20]~66_combout\,
	cout => \sumador|ps1[20]~67\);

-- Location: FF_X38_Y27_N15
\sumador|ps1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[20]~66_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(20));

-- Location: LCCOMB_X43_Y28_N30
\memoria[15][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[15][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(4),
	combout => \memoria[15][4]~feeder_combout\);

-- Location: FF_X43_Y28_N31
\memoria[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[15][4]~feeder_combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[15][4]~q\);

-- Location: FF_X43_Y28_N15
\sumador|b5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[15][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(20));

-- Location: LCCOMB_X46_Y25_N12
\sumador|s5[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[20]~feeder_combout\ = \sumador|b5\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b5\(20),
	combout => \sumador|s5[20]~feeder_combout\);

-- Location: FF_X46_Y25_N13
\sumador|s5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[20]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(20));

-- Location: LCCOMB_X46_Y25_N28
\sumador|e5[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e5[20]~feeder_combout\ = \sumador|s5\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s5\(20),
	combout => \sumador|e5[20]~feeder_combout\);

-- Location: FF_X46_Y25_N29
\sumador|e5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e5[20]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(20));

-- Location: LCCOMB_X39_Y26_N4
\memoria[18][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[18][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(4),
	combout => \memoria[18][4]~feeder_combout\);

-- Location: FF_X39_Y26_N5
\memoria[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[18][4]~feeder_combout\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[18][4]~q\);

-- Location: FF_X39_Y26_N15
\sumador|b6[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[18][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(20));

-- Location: LCCOMB_X45_Y26_N0
\sumador|s6[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[20]~feeder_combout\ = \sumador|b6\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(20),
	combout => \sumador|s6[20]~feeder_combout\);

-- Location: FF_X45_Y26_N1
\sumador|s6[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[20]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(20));

-- Location: FF_X41_Y25_N17
\sumador|e6[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(20),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(20));

-- Location: LCCOMB_X41_Y25_N16
\sumador|Add3~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~40_combout\ = ((\sumador|e5\(20) $ (\sumador|e6\(20) $ (!\sumador|Add3~39\)))) # (GND)
-- \sumador|Add3~41\ = CARRY((\sumador|e5\(20) & ((\sumador|e6\(20)) # (!\sumador|Add3~39\))) # (!\sumador|e5\(20) & (\sumador|e6\(20) & !\sumador|Add3~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(20),
	datab => \sumador|e6\(20),
	datad => VCC,
	cin => \sumador|Add3~39\,
	combout => \sumador|Add3~40_combout\,
	cout => \sumador|Add3~41\);

-- Location: FF_X43_Y31_N7
\memoria[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|do_buffer_reg\(4),
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[21][4]~q\);

-- Location: LCCOMB_X43_Y31_N30
\sumador|b7[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[20]~feeder_combout\ = \memoria[21][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[21][4]~q\,
	combout => \sumador|b7[20]~feeder_combout\);

-- Location: FF_X43_Y31_N31
\sumador|b7[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[20]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(20));

-- Location: LCCOMB_X43_Y27_N28
\sumador|s7[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[20]~feeder_combout\ = \sumador|b7\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(20),
	combout => \sumador|s7[20]~feeder_combout\);

-- Location: FF_X43_Y27_N29
\sumador|s7[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[20]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(20));

-- Location: LCCOMB_X43_Y27_N30
\sumador|e7[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e7[20]~feeder_combout\ = \sumador|s7\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s7\(20),
	combout => \sumador|e7[20]~feeder_combout\);

-- Location: FF_X43_Y27_N31
\sumador|e7[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e7[20]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(20));

-- Location: LCCOMB_X41_Y27_N22
\memoria[24][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[24][4]~feeder_combout\ = \spi1|do_buffer_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(4),
	combout => \memoria[24][4]~feeder_combout\);

-- Location: FF_X41_Y27_N23
\memoria[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[24][4]~feeder_combout\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[24][4]~q\);

-- Location: FF_X41_Y27_N31
\sumador|b8[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[24][4]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(20));

-- Location: LCCOMB_X46_Y27_N6
\sumador|s8[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[20]~feeder_combout\ = \sumador|b8\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(20),
	combout => \sumador|s8[20]~feeder_combout\);

-- Location: FF_X46_Y27_N7
\sumador|s8[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[20]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(20));

-- Location: FF_X45_Y25_N15
\sumador|e8[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(20),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(20));

-- Location: LCCOMB_X45_Y25_N14
\sumador|Add4~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~40_combout\ = ((\sumador|e7\(20) $ (\sumador|e8\(20) $ (!\sumador|Add4~39\)))) # (GND)
-- \sumador|Add4~41\ = CARRY((\sumador|e7\(20) & ((\sumador|e8\(20)) # (!\sumador|Add4~39\))) # (!\sumador|e7\(20) & (\sumador|e8\(20) & !\sumador|Add4~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e7\(20),
	datab => \sumador|e8\(20),
	datad => VCC,
	cin => \sumador|Add4~39\,
	combout => \sumador|Add4~40_combout\,
	cout => \sumador|Add4~41\);

-- Location: LCCOMB_X44_Y25_N14
\sumador|ps2[20]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[20]~66_combout\ = ((\sumador|Add3~40_combout\ $ (\sumador|Add4~40_combout\ $ (!\sumador|ps2[19]~65\)))) # (GND)
-- \sumador|ps2[20]~67\ = CARRY((\sumador|Add3~40_combout\ & ((\sumador|Add4~40_combout\) # (!\sumador|ps2[19]~65\))) # (!\sumador|Add3~40_combout\ & (\sumador|Add4~40_combout\ & !\sumador|ps2[19]~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~40_combout\,
	datab => \sumador|Add4~40_combout\,
	datad => VCC,
	cin => \sumador|ps2[19]~65\,
	combout => \sumador|ps2[20]~66_combout\,
	cout => \sumador|ps2[20]~67\);

-- Location: FF_X44_Y25_N15
\sumador|ps2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[20]~66_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(20));

-- Location: LCCOMB_X43_Y25_N14
\sumador|t1[20]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[20]~67_combout\ = ((\sumador|ps1\(20) $ (\sumador|ps2\(20) $ (!\sumador|t1[19]~66\)))) # (GND)
-- \sumador|t1[20]~68\ = CARRY((\sumador|ps1\(20) & ((\sumador|ps2\(20)) # (!\sumador|t1[19]~66\))) # (!\sumador|ps1\(20) & (\sumador|ps2\(20) & !\sumador|t1[19]~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(20),
	datab => \sumador|ps2\(20),
	datad => VCC,
	cin => \sumador|t1[19]~66\,
	combout => \sumador|t1[20]~67_combout\,
	cout => \sumador|t1[20]~68\);

-- Location: LCCOMB_X47_Y25_N16
\sumador|t1[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[20]~feeder_combout\ = \sumador|t1[20]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[20]~67_combout\,
	combout => \sumador|t1[20]~feeder_combout\);

-- Location: FF_X47_Y25_N17
\sumador|t1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[20]~feeder_combout\,
	asdata => \sumador|e1\(20),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(20));

-- Location: LCCOMB_X47_Y25_N8
\sumador|samp_out[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[20]~feeder_combout\ = \sumador|t1\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(20),
	combout => \sumador|samp_out[20]~feeder_combout\);

-- Location: FF_X47_Y25_N9
\sumador|samp_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[20]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(20));

-- Location: LCCOMB_X40_Y29_N20
\memoria[12][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[12][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[12][5]~feeder_combout\);

-- Location: FF_X40_Y29_N21
\memoria[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[12][5]~feeder_combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[12][5]~q\);

-- Location: LCCOMB_X40_Y29_N28
\sumador|b4[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[21]~feeder_combout\ = \memoria[12][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[12][5]~q\,
	combout => \sumador|b4[21]~feeder_combout\);

-- Location: FF_X40_Y29_N29
\sumador|b4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[21]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(21));

-- Location: LCCOMB_X37_Y30_N10
\sumador|s4[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[21]~feeder_combout\ = \sumador|b4\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(21),
	combout => \sumador|s4[21]~feeder_combout\);

-- Location: FF_X37_Y30_N11
\sumador|s4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[21]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(21));

-- Location: LCCOMB_X37_Y30_N18
\sumador|e4[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e4[21]~feeder_combout\ = \sumador|s4\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s4\(21),
	combout => \sumador|e4[21]~feeder_combout\);

-- Location: FF_X37_Y30_N19
\sumador|e4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e4[21]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(21));

-- Location: LCCOMB_X37_Y29_N12
\memoria[9][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[9][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(5),
	combout => \memoria[9][5]~feeder_combout\);

-- Location: FF_X37_Y29_N13
\memoria[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[9][5]~feeder_combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[9][5]~q\);

-- Location: LCCOMB_X37_Y29_N20
\sumador|b3[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[21]~feeder_combout\ = \memoria[9][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[9][5]~q\,
	combout => \sumador|b3[21]~feeder_combout\);

-- Location: FF_X37_Y29_N21
\sumador|b3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[21]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(21));

-- Location: LCCOMB_X36_Y28_N14
\sumador|s3[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[21]~feeder_combout\ = \sumador|b3\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b3\(21),
	combout => \sumador|s3[21]~feeder_combout\);

-- Location: FF_X36_Y28_N15
\sumador|s3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[21]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(21));

-- Location: FF_X37_Y27_N17
\sumador|e3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(21),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(21));

-- Location: LCCOMB_X37_Y27_N16
\sumador|Add1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~42_combout\ = (\sumador|e4\(21) & ((\sumador|e3\(21) & (\sumador|Add1~41\ & VCC)) # (!\sumador|e3\(21) & (!\sumador|Add1~41\)))) # (!\sumador|e4\(21) & ((\sumador|e3\(21) & (!\sumador|Add1~41\)) # (!\sumador|e3\(21) & ((\sumador|Add1~41\) # 
-- (GND)))))
-- \sumador|Add1~43\ = CARRY((\sumador|e4\(21) & (!\sumador|e3\(21) & !\sumador|Add1~41\)) # (!\sumador|e4\(21) & ((!\sumador|Add1~41\) # (!\sumador|e3\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e4\(21),
	datab => \sumador|e3\(21),
	datad => VCC,
	cin => \sumador|Add1~41\,
	combout => \sumador|Add1~42_combout\,
	cout => \sumador|Add1~43\);

-- Location: LCCOMB_X44_Y27_N12
\memoria[3][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[3][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[3][5]~feeder_combout\);

-- Location: FF_X44_Y27_N13
\memoria[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[3][5]~feeder_combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[3][5]~q\);

-- Location: LCCOMB_X44_Y27_N20
\sumador|b1[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[21]~feeder_combout\ = \memoria[3][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[3][5]~q\,
	combout => \sumador|b1[21]~feeder_combout\);

-- Location: FF_X44_Y27_N21
\sumador|b1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[21]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(21));

-- Location: LCCOMB_X38_Y29_N12
\sumador|s1[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[21]~feeder_combout\ = \sumador|b1\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b1\(21),
	combout => \sumador|s1[21]~feeder_combout\);

-- Location: FF_X38_Y29_N13
\sumador|s1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[21]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(21));

-- Location: LCCOMB_X38_Y29_N28
\sumador|e1[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[21]~feeder_combout\ = \sumador|s1\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(21),
	combout => \sumador|e1[21]~feeder_combout\);

-- Location: FF_X38_Y29_N29
\sumador|e1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[21]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(21));

-- Location: LCCOMB_X42_Y30_N4
\memoria[6][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[6][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[6][5]~feeder_combout\);

-- Location: FF_X42_Y30_N5
\memoria[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[6][5]~feeder_combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[6][5]~q\);

-- Location: FF_X42_Y30_N13
\sumador|b2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[6][5]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(21));

-- Location: FF_X40_Y30_N15
\sumador|s2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b2\(21),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(21));

-- Location: FF_X39_Y27_N19
\sumador|e2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(21),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(21));

-- Location: LCCOMB_X39_Y27_N18
\sumador|Add0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~42_combout\ = (\sumador|e1\(21) & ((\sumador|e2\(21) & (\sumador|Add0~41\ & VCC)) # (!\sumador|e2\(21) & (!\sumador|Add0~41\)))) # (!\sumador|e1\(21) & ((\sumador|e2\(21) & (!\sumador|Add0~41\)) # (!\sumador|e2\(21) & ((\sumador|Add0~41\) # 
-- (GND)))))
-- \sumador|Add0~43\ = CARRY((\sumador|e1\(21) & (!\sumador|e2\(21) & !\sumador|Add0~41\)) # (!\sumador|e1\(21) & ((!\sumador|Add0~41\) # (!\sumador|e2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(21),
	datab => \sumador|e2\(21),
	datad => VCC,
	cin => \sumador|Add0~41\,
	combout => \sumador|Add0~42_combout\,
	cout => \sumador|Add0~43\);

-- Location: LCCOMB_X38_Y27_N16
\sumador|ps1[21]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[21]~68_combout\ = (\sumador|Add1~42_combout\ & ((\sumador|Add0~42_combout\ & (\sumador|ps1[20]~67\ & VCC)) # (!\sumador|Add0~42_combout\ & (!\sumador|ps1[20]~67\)))) # (!\sumador|Add1~42_combout\ & ((\sumador|Add0~42_combout\ & 
-- (!\sumador|ps1[20]~67\)) # (!\sumador|Add0~42_combout\ & ((\sumador|ps1[20]~67\) # (GND)))))
-- \sumador|ps1[21]~69\ = CARRY((\sumador|Add1~42_combout\ & (!\sumador|Add0~42_combout\ & !\sumador|ps1[20]~67\)) # (!\sumador|Add1~42_combout\ & ((!\sumador|ps1[20]~67\) # (!\sumador|Add0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~42_combout\,
	datab => \sumador|Add0~42_combout\,
	datad => VCC,
	cin => \sumador|ps1[20]~67\,
	combout => \sumador|ps1[21]~68_combout\,
	cout => \sumador|ps1[21]~69\);

-- Location: FF_X38_Y27_N17
\sumador|ps1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[21]~68_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(21));

-- Location: LCCOMB_X39_Y26_N26
\memoria[18][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[18][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[18][5]~feeder_combout\);

-- Location: FF_X39_Y26_N27
\memoria[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[18][5]~feeder_combout\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[18][5]~q\);

-- Location: FF_X39_Y26_N29
\sumador|b6[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[18][5]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(21));

-- Location: LCCOMB_X46_Y25_N18
\sumador|s6[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[21]~feeder_combout\ = \sumador|b6\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b6\(21),
	combout => \sumador|s6[21]~feeder_combout\);

-- Location: FF_X46_Y25_N19
\sumador|s6[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[21]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(21));

-- Location: LCCOMB_X46_Y25_N26
\sumador|e6[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e6[21]~feeder_combout\ = \sumador|s6\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s6\(21),
	combout => \sumador|e6[21]~feeder_combout\);

-- Location: FF_X46_Y25_N27
\sumador|e6[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e6[21]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(21));

-- Location: LCCOMB_X43_Y28_N12
\memoria[15][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[15][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[15][5]~feeder_combout\);

-- Location: FF_X43_Y28_N13
\memoria[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[15][5]~feeder_combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[15][5]~q\);

-- Location: LCCOMB_X43_Y28_N28
\sumador|b5[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[21]~feeder_combout\ = \memoria[15][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[15][5]~q\,
	combout => \sumador|b5[21]~feeder_combout\);

-- Location: FF_X43_Y28_N29
\sumador|b5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[21]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(21));

-- Location: LCCOMB_X46_Y27_N8
\sumador|s5[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[21]~feeder_combout\ = \sumador|b5\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(21),
	combout => \sumador|s5[21]~feeder_combout\);

-- Location: FF_X46_Y27_N9
\sumador|s5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[21]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(21));

-- Location: FF_X41_Y25_N19
\sumador|e5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(21),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(21));

-- Location: LCCOMB_X41_Y25_N18
\sumador|Add3~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~42_combout\ = (\sumador|e6\(21) & ((\sumador|e5\(21) & (\sumador|Add3~41\ & VCC)) # (!\sumador|e5\(21) & (!\sumador|Add3~41\)))) # (!\sumador|e6\(21) & ((\sumador|e5\(21) & (!\sumador|Add3~41\)) # (!\sumador|e5\(21) & ((\sumador|Add3~41\) # 
-- (GND)))))
-- \sumador|Add3~43\ = CARRY((\sumador|e6\(21) & (!\sumador|e5\(21) & !\sumador|Add3~41\)) # (!\sumador|e6\(21) & ((!\sumador|Add3~41\) # (!\sumador|e5\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e6\(21),
	datab => \sumador|e5\(21),
	datad => VCC,
	cin => \sumador|Add3~41\,
	combout => \sumador|Add3~42_combout\,
	cout => \sumador|Add3~43\);

-- Location: LCCOMB_X41_Y27_N20
\memoria[24][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[24][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(5),
	combout => \memoria[24][5]~feeder_combout\);

-- Location: FF_X41_Y27_N21
\memoria[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[24][5]~feeder_combout\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[24][5]~q\);

-- Location: LCCOMB_X41_Y27_N4
\sumador|b8[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[21]~feeder_combout\ = \memoria[24][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[24][5]~q\,
	combout => \sumador|b8[21]~feeder_combout\);

-- Location: FF_X41_Y27_N5
\sumador|b8[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[21]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(21));

-- Location: LCCOMB_X43_Y27_N10
\sumador|s8[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[21]~feeder_combout\ = \sumador|b8\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b8\(21),
	combout => \sumador|s8[21]~feeder_combout\);

-- Location: FF_X43_Y27_N11
\sumador|s8[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[21]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(21));

-- Location: LCCOMB_X43_Y27_N12
\sumador|e8[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e8[21]~feeder_combout\ = \sumador|s8\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s8\(21),
	combout => \sumador|e8[21]~feeder_combout\);

-- Location: FF_X43_Y27_N13
\sumador|e8[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e8[21]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(21));

-- Location: LCCOMB_X43_Y31_N4
\memoria[21][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[21][5]~feeder_combout\ = \spi1|do_buffer_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(5),
	combout => \memoria[21][5]~feeder_combout\);

-- Location: FF_X43_Y31_N5
\memoria[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[21][5]~feeder_combout\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[21][5]~q\);

-- Location: FF_X43_Y31_N29
\sumador|b7[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[21][5]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(21));

-- Location: FF_X45_Y25_N23
\sumador|s7[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b7\(21),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(21));

-- Location: FF_X45_Y25_N17
\sumador|e7[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s7\(21),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(21));

-- Location: LCCOMB_X45_Y25_N16
\sumador|Add4~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~42_combout\ = (\sumador|e8\(21) & ((\sumador|e7\(21) & (\sumador|Add4~41\ & VCC)) # (!\sumador|e7\(21) & (!\sumador|Add4~41\)))) # (!\sumador|e8\(21) & ((\sumador|e7\(21) & (!\sumador|Add4~41\)) # (!\sumador|e7\(21) & ((\sumador|Add4~41\) # 
-- (GND)))))
-- \sumador|Add4~43\ = CARRY((\sumador|e8\(21) & (!\sumador|e7\(21) & !\sumador|Add4~41\)) # (!\sumador|e8\(21) & ((!\sumador|Add4~41\) # (!\sumador|e7\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e8\(21),
	datab => \sumador|e7\(21),
	datad => VCC,
	cin => \sumador|Add4~41\,
	combout => \sumador|Add4~42_combout\,
	cout => \sumador|Add4~43\);

-- Location: LCCOMB_X44_Y25_N16
\sumador|ps2[21]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[21]~68_combout\ = (\sumador|Add3~42_combout\ & ((\sumador|Add4~42_combout\ & (\sumador|ps2[20]~67\ & VCC)) # (!\sumador|Add4~42_combout\ & (!\sumador|ps2[20]~67\)))) # (!\sumador|Add3~42_combout\ & ((\sumador|Add4~42_combout\ & 
-- (!\sumador|ps2[20]~67\)) # (!\sumador|Add4~42_combout\ & ((\sumador|ps2[20]~67\) # (GND)))))
-- \sumador|ps2[21]~69\ = CARRY((\sumador|Add3~42_combout\ & (!\sumador|Add4~42_combout\ & !\sumador|ps2[20]~67\)) # (!\sumador|Add3~42_combout\ & ((!\sumador|ps2[20]~67\) # (!\sumador|Add4~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~42_combout\,
	datab => \sumador|Add4~42_combout\,
	datad => VCC,
	cin => \sumador|ps2[20]~67\,
	combout => \sumador|ps2[21]~68_combout\,
	cout => \sumador|ps2[21]~69\);

-- Location: FF_X44_Y25_N17
\sumador|ps2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[21]~68_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(21));

-- Location: LCCOMB_X43_Y25_N16
\sumador|t1[21]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[21]~69_combout\ = (\sumador|ps1\(21) & ((\sumador|ps2\(21) & (\sumador|t1[20]~68\ & VCC)) # (!\sumador|ps2\(21) & (!\sumador|t1[20]~68\)))) # (!\sumador|ps1\(21) & ((\sumador|ps2\(21) & (!\sumador|t1[20]~68\)) # (!\sumador|ps2\(21) & 
-- ((\sumador|t1[20]~68\) # (GND)))))
-- \sumador|t1[21]~70\ = CARRY((\sumador|ps1\(21) & (!\sumador|ps2\(21) & !\sumador|t1[20]~68\)) # (!\sumador|ps1\(21) & ((!\sumador|t1[20]~68\) # (!\sumador|ps2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(21),
	datab => \sumador|ps2\(21),
	datad => VCC,
	cin => \sumador|t1[20]~68\,
	combout => \sumador|t1[21]~69_combout\,
	cout => \sumador|t1[21]~70\);

-- Location: FF_X43_Y25_N17
\sumador|t1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[21]~69_combout\,
	asdata => \sumador|e1\(21),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(21));

-- Location: LCCOMB_X43_Y25_N28
\sumador|samp_out[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[21]~feeder_combout\ = \sumador|t1\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(21),
	combout => \sumador|samp_out[21]~feeder_combout\);

-- Location: FF_X43_Y25_N29
\sumador|samp_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[21]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(21));

-- Location: LCCOMB_X44_Y27_N10
\memoria[3][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[3][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[3][6]~feeder_combout\);

-- Location: FF_X44_Y27_N11
\memoria[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[3][6]~feeder_combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[3][6]~q\);

-- Location: LCCOMB_X44_Y27_N2
\sumador|b1[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[22]~feeder_combout\ = \memoria[3][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[3][6]~q\,
	combout => \sumador|b1[22]~feeder_combout\);

-- Location: FF_X44_Y27_N3
\sumador|b1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[22]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(22));

-- Location: LCCOMB_X40_Y26_N6
\sumador|s1[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[22]~feeder_combout\ = \sumador|b1\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b1\(22),
	combout => \sumador|s1[22]~feeder_combout\);

-- Location: FF_X40_Y26_N7
\sumador|s1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[22]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(22));

-- Location: LCCOMB_X40_Y26_N28
\sumador|e1[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e1[22]~feeder_combout\ = \sumador|s1\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s1\(22),
	combout => \sumador|e1[22]~feeder_combout\);

-- Location: FF_X40_Y26_N29
\sumador|e1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e1[22]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(22));

-- Location: FF_X42_Y30_N19
\memoria[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|do_buffer_reg\(6),
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[6][6]~q\);

-- Location: LCCOMB_X42_Y30_N26
\sumador|b2[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[22]~feeder_combout\ = \memoria[6][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[6][6]~q\,
	combout => \sumador|b2[22]~feeder_combout\);

-- Location: FF_X42_Y30_N27
\sumador|b2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[22]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(22));

-- Location: LCCOMB_X40_Y30_N20
\sumador|s2[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s2[22]~feeder_combout\ = \sumador|b2\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b2\(22),
	combout => \sumador|s2[22]~feeder_combout\);

-- Location: FF_X40_Y30_N21
\sumador|s2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s2[22]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(22));

-- Location: FF_X39_Y27_N21
\sumador|e2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(22),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(22));

-- Location: LCCOMB_X39_Y27_N20
\sumador|Add0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~44_combout\ = ((\sumador|e1\(22) $ (\sumador|e2\(22) $ (!\sumador|Add0~43\)))) # (GND)
-- \sumador|Add0~45\ = CARRY((\sumador|e1\(22) & ((\sumador|e2\(22)) # (!\sumador|Add0~43\))) # (!\sumador|e1\(22) & (\sumador|e2\(22) & !\sumador|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(22),
	datab => \sumador|e2\(22),
	datad => VCC,
	cin => \sumador|Add0~43\,
	combout => \sumador|Add0~44_combout\,
	cout => \sumador|Add0~45\);

-- Location: LCCOMB_X37_Y29_N18
\memoria[9][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[9][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[9][6]~feeder_combout\);

-- Location: FF_X37_Y29_N19
\memoria[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[9][6]~feeder_combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[9][6]~q\);

-- Location: LCCOMB_X37_Y29_N2
\sumador|b3[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[22]~feeder_combout\ = \memoria[9][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[9][6]~q\,
	combout => \sumador|b3[22]~feeder_combout\);

-- Location: FF_X37_Y29_N3
\sumador|b3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[22]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(22));

-- Location: LCCOMB_X37_Y30_N8
\sumador|s3[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[22]~feeder_combout\ = \sumador|b3\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b3\(22),
	combout => \sumador|s3[22]~feeder_combout\);

-- Location: FF_X37_Y30_N9
\sumador|s3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[22]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(22));

-- Location: FF_X37_Y30_N17
\sumador|e3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(22),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(22));

-- Location: LCCOMB_X40_Y29_N10
\memoria[12][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[12][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(6),
	combout => \memoria[12][6]~feeder_combout\);

-- Location: FF_X40_Y29_N11
\memoria[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[12][6]~feeder_combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[12][6]~q\);

-- Location: LCCOMB_X40_Y29_N18
\sumador|b4[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b4[22]~feeder_combout\ = \memoria[12][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[12][6]~q\,
	combout => \sumador|b4[22]~feeder_combout\);

-- Location: FF_X40_Y29_N19
\sumador|b4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b4[22]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(22));

-- Location: LCCOMB_X36_Y29_N14
\sumador|s4[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[22]~feeder_combout\ = \sumador|b4\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(22),
	combout => \sumador|s4[22]~feeder_combout\);

-- Location: FF_X36_Y29_N15
\sumador|s4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[22]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(22));

-- Location: FF_X37_Y27_N19
\sumador|e4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s4\(22),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(22));

-- Location: LCCOMB_X37_Y27_N18
\sumador|Add1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~44_combout\ = ((\sumador|e3\(22) $ (\sumador|e4\(22) $ (!\sumador|Add1~43\)))) # (GND)
-- \sumador|Add1~45\ = CARRY((\sumador|e3\(22) & ((\sumador|e4\(22)) # (!\sumador|Add1~43\))) # (!\sumador|e3\(22) & (\sumador|e4\(22) & !\sumador|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e3\(22),
	datab => \sumador|e4\(22),
	datad => VCC,
	cin => \sumador|Add1~43\,
	combout => \sumador|Add1~44_combout\,
	cout => \sumador|Add1~45\);

-- Location: LCCOMB_X38_Y27_N18
\sumador|ps1[22]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[22]~70_combout\ = ((\sumador|Add0~44_combout\ $ (\sumador|Add1~44_combout\ $ (!\sumador|ps1[21]~69\)))) # (GND)
-- \sumador|ps1[22]~71\ = CARRY((\sumador|Add0~44_combout\ & ((\sumador|Add1~44_combout\) # (!\sumador|ps1[21]~69\))) # (!\sumador|Add0~44_combout\ & (\sumador|Add1~44_combout\ & !\sumador|ps1[21]~69\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add0~44_combout\,
	datab => \sumador|Add1~44_combout\,
	datad => VCC,
	cin => \sumador|ps1[21]~69\,
	combout => \sumador|ps1[22]~70_combout\,
	cout => \sumador|ps1[22]~71\);

-- Location: FF_X38_Y27_N19
\sumador|ps1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[22]~70_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(22));

-- Location: LCCOMB_X43_Y28_N18
\memoria[15][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[15][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[15][6]~feeder_combout\);

-- Location: FF_X43_Y28_N19
\memoria[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[15][6]~feeder_combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[15][6]~q\);

-- Location: LCCOMB_X43_Y28_N26
\sumador|b5[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[22]~feeder_combout\ = \memoria[15][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[15][6]~q\,
	combout => \sumador|b5[22]~feeder_combout\);

-- Location: FF_X43_Y28_N27
\sumador|b5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[22]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(22));

-- Location: LCCOMB_X46_Y25_N24
\sumador|s5[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[22]~feeder_combout\ = \sumador|b5\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b5\(22),
	combout => \sumador|s5[22]~feeder_combout\);

-- Location: FF_X46_Y25_N25
\sumador|s5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[22]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(22));

-- Location: LCCOMB_X46_Y25_N0
\sumador|e5[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e5[22]~feeder_combout\ = \sumador|s5\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s5\(22),
	combout => \sumador|e5[22]~feeder_combout\);

-- Location: FF_X46_Y25_N1
\sumador|e5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e5[22]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(22));

-- Location: LCCOMB_X39_Y26_N16
\memoria[18][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[18][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[18][6]~feeder_combout\);

-- Location: FF_X39_Y26_N17
\memoria[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[18][6]~feeder_combout\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[18][6]~q\);

-- Location: LCCOMB_X39_Y26_N2
\sumador|b6[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b6[22]~feeder_combout\ = \memoria[18][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[18][6]~q\,
	combout => \sumador|b6[22]~feeder_combout\);

-- Location: FF_X39_Y26_N3
\sumador|b6[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b6[22]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(22));

-- Location: LCCOMB_X45_Y24_N0
\sumador|s6[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[22]~feeder_combout\ = \sumador|b6\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(22),
	combout => \sumador|s6[22]~feeder_combout\);

-- Location: FF_X45_Y24_N1
\sumador|s6[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[22]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(22));

-- Location: LCCOMB_X42_Y25_N0
\sumador|e6[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e6[22]~feeder_combout\ = \sumador|s6\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s6\(22),
	combout => \sumador|e6[22]~feeder_combout\);

-- Location: FF_X42_Y25_N1
\sumador|e6[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e6[22]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(22));

-- Location: LCCOMB_X41_Y25_N20
\sumador|Add3~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~44_combout\ = ((\sumador|e5\(22) $ (\sumador|e6\(22) $ (!\sumador|Add3~43\)))) # (GND)
-- \sumador|Add3~45\ = CARRY((\sumador|e5\(22) & ((\sumador|e6\(22)) # (!\sumador|Add3~43\))) # (!\sumador|e5\(22) & (\sumador|e6\(22) & !\sumador|Add3~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(22),
	datab => \sumador|e6\(22),
	datad => VCC,
	cin => \sumador|Add3~43\,
	combout => \sumador|Add3~44_combout\,
	cout => \sumador|Add3~45\);

-- Location: LCCOMB_X43_Y31_N10
\memoria[21][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[21][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(6),
	combout => \memoria[21][6]~feeder_combout\);

-- Location: FF_X43_Y31_N11
\memoria[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[21][6]~feeder_combout\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[21][6]~q\);

-- Location: LCCOMB_X43_Y31_N18
\sumador|b7[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[22]~feeder_combout\ = \memoria[21][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[21][6]~q\,
	combout => \sumador|b7[22]~feeder_combout\);

-- Location: FF_X43_Y31_N19
\sumador|b7[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[22]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(22));

-- Location: LCCOMB_X43_Y27_N16
\sumador|s7[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[22]~feeder_combout\ = \sumador|b7\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b7\(22),
	combout => \sumador|s7[22]~feeder_combout\);

-- Location: FF_X43_Y27_N17
\sumador|s7[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[22]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(22));

-- Location: LCCOMB_X43_Y27_N18
\sumador|e7[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e7[22]~feeder_combout\ = \sumador|s7\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s7\(22),
	combout => \sumador|e7[22]~feeder_combout\);

-- Location: FF_X43_Y27_N19
\sumador|e7[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e7[22]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(22));

-- Location: LCCOMB_X41_Y27_N18
\memoria[24][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[24][6]~feeder_combout\ = \spi1|do_buffer_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(6),
	combout => \memoria[24][6]~feeder_combout\);

-- Location: FF_X41_Y27_N19
\memoria[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[24][6]~feeder_combout\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[24][6]~q\);

-- Location: LCCOMB_X41_Y27_N2
\sumador|b8[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[22]~feeder_combout\ = \memoria[24][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[24][6]~q\,
	combout => \sumador|b8[22]~feeder_combout\);

-- Location: FF_X41_Y27_N3
\sumador|b8[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[22]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(22));

-- Location: FF_X45_Y25_N21
\sumador|s8[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b8\(22),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(22));

-- Location: FF_X45_Y25_N19
\sumador|e8[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s8\(22),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(22));

-- Location: LCCOMB_X45_Y25_N18
\sumador|Add4~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~44_combout\ = ((\sumador|e7\(22) $ (\sumador|e8\(22) $ (!\sumador|Add4~43\)))) # (GND)
-- \sumador|Add4~45\ = CARRY((\sumador|e7\(22) & ((\sumador|e8\(22)) # (!\sumador|Add4~43\))) # (!\sumador|e7\(22) & (\sumador|e8\(22) & !\sumador|Add4~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e7\(22),
	datab => \sumador|e8\(22),
	datad => VCC,
	cin => \sumador|Add4~43\,
	combout => \sumador|Add4~44_combout\,
	cout => \sumador|Add4~45\);

-- Location: LCCOMB_X44_Y25_N18
\sumador|ps2[22]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[22]~70_combout\ = ((\sumador|Add3~44_combout\ $ (\sumador|Add4~44_combout\ $ (!\sumador|ps2[21]~69\)))) # (GND)
-- \sumador|ps2[22]~71\ = CARRY((\sumador|Add3~44_combout\ & ((\sumador|Add4~44_combout\) # (!\sumador|ps2[21]~69\))) # (!\sumador|Add3~44_combout\ & (\sumador|Add4~44_combout\ & !\sumador|ps2[21]~69\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~44_combout\,
	datab => \sumador|Add4~44_combout\,
	datad => VCC,
	cin => \sumador|ps2[21]~69\,
	combout => \sumador|ps2[22]~70_combout\,
	cout => \sumador|ps2[22]~71\);

-- Location: FF_X44_Y25_N19
\sumador|ps2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[22]~70_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(22));

-- Location: LCCOMB_X43_Y25_N18
\sumador|t1[22]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[22]~71_combout\ = ((\sumador|ps1\(22) $ (\sumador|ps2\(22) $ (!\sumador|t1[21]~70\)))) # (GND)
-- \sumador|t1[22]~72\ = CARRY((\sumador|ps1\(22) & ((\sumador|ps2\(22)) # (!\sumador|t1[21]~70\))) # (!\sumador|ps1\(22) & (\sumador|ps2\(22) & !\sumador|t1[21]~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(22),
	datab => \sumador|ps2\(22),
	datad => VCC,
	cin => \sumador|t1[21]~70\,
	combout => \sumador|t1[22]~71_combout\,
	cout => \sumador|t1[22]~72\);

-- Location: LCCOMB_X47_Y27_N10
\sumador|t1[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[22]~feeder_combout\ = \sumador|t1[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[22]~71_combout\,
	combout => \sumador|t1[22]~feeder_combout\);

-- Location: FF_X47_Y27_N11
\sumador|t1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[22]~feeder_combout\,
	asdata => \sumador|e1\(22),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(22));

-- Location: LCCOMB_X47_Y27_N2
\sumador|samp_out[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[22]~feeder_combout\ = \sumador|t1\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(22),
	combout => \sumador|samp_out[22]~feeder_combout\);

-- Location: FF_X47_Y27_N3
\sumador|samp_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[22]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(22));

-- Location: LCCOMB_X43_Y31_N0
\memoria[21][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[21][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(7),
	combout => \memoria[21][7]~feeder_combout\);

-- Location: FF_X43_Y31_N1
\memoria[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[21][7]~feeder_combout\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[21][7]~q\);

-- Location: LCCOMB_X43_Y31_N8
\sumador|b7[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b7[23]~feeder_combout\ = \memoria[21][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[21][7]~q\,
	combout => \sumador|b7[23]~feeder_combout\);

-- Location: FF_X43_Y31_N9
\sumador|b7[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b7[23]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b7\(23));

-- Location: LCCOMB_X40_Y27_N24
\sumador|s7[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s7[23]~feeder_combout\ = \sumador|b7\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b7\(23),
	combout => \sumador|s7[23]~feeder_combout\);

-- Location: FF_X40_Y27_N25
\sumador|s7[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s7[23]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s7\(23));

-- Location: LCCOMB_X45_Y25_N26
\sumador|e7[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e7[23]~feeder_combout\ = \sumador|s7\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s7\(23),
	combout => \sumador|e7[23]~feeder_combout\);

-- Location: FF_X45_Y25_N27
\sumador|e7[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e7[23]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e7\(23));

-- Location: LCCOMB_X41_Y27_N24
\memoria[24][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[24][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(7),
	combout => \memoria[24][7]~feeder_combout\);

-- Location: FF_X41_Y27_N25
\memoria[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[24][7]~feeder_combout\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[24][7]~q\);

-- Location: LCCOMB_X41_Y27_N8
\sumador|b8[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b8[23]~feeder_combout\ = \memoria[24][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[24][7]~q\,
	combout => \sumador|b8[23]~feeder_combout\);

-- Location: FF_X41_Y27_N9
\sumador|b8[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b8[23]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b8\(23));

-- Location: LCCOMB_X45_Y25_N28
\sumador|s8[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s8[23]~feeder_combout\ = \sumador|b8\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|b8\(23),
	combout => \sumador|s8[23]~feeder_combout\);

-- Location: FF_X45_Y25_N29
\sumador|s8[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s8[23]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s8\(23));

-- Location: LCCOMB_X45_Y25_N30
\sumador|e8[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e8[23]~feeder_combout\ = \sumador|s8\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s8\(23),
	combout => \sumador|e8[23]~feeder_combout\);

-- Location: FF_X45_Y25_N31
\sumador|e8[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e8[23]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e8\(23));

-- Location: LCCOMB_X45_Y25_N20
\sumador|Add4~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~46_combout\ = (\sumador|e7\(23) & ((\sumador|e8\(23) & (\sumador|Add4~45\ & VCC)) # (!\sumador|e8\(23) & (!\sumador|Add4~45\)))) # (!\sumador|e7\(23) & ((\sumador|e8\(23) & (!\sumador|Add4~45\)) # (!\sumador|e8\(23) & ((\sumador|Add4~45\) # 
-- (GND)))))
-- \sumador|Add4~47\ = CARRY((\sumador|e7\(23) & (!\sumador|e8\(23) & !\sumador|Add4~45\)) # (!\sumador|e7\(23) & ((!\sumador|Add4~45\) # (!\sumador|e8\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e7\(23),
	datab => \sumador|e8\(23),
	datad => VCC,
	cin => \sumador|Add4~45\,
	combout => \sumador|Add4~46_combout\,
	cout => \sumador|Add4~47\);

-- Location: LCCOMB_X43_Y28_N0
\memoria[15][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[15][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(7),
	combout => \memoria[15][7]~feeder_combout\);

-- Location: FF_X43_Y28_N1
\memoria[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[15][7]~feeder_combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[15][7]~q\);

-- Location: LCCOMB_X43_Y28_N8
\sumador|b5[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b5[23]~feeder_combout\ = \memoria[15][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[15][7]~q\,
	combout => \sumador|b5[23]~feeder_combout\);

-- Location: FF_X43_Y28_N9
\sumador|b5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b5[23]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b5\(23));

-- Location: LCCOMB_X46_Y27_N30
\sumador|s5[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s5[23]~feeder_combout\ = \sumador|b5\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b5\(23),
	combout => \sumador|s5[23]~feeder_combout\);

-- Location: FF_X46_Y27_N31
\sumador|s5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s5[23]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s5\(23));

-- Location: FF_X41_Y25_N23
\sumador|e5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s5\(23),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e5\(23));

-- Location: FF_X39_Y26_N23
\memoria[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \spi1|do_buffer_reg\(7),
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[18][7]~q\);

-- Location: FF_X39_Y26_N9
\sumador|b6[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[18][7]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b6\(23));

-- Location: LCCOMB_X41_Y25_N26
\sumador|s6[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s6[23]~feeder_combout\ = \sumador|b6\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b6\(23),
	combout => \sumador|s6[23]~feeder_combout\);

-- Location: FF_X41_Y25_N27
\sumador|s6[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s6[23]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s6\(23));

-- Location: FF_X41_Y25_N25
\sumador|e6[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s6\(23),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e6\(23));

-- Location: LCCOMB_X41_Y25_N22
\sumador|Add3~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~46_combout\ = (\sumador|e5\(23) & ((\sumador|e6\(23) & (\sumador|Add3~45\ & VCC)) # (!\sumador|e6\(23) & (!\sumador|Add3~45\)))) # (!\sumador|e5\(23) & ((\sumador|e6\(23) & (!\sumador|Add3~45\)) # (!\sumador|e6\(23) & ((\sumador|Add3~45\) # 
-- (GND)))))
-- \sumador|Add3~47\ = CARRY((\sumador|e5\(23) & (!\sumador|e6\(23) & !\sumador|Add3~45\)) # (!\sumador|e5\(23) & ((!\sumador|Add3~45\) # (!\sumador|e6\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(23),
	datab => \sumador|e6\(23),
	datad => VCC,
	cin => \sumador|Add3~45\,
	combout => \sumador|Add3~46_combout\,
	cout => \sumador|Add3~47\);

-- Location: LCCOMB_X44_Y25_N20
\sumador|ps2[23]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[23]~72_combout\ = (\sumador|Add4~46_combout\ & ((\sumador|Add3~46_combout\ & (\sumador|ps2[22]~71\ & VCC)) # (!\sumador|Add3~46_combout\ & (!\sumador|ps2[22]~71\)))) # (!\sumador|Add4~46_combout\ & ((\sumador|Add3~46_combout\ & 
-- (!\sumador|ps2[22]~71\)) # (!\sumador|Add3~46_combout\ & ((\sumador|ps2[22]~71\) # (GND)))))
-- \sumador|ps2[23]~73\ = CARRY((\sumador|Add4~46_combout\ & (!\sumador|Add3~46_combout\ & !\sumador|ps2[22]~71\)) # (!\sumador|Add4~46_combout\ & ((!\sumador|ps2[22]~71\) # (!\sumador|Add3~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add4~46_combout\,
	datab => \sumador|Add3~46_combout\,
	datad => VCC,
	cin => \sumador|ps2[22]~71\,
	combout => \sumador|ps2[23]~72_combout\,
	cout => \sumador|ps2[23]~73\);

-- Location: FF_X44_Y25_N21
\sumador|ps2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[23]~72_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(23));

-- Location: LCCOMB_X37_Y29_N16
\memoria[9][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[9][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(7),
	combout => \memoria[9][7]~feeder_combout\);

-- Location: FF_X37_Y29_N17
\memoria[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[9][7]~feeder_combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[9][7]~q\);

-- Location: LCCOMB_X37_Y29_N24
\sumador|b3[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b3[23]~feeder_combout\ = \memoria[9][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[9][7]~q\,
	combout => \sumador|b3[23]~feeder_combout\);

-- Location: FF_X37_Y29_N25
\sumador|b3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b3[23]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b3\(23));

-- Location: LCCOMB_X37_Y27_N26
\sumador|s3[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s3[23]~feeder_combout\ = \sumador|b3\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b3\(23),
	combout => \sumador|s3[23]~feeder_combout\);

-- Location: FF_X37_Y27_N27
\sumador|s3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s3[23]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s3\(23));

-- Location: FF_X37_Y27_N31
\sumador|e3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s3\(23),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e3\(23));

-- Location: LCCOMB_X40_Y29_N8
\memoria[12][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[12][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi1|do_buffer_reg\(7),
	combout => \memoria[12][7]~feeder_combout\);

-- Location: FF_X40_Y29_N9
\memoria[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[12][7]~feeder_combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[12][7]~q\);

-- Location: FF_X40_Y29_N1
\sumador|b4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \memoria[12][7]~q\,
	sload => VCC,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b4\(23));

-- Location: LCCOMB_X36_Y29_N12
\sumador|s4[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s4[23]~feeder_combout\ = \sumador|b4\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b4\(23),
	combout => \sumador|s4[23]~feeder_combout\);

-- Location: FF_X36_Y29_N13
\sumador|s4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s4[23]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s4\(23));

-- Location: LCCOMB_X37_Y27_N28
\sumador|e4[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|e4[23]~feeder_combout\ = \sumador|s4\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|s4\(23),
	combout => \sumador|e4[23]~feeder_combout\);

-- Location: FF_X37_Y27_N29
\sumador|e4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|e4[23]~feeder_combout\,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e4\(23));

-- Location: LCCOMB_X37_Y27_N20
\sumador|Add1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~46_combout\ = (\sumador|e3\(23) & ((\sumador|e4\(23) & (\sumador|Add1~45\ & VCC)) # (!\sumador|e4\(23) & (!\sumador|Add1~45\)))) # (!\sumador|e3\(23) & ((\sumador|e4\(23) & (!\sumador|Add1~45\)) # (!\sumador|e4\(23) & ((\sumador|Add1~45\) # 
-- (GND)))))
-- \sumador|Add1~47\ = CARRY((\sumador|e3\(23) & (!\sumador|e4\(23) & !\sumador|Add1~45\)) # (!\sumador|e3\(23) & ((!\sumador|Add1~45\) # (!\sumador|e4\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e3\(23),
	datab => \sumador|e4\(23),
	datad => VCC,
	cin => \sumador|Add1~45\,
	combout => \sumador|Add1~46_combout\,
	cout => \sumador|Add1~47\);

-- Location: LCCOMB_X44_Y27_N24
\memoria[3][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[3][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(7),
	combout => \memoria[3][7]~feeder_combout\);

-- Location: FF_X44_Y27_N25
\memoria[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[3][7]~feeder_combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[3][7]~q\);

-- Location: LCCOMB_X44_Y27_N16
\sumador|b1[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b1[23]~feeder_combout\ = \memoria[3][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[3][7]~q\,
	combout => \sumador|b1[23]~feeder_combout\);

-- Location: FF_X44_Y27_N17
\sumador|b1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b1[23]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b1\(23));

-- Location: LCCOMB_X41_Y24_N22
\sumador|s1[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|s1[23]~feeder_combout\ = \sumador|b1\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|b1\(23),
	combout => \sumador|s1[23]~feeder_combout\);

-- Location: FF_X41_Y24_N23
\sumador|s1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|s1[23]~feeder_combout\,
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s1\(23));

-- Location: FF_X41_Y24_N1
\sumador|e1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s1\(23),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e1\(23));

-- Location: LCCOMB_X42_Y30_N16
\memoria[6][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \memoria[6][7]~feeder_combout\ = \spi1|do_buffer_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi1|do_buffer_reg\(7),
	combout => \memoria[6][7]~feeder_combout\);

-- Location: FF_X42_Y30_N17
\memoria[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \memoria[6][7]~feeder_combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memoria[6][7]~q\);

-- Location: LCCOMB_X42_Y30_N8
\sumador|b2[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|b2[23]~feeder_combout\ = \memoria[6][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memoria[6][7]~q\,
	combout => \sumador|b2[23]~feeder_combout\);

-- Location: FF_X42_Y30_N9
\sumador|b2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|b2[23]~feeder_combout\,
	ena => \sumador|b1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|b2\(23));

-- Location: FF_X39_Y27_N23
\sumador|s2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|b2\(23),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \sumador|state_sum.SUM_CVT_S24~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|s2\(23));

-- Location: FF_X39_Y27_N25
\sumador|e2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|s2\(23),
	sload => VCC,
	ena => \sumador|e1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|e2\(23));

-- Location: LCCOMB_X39_Y27_N22
\sumador|Add0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~46_combout\ = (\sumador|e1\(23) & ((\sumador|e2\(23) & (\sumador|Add0~45\ & VCC)) # (!\sumador|e2\(23) & (!\sumador|Add0~45\)))) # (!\sumador|e1\(23) & ((\sumador|e2\(23) & (!\sumador|Add0~45\)) # (!\sumador|e2\(23) & ((\sumador|Add0~45\) # 
-- (GND)))))
-- \sumador|Add0~47\ = CARRY((\sumador|e1\(23) & (!\sumador|e2\(23) & !\sumador|Add0~45\)) # (!\sumador|e1\(23) & ((!\sumador|Add0~45\) # (!\sumador|e2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(23),
	datab => \sumador|e2\(23),
	datad => VCC,
	cin => \sumador|Add0~45\,
	combout => \sumador|Add0~46_combout\,
	cout => \sumador|Add0~47\);

-- Location: LCCOMB_X38_Y27_N20
\sumador|ps1[23]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[23]~72_combout\ = (\sumador|Add1~46_combout\ & ((\sumador|Add0~46_combout\ & (\sumador|ps1[22]~71\ & VCC)) # (!\sumador|Add0~46_combout\ & (!\sumador|ps1[22]~71\)))) # (!\sumador|Add1~46_combout\ & ((\sumador|Add0~46_combout\ & 
-- (!\sumador|ps1[22]~71\)) # (!\sumador|Add0~46_combout\ & ((\sumador|ps1[22]~71\) # (GND)))))
-- \sumador|ps1[23]~73\ = CARRY((\sumador|Add1~46_combout\ & (!\sumador|Add0~46_combout\ & !\sumador|ps1[22]~71\)) # (!\sumador|Add1~46_combout\ & ((!\sumador|ps1[22]~71\) # (!\sumador|Add0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~46_combout\,
	datab => \sumador|Add0~46_combout\,
	datad => VCC,
	cin => \sumador|ps1[22]~71\,
	combout => \sumador|ps1[23]~72_combout\,
	cout => \sumador|ps1[23]~73\);

-- Location: FF_X38_Y27_N21
\sumador|ps1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[23]~72_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(23));

-- Location: LCCOMB_X43_Y25_N20
\sumador|t1[23]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[23]~73_combout\ = (\sumador|ps2\(23) & ((\sumador|ps1\(23) & (\sumador|t1[22]~72\ & VCC)) # (!\sumador|ps1\(23) & (!\sumador|t1[22]~72\)))) # (!\sumador|ps2\(23) & ((\sumador|ps1\(23) & (!\sumador|t1[22]~72\)) # (!\sumador|ps1\(23) & 
-- ((\sumador|t1[22]~72\) # (GND)))))
-- \sumador|t1[23]~74\ = CARRY((\sumador|ps2\(23) & (!\sumador|ps1\(23) & !\sumador|t1[22]~72\)) # (!\sumador|ps2\(23) & ((!\sumador|t1[22]~72\) # (!\sumador|ps1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps2\(23),
	datab => \sumador|ps1\(23),
	datad => VCC,
	cin => \sumador|t1[22]~72\,
	combout => \sumador|t1[23]~73_combout\,
	cout => \sumador|t1[23]~74\);

-- Location: LCCOMB_X47_Y25_N0
\sumador|t1[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[23]~feeder_combout\ = \sumador|t1[23]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[23]~73_combout\,
	combout => \sumador|t1[23]~feeder_combout\);

-- Location: FF_X47_Y25_N1
\sumador|t1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[23]~feeder_combout\,
	asdata => \sumador|e1\(23),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(23));

-- Location: LCCOMB_X47_Y25_N24
\sumador|samp_out[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[23]~feeder_combout\ = \sumador|t1\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(23),
	combout => \sumador|samp_out[23]~feeder_combout\);

-- Location: FF_X47_Y25_N25
\sumador|samp_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[23]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(23));

-- Location: LCCOMB_X37_Y27_N22
\sumador|Add1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~48_combout\ = ((\sumador|e3\(23) $ (\sumador|e4\(23) $ (!\sumador|Add1~47\)))) # (GND)
-- \sumador|Add1~49\ = CARRY((\sumador|e3\(23) & ((\sumador|e4\(23)) # (!\sumador|Add1~47\))) # (!\sumador|e3\(23) & (\sumador|e4\(23) & !\sumador|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e3\(23),
	datab => \sumador|e4\(23),
	datad => VCC,
	cin => \sumador|Add1~47\,
	combout => \sumador|Add1~48_combout\,
	cout => \sumador|Add1~49\);

-- Location: LCCOMB_X39_Y27_N24
\sumador|Add0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add0~48_combout\ = \sumador|e1\(23) $ (\sumador|Add0~47\ $ (!\sumador|e2\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e1\(23),
	datad => \sumador|e2\(23),
	cin => \sumador|Add0~47\,
	combout => \sumador|Add0~48_combout\);

-- Location: LCCOMB_X38_Y27_N22
\sumador|ps1[24]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[24]~74_combout\ = ((\sumador|Add1~48_combout\ $ (\sumador|Add0~48_combout\ $ (!\sumador|ps1[23]~73\)))) # (GND)
-- \sumador|ps1[24]~75\ = CARRY((\sumador|Add1~48_combout\ & ((\sumador|Add0~48_combout\) # (!\sumador|ps1[23]~73\))) # (!\sumador|Add1~48_combout\ & (\sumador|Add0~48_combout\ & !\sumador|ps1[23]~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add1~48_combout\,
	datab => \sumador|Add0~48_combout\,
	datad => VCC,
	cin => \sumador|ps1[23]~73\,
	combout => \sumador|ps1[24]~74_combout\,
	cout => \sumador|ps1[24]~75\);

-- Location: FF_X38_Y27_N23
\sumador|ps1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[24]~74_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(24));

-- Location: LCCOMB_X41_Y25_N24
\sumador|Add3~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add3~48_combout\ = \sumador|e5\(23) $ (\sumador|Add3~47\ $ (!\sumador|e6\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e5\(23),
	datad => \sumador|e6\(23),
	cin => \sumador|Add3~47\,
	combout => \sumador|Add3~48_combout\);

-- Location: LCCOMB_X45_Y25_N22
\sumador|Add4~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~48_combout\ = ((\sumador|e7\(23) $ (\sumador|e8\(23) $ (!\sumador|Add4~47\)))) # (GND)
-- \sumador|Add4~49\ = CARRY((\sumador|e7\(23) & ((\sumador|e8\(23)) # (!\sumador|Add4~47\))) # (!\sumador|e7\(23) & (\sumador|e8\(23) & !\sumador|Add4~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e7\(23),
	datab => \sumador|e8\(23),
	datad => VCC,
	cin => \sumador|Add4~47\,
	combout => \sumador|Add4~48_combout\,
	cout => \sumador|Add4~49\);

-- Location: LCCOMB_X44_Y25_N22
\sumador|ps2[24]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[24]~75_combout\ = ((\sumador|Add3~48_combout\ $ (\sumador|Add4~48_combout\ $ (!\sumador|ps2[23]~73\)))) # (GND)
-- \sumador|ps2[24]~76\ = CARRY((\sumador|Add3~48_combout\ & ((\sumador|Add4~48_combout\) # (!\sumador|ps2[23]~73\))) # (!\sumador|Add3~48_combout\ & (\sumador|Add4~48_combout\ & !\sumador|ps2[23]~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~48_combout\,
	datab => \sumador|Add4~48_combout\,
	datad => VCC,
	cin => \sumador|ps2[23]~73\,
	combout => \sumador|ps2[24]~75_combout\,
	cout => \sumador|ps2[24]~76\);

-- Location: FF_X44_Y25_N23
\sumador|ps2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[24]~75_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(24));

-- Location: LCCOMB_X43_Y25_N22
\sumador|t1[24]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[24]~75_combout\ = ((\sumador|ps1\(24) $ (\sumador|ps2\(24) $ (!\sumador|t1[23]~74\)))) # (GND)
-- \sumador|t1[24]~76\ = CARRY((\sumador|ps1\(24) & ((\sumador|ps2\(24)) # (!\sumador|t1[23]~74\))) # (!\sumador|ps1\(24) & (\sumador|ps2\(24) & !\sumador|t1[23]~74\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(24),
	datab => \sumador|ps2\(24),
	datad => VCC,
	cin => \sumador|t1[23]~74\,
	combout => \sumador|t1[24]~75_combout\,
	cout => \sumador|t1[24]~76\);

-- Location: LCCOMB_X47_Y25_N6
\sumador|t1[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[24]~feeder_combout\ = \sumador|t1[24]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[24]~75_combout\,
	combout => \sumador|t1[24]~feeder_combout\);

-- Location: FF_X47_Y25_N7
\sumador|t1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[24]~feeder_combout\,
	asdata => \sumador|e1\(23),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(24));

-- Location: LCCOMB_X47_Y25_N22
\sumador|samp_out[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[24]~feeder_combout\ = \sumador|t1\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(24),
	combout => \sumador|samp_out[24]~feeder_combout\);

-- Location: FF_X47_Y25_N23
\sumador|samp_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[24]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(24));

-- Location: LCCOMB_X37_Y27_N24
\sumador|Add1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add1~50_combout\ = \sumador|e3\(23) $ (\sumador|e4\(23) $ (\sumador|Add1~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e3\(23),
	datab => \sumador|e4\(23),
	cin => \sumador|Add1~49\,
	combout => \sumador|Add1~50_combout\);

-- Location: LCCOMB_X38_Y27_N24
\sumador|ps1[31]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps1[31]~76_combout\ = \sumador|Add1~50_combout\ $ (\sumador|ps1[24]~75\ $ (\sumador|Add0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sumador|Add1~50_combout\,
	datad => \sumador|Add0~48_combout\,
	cin => \sumador|ps1[24]~75\,
	combout => \sumador|ps1[31]~76_combout\);

-- Location: FF_X38_Y27_N25
\sumador|ps1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps1[31]~76_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps1\(31));

-- Location: LCCOMB_X45_Y25_N24
\sumador|Add4~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|Add4~50_combout\ = \sumador|e7\(23) $ (\sumador|Add4~49\ $ (\sumador|e8\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|e7\(23),
	datad => \sumador|e8\(23),
	cin => \sumador|Add4~49\,
	combout => \sumador|Add4~50_combout\);

-- Location: LCCOMB_X44_Y25_N24
\sumador|ps2[31]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|ps2[31]~77_combout\ = \sumador|Add3~48_combout\ $ (\sumador|ps2[24]~76\ $ (\sumador|Add4~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|Add3~48_combout\,
	datad => \sumador|Add4~50_combout\,
	cin => \sumador|ps2[24]~76\,
	combout => \sumador|ps2[31]~77_combout\);

-- Location: FF_X44_Y25_N25
\sumador|ps2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|ps2[31]~77_combout\,
	ena => \sumador|ps2[0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|ps2\(31));

-- Location: LCCOMB_X43_Y25_N24
\sumador|t1[25]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[25]~77_combout\ = (\sumador|ps1\(31) & ((\sumador|ps2\(31) & (\sumador|t1[24]~76\ & VCC)) # (!\sumador|ps2\(31) & (!\sumador|t1[24]~76\)))) # (!\sumador|ps1\(31) & ((\sumador|ps2\(31) & (!\sumador|t1[24]~76\)) # (!\sumador|ps2\(31) & 
-- ((\sumador|t1[24]~76\) # (GND)))))
-- \sumador|t1[25]~78\ = CARRY((\sumador|ps1\(31) & (!\sumador|ps2\(31) & !\sumador|t1[24]~76\)) # (!\sumador|ps1\(31) & ((!\sumador|t1[24]~76\) # (!\sumador|ps2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(31),
	datab => \sumador|ps2\(31),
	datad => VCC,
	cin => \sumador|t1[24]~76\,
	combout => \sumador|t1[25]~77_combout\,
	cout => \sumador|t1[25]~78\);

-- Location: LCCOMB_X47_Y25_N28
\sumador|t1[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[25]~feeder_combout\ = \sumador|t1[25]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[25]~77_combout\,
	combout => \sumador|t1[25]~feeder_combout\);

-- Location: FF_X47_Y25_N29
\sumador|t1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[25]~feeder_combout\,
	asdata => \sumador|e1\(23),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(25));

-- Location: LCCOMB_X47_Y25_N20
\sumador|samp_out[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[25]~feeder_combout\ = \sumador|t1\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(25),
	combout => \sumador|samp_out[25]~feeder_combout\);

-- Location: FF_X47_Y25_N21
\sumador|samp_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[25]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(25));

-- Location: LCCOMB_X43_Y25_N26
\sumador|t1[26]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[26]~79_combout\ = \sumador|ps1\(31) $ (\sumador|t1[25]~78\ $ (!\sumador|ps2\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumador|ps1\(31),
	datad => \sumador|ps2\(31),
	cin => \sumador|t1[25]~78\,
	combout => \sumador|t1[26]~79_combout\);

-- Location: LCCOMB_X47_Y25_N10
\sumador|t1[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|t1[26]~feeder_combout\ = \sumador|t1[26]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1[26]~79_combout\,
	combout => \sumador|t1[26]~feeder_combout\);

-- Location: FF_X47_Y25_N11
\sumador|t1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|t1[26]~feeder_combout\,
	asdata => \sumador|e1\(23),
	clrn => \ALT_INV_master_reset~clkctrl_outclk\,
	sload => \Mux8~0_combout\,
	ena => \sumador|state_sum.SUM_SUMOUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|t1\(26));

-- Location: LCCOMB_X47_Y25_N2
\sumador|samp_out[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sumador|samp_out[26]~feeder_combout\ = \sumador|t1\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|t1\(26),
	combout => \sumador|samp_out[26]~feeder_combout\);

-- Location: FF_X47_Y25_N3
\sumador|samp_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sumador|samp_out[26]~feeder_combout\,
	ena => \sumador|samp_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sumador|samp_out\(26));

-- Location: M9K_X53_Y24_N0
\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "fsm_txpc:txpc|bpp:buf|altsyncram:bpp_memoria_1_rtl_0|altsyncram_1mh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 10,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 10,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \txpc|buf|bpp_memoria_1~45_combout\,
	portbre => VCC,
	portbaddrstall => \ALT_INV_master_reset~_wirecell_combout\,
	clk0 => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y24_N26
\txpc|buf|bpp_memoria_2_rtl_0_bypass[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[3]~feeder_combout\ = \txpc|buf|bpp_idx_w\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|buf|bpp_idx_w\(1),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X50_Y24_N27
\txpc|buf|bpp_memoria_2_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(3));

-- Location: LCCOMB_X50_Y24_N28
\txpc|buf|bpp_memoria_2_rtl_0_bypass[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[4]~feeder_combout\ = \txpc|buf|Add2~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|Add2~4_combout\,
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[4]~feeder_combout\);

-- Location: FF_X50_Y24_N29
\txpc|buf|bpp_memoria_2_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[4]~feeder_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(4));

-- Location: FF_X50_Y24_N31
\txpc|buf|bpp_memoria_2_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \txpc|buf|Add2~5_combout\,
	sload => VCC,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(2));

-- Location: LCCOMB_X50_Y24_N16
\txpc|buf|bpp_memoria_2_rtl_0_bypass[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[1]~feeder_combout\ = \txpc|buf|bpp_idx_w\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|buf|bpp_idx_w\(0),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X50_Y24_N17
\txpc|buf|bpp_memoria_2_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(1));

-- Location: LCCOMB_X50_Y24_N30
\txpc|buf|word_out[11]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out[11]~3_combout\ = (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(3) & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(4) & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(2) $ (!\txpc|buf|bpp_memoria_2_rtl_0_bypass\(1))))) # 
-- (!\txpc|buf|bpp_memoria_2_rtl_0_bypass\(3) & (!\txpc|buf|bpp_memoria_2_rtl_0_bypass\(4) & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(2) $ (!\txpc|buf|bpp_memoria_2_rtl_0_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(3),
	datab => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(4),
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(2),
	datad => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(1),
	combout => \txpc|buf|word_out[11]~3_combout\);

-- Location: LCCOMB_X50_Y24_N22
\txpc|buf|bpp_memoria_1_rtl_0_bypass[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[2]~feeder_combout\ = \txpc|buf|Add2~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|Add2~5_combout\,
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X50_Y24_N23
\txpc|buf|bpp_memoria_1_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[2]~feeder_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(2));

-- Location: LCCOMB_X50_Y24_N24
\txpc|buf|bpp_memoria_1_rtl_0_bypass[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[1]~feeder_combout\ = \txpc|buf|bpp_idx_w\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|buf|bpp_idx_w\(0),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X50_Y24_N25
\txpc|buf|bpp_memoria_1_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(1));

-- Location: FF_X50_Y24_N13
\txpc|buf|bpp_memoria_1_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \txpc|buf|Add2~4_combout\,
	sload => VCC,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(4));

-- Location: LCCOMB_X50_Y24_N10
\txpc|buf|bpp_memoria_1_rtl_0_bypass[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[3]~feeder_combout\ = \txpc|buf|bpp_idx_w\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|buf|bpp_idx_w\(1),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X50_Y24_N11
\txpc|buf|bpp_memoria_1_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(3));

-- Location: LCCOMB_X50_Y24_N12
\txpc|buf|word_out[11]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out[11]~0_combout\ = (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(2) & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(1) & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(4) $ (!\txpc|buf|bpp_memoria_1_rtl_0_bypass\(3))))) # 
-- (!\txpc|buf|bpp_memoria_1_rtl_0_bypass\(2) & (!\txpc|buf|bpp_memoria_1_rtl_0_bypass\(1) & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(4) $ (!\txpc|buf|bpp_memoria_1_rtl_0_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(2),
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(1),
	datac => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(4),
	datad => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(3),
	combout => \txpc|buf|word_out[11]~0_combout\);

-- Location: LCCOMB_X54_Y23_N0
\txpc|buf|bpp_memoria_1_rtl_0_bypass[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[7]~feeder_combout\ = \txpc|buf|bpp_idx_w\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|buf|bpp_idx_w\(3),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X54_Y23_N1
\txpc|buf|bpp_memoria_1_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(7));

-- Location: LCCOMB_X50_Y24_N8
\txpc|buf|bpp_memoria_1_rtl_0_bypass[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[5]~feeder_combout\ = \txpc|buf|bpp_idx_w\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|buf|bpp_idx_w\(2),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X50_Y24_N9
\txpc|buf|bpp_memoria_1_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(5));

-- Location: FF_X50_Y24_N21
\txpc|buf|bpp_memoria_1_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \txpc|buf|Add2~11_combout\,
	sload => VCC,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(6));

-- Location: LCCOMB_X50_Y24_N2
\txpc|buf|bpp_memoria_1_rtl_0_bypass[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[8]~feeder_combout\ = \txpc|buf|Add2~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|buf|Add2~10_combout\,
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X50_Y24_N3
\txpc|buf|bpp_memoria_1_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[8]~feeder_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(8));

-- Location: LCCOMB_X50_Y24_N20
\txpc|buf|word_out[11]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out[11]~1_combout\ = (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(7) & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(8) & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(5) $ (!\txpc|buf|bpp_memoria_1_rtl_0_bypass\(6))))) # 
-- (!\txpc|buf|bpp_memoria_1_rtl_0_bypass\(7) & (!\txpc|buf|bpp_memoria_1_rtl_0_bypass\(8) & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(5) $ (!\txpc|buf|bpp_memoria_1_rtl_0_bypass\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(7),
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(5),
	datac => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(6),
	datad => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(8),
	combout => \txpc|buf|word_out[11]~1_combout\);

-- Location: FF_X49_Y23_N1
\txpc|buf|bpp_memoria_1_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(0));

-- Location: LCCOMB_X50_Y24_N14
\txpc|buf|word_out[11]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out[11]~2_combout\ = (\txpc|buf|word_out[11]~0_combout\ & (\txpc|buf|word_out[11]~1_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(0) & \txpc|buf|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~0_combout\,
	datab => \txpc|buf|word_out[11]~1_combout\,
	datac => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(0),
	datad => \txpc|buf|Equal1~0_combout\,
	combout => \txpc|buf|word_out[11]~2_combout\);

-- Location: LCCOMB_X54_Y23_N26
\txpc|buf|bpp_memoria_2_rtl_0_bypass[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[7]~feeder_combout\ = \txpc|buf|bpp_idx_w\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|buf|bpp_idx_w\(3),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X54_Y23_N27
\txpc|buf|bpp_memoria_2_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(7));

-- Location: LCCOMB_X50_Y24_N18
\txpc|buf|bpp_memoria_2_rtl_0_bypass[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[8]~feeder_combout\ = \txpc|buf|Add2~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|buf|Add2~10_combout\,
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X50_Y24_N19
\txpc|buf|bpp_memoria_2_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[8]~feeder_combout\,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(8));

-- Location: FF_X50_Y24_N5
\txpc|buf|bpp_memoria_2_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \txpc|buf|Add2~11_combout\,
	sload => VCC,
	ena => \ALT_INV_master_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(6));

-- Location: LCCOMB_X50_Y24_N0
\txpc|buf|bpp_memoria_2_rtl_0_bypass[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[5]~feeder_combout\ = \txpc|buf|bpp_idx_w\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|buf|bpp_idx_w\(2),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X50_Y24_N1
\txpc|buf|bpp_memoria_2_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(5));

-- Location: LCCOMB_X50_Y24_N4
\txpc|buf|word_out[11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out[11]~5_combout\ = (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(7) & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(8) & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(6) $ (!\txpc|buf|bpp_memoria_2_rtl_0_bypass\(5))))) # 
-- (!\txpc|buf|bpp_memoria_2_rtl_0_bypass\(7) & (!\txpc|buf|bpp_memoria_2_rtl_0_bypass\(8) & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(6) $ (!\txpc|buf|bpp_memoria_2_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(7),
	datab => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(8),
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(6),
	datad => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(5),
	combout => \txpc|buf|word_out[11]~5_combout\);

-- Location: LCCOMB_X50_Y23_N8
\txpc|buf|bpp_memoria_2~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2~45_combout\ = (!\master_reset~q\ & (\txpc_data_en~q\ & \txpc|buf|state_bpp.BPP_FILL2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \master_reset~q\,
	datac => \txpc_data_en~q\,
	datad => \txpc|buf|state_bpp.BPP_FILL2~q\,
	combout => \txpc|buf|bpp_memoria_2~45_combout\);

-- Location: FF_X50_Y23_N9
\txpc|buf|bpp_memoria_2_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(0));

-- Location: LCCOMB_X51_Y24_N24
\txpc|buf|word_out[11]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out[11]~4_combout\ = (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(0) & ((\txpc|buf|buf_to_read\(0)) # ((\txpc|buf|buf_to_read\(31)) # (\txpc|buf|buf_to_read\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|buf_to_read\(0),
	datab => \txpc|buf|buf_to_read\(31),
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(0),
	datad => \txpc|buf|buf_to_read\(1),
	combout => \txpc|buf|word_out[11]~4_combout\);

-- Location: LCCOMB_X50_Y24_N6
\txpc|buf|word_out[11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out[11]~6_combout\ = (\txpc|buf|word_out[11]~2_combout\) # ((\txpc|buf|word_out[11]~3_combout\ & (\txpc|buf|word_out[11]~5_combout\ & \txpc|buf|word_out[11]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~3_combout\,
	datab => \txpc|buf|word_out[11]~2_combout\,
	datac => \txpc|buf|word_out[11]~5_combout\,
	datad => \txpc|buf|word_out[11]~4_combout\,
	combout => \txpc|buf|word_out[11]~6_combout\);

-- Location: FF_X54_Y21_N3
\txpc|buf|bpp_memoria_2_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(24));

-- Location: M9K_X53_Y25_N0
\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "fsm_txpc:txpc|bpp:buf|altsyncram:bpp_memoria_2_rtl_0|altsyncram_1mh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 10,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 10,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \txpc|buf|bpp_memoria_2~45_combout\,
	portbre => VCC,
	portbaddrstall => \ALT_INV_master_reset~_wirecell_combout\,
	clk0 => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y21_N2
\txpc|buf|word_out~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~11_combout\ = (\txpc|buf|Equal1~0_combout\ & (\txpc|buf|word_out[11]~6_combout\)) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(24))) # (!\txpc|buf|word_out[11]~6_combout\ 
-- & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|word_out[11]~6_combout\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(24),
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a15\,
	combout => \txpc|buf|word_out~11_combout\);

-- Location: LCCOMB_X54_Y21_N10
\txpc|buf|word_out~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~12_combout\ = (\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out~11_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(24))) # (!\txpc|buf|word_out~11_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a15\))))) # 
-- (!\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(24),
	datac => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a15\,
	datad => \txpc|buf|word_out~11_combout\,
	combout => \txpc|buf|word_out~12_combout\);

-- Location: LCCOMB_X51_Y24_N26
\txpc|buf|word_out[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out[7]~9_combout\ = (!\txpc|buf|buf_to_read\(31) & (!\master_reset~q\ & (\txpc|buf|buf_to_read\(0) $ (!\txpc|buf|buf_to_read\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|buf_to_read\(0),
	datab => \txpc|buf|buf_to_read\(31),
	datac => \master_reset~q\,
	datad => \txpc|buf|buf_to_read\(1),
	combout => \txpc|buf|word_out[7]~9_combout\);

-- Location: LCCOMB_X51_Y24_N28
\txpc|buf|word_out[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out[7]~10_combout\ = (\txpc|buf|state_bppr.BPPR_NEW_WORD~q\ & \txpc|buf|word_out[7]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|state_bppr.BPPR_NEW_WORD~q\,
	datac => \txpc|buf|word_out[7]~9_combout\,
	combout => \txpc|buf|word_out[7]~10_combout\);

-- Location: FF_X54_Y21_N11
\txpc|buf|word_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~12_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(15));

-- Location: LCCOMB_X54_Y21_N18
\txpc|buf|bpp_memoria_1_rtl_0_bypass[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[16]~feeder_combout\ = \sumador|samp_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(7),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X54_Y21_N19
\txpc|buf|bpp_memoria_1_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(16));

-- Location: LCCOMB_X54_Y21_N8
\txpc|buf|word_out~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~13_combout\ = (\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|Equal1~0_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a7\)) # 
-- (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a7\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a7\,
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a7\,
	combout => \txpc|buf|word_out~13_combout\);

-- Location: LCCOMB_X54_Y21_N6
\txpc|buf|bpp_memoria_2_rtl_0_bypass[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[16]~feeder_combout\ = \sumador|samp_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(7),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X54_Y21_N7
\txpc|buf|bpp_memoria_2_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(16));

-- Location: LCCOMB_X54_Y21_N28
\txpc|buf|word_out~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~14_combout\ = (\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|word_out~13_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(16))) # (!\txpc|buf|word_out~13_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(16)))))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|word_out~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(16),
	datac => \txpc|buf|word_out~13_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(16),
	combout => \txpc|buf|word_out~14_combout\);

-- Location: FF_X54_Y21_N29
\txpc|buf|word_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~14_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(7));

-- Location: LCCOMB_X54_Y21_N22
\txpc|buf|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux0~0_combout\ = (\txpc|buf|byte_sel\(0) & ((\txpc|buf|word_out\(15)) # ((\txpc|buf|byte_sel\(1))))) # (!\txpc|buf|byte_sel\(0) & (((!\txpc|buf|byte_sel\(1) & \txpc|buf|word_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out\(15),
	datab => \txpc|buf|byte_sel\(0),
	datac => \txpc|buf|byte_sel\(1),
	datad => \txpc|buf|word_out\(7),
	combout => \txpc|buf|Mux0~0_combout\);

-- Location: LCCOMB_X54_Y21_N30
\txpc|buf|bpp_memoria_1_rtl_0_bypass[40]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[40]~feeder_combout\ = \sumador|samp_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(26),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[40]~feeder_combout\);

-- Location: FF_X54_Y21_N31
\txpc|buf|bpp_memoria_1_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(40));

-- Location: FF_X54_Y21_N5
\txpc|buf|bpp_memoria_2_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(40));

-- Location: LCCOMB_X54_Y21_N4
\txpc|buf|word_out~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~15_combout\ = (\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(40)))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a31\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(40),
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~15_combout\);

-- Location: LCCOMB_X54_Y21_N0
\txpc|buf|word_out~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~16_combout\ = (\txpc|buf|word_out~15_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(40)) # ((!\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out~15_combout\ & (((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a31\ & 
-- \txpc|buf|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(40),
	datab => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a31\,
	datac => \txpc|buf|word_out~15_combout\,
	datad => \txpc|buf|Equal1~0_combout\,
	combout => \txpc|buf|word_out~16_combout\);

-- Location: FF_X54_Y21_N1
\txpc|buf|word_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~16_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(31));

-- Location: LCCOMB_X54_Y21_N16
\txpc|buf|bpp_memoria_1_rtl_0_bypass[32]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[32]~feeder_combout\ = \sumador|samp_out\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(23),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X54_Y21_N17
\txpc|buf|bpp_memoria_1_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(32));

-- Location: LCCOMB_X54_Y21_N14
\txpc|buf|word_out~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~7_combout\ = (\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|Equal1~0_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a23\)) # 
-- (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a23\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a23\,
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a23\,
	combout => \txpc|buf|word_out~7_combout\);

-- Location: LCCOMB_X54_Y21_N12
\txpc|buf|bpp_memoria_2_rtl_0_bypass[32]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[32]~feeder_combout\ = \sumador|samp_out\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(23),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X54_Y21_N13
\txpc|buf|bpp_memoria_2_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(32));

-- Location: LCCOMB_X54_Y21_N24
\txpc|buf|word_out~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~8_combout\ = (\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|word_out~7_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(32))) # (!\txpc|buf|word_out~7_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(32)))))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|word_out~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(32),
	datac => \txpc|buf|word_out~7_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(32),
	combout => \txpc|buf|word_out~8_combout\);

-- Location: FF_X54_Y21_N25
\txpc|buf|word_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~8_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(23));

-- Location: LCCOMB_X54_Y21_N26
\txpc|buf|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux0~1_combout\ = (\txpc|buf|Mux0~0_combout\ & ((\txpc|buf|word_out\(31)) # ((!\txpc|buf|byte_sel\(1))))) # (!\txpc|buf|Mux0~0_combout\ & (((\txpc|buf|byte_sel\(1) & \txpc|buf|word_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Mux0~0_combout\,
	datab => \txpc|buf|word_out\(31),
	datac => \txpc|buf|byte_sel\(1),
	datad => \txpc|buf|word_out\(23),
	combout => \txpc|buf|Mux0~1_combout\);

-- Location: LCCOMB_X46_Y21_N2
\txpc|buf|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux0~2_combout\ = (!\txpc|buf|byte_sel\(2) & \txpc|buf|Mux0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|byte_sel\(2),
	datad => \txpc|buf|Mux0~1_combout\,
	combout => \txpc|buf|Mux0~2_combout\);

-- Location: FF_X46_Y21_N3
\txpc|txpc_byte_to_send[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Mux0~2_combout\,
	ena => \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_byte_to_send\(7));

-- Location: LCCOMB_X46_Y21_N8
\txpc|pc_spi_data[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|pc_spi_data[7]~feeder_combout\ = \txpc|txpc_byte_to_send\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|txpc_byte_to_send\(7),
	combout => \txpc|pc_spi_data[7]~feeder_combout\);

-- Location: LCCOMB_X45_Y19_N18
\txpc|pc_spi_data[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|pc_spi_data[7]~0_combout\ = (!\master_reset~q\ & \txpc|state_txpc.TXPC_TRANSMIT_START~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \master_reset~q\,
	datad => \txpc|state_txpc.TXPC_TRANSMIT_START~q\,
	combout => \txpc|pc_spi_data[7]~0_combout\);

-- Location: FF_X46_Y21_N9
\txpc|pc_spi_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|pc_spi_data[7]~feeder_combout\,
	ena => \txpc|pc_spi_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|pc_spi_data\(7));

-- Location: FF_X39_Y17_N17
\txpc|spipc|di_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \txpc|pc_spi_data\(7),
	sload => VCC,
	ena => \txpc|pc_spi_data_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|di_reg\(7));

-- Location: LCCOMB_X39_Y17_N16
\txpc|spipc|Selector6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector6~1_combout\ = (\txpc|spipc|wren~q\ & ((\txpc|spipc|di_reg\(7)))) # (!\txpc|spipc|wren~q\ & (\txpc|spipc|sh_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|sh_reg\(7),
	datac => \txpc|spipc|di_reg\(7),
	datad => \txpc|spipc|wren~q\,
	combout => \txpc|spipc|Selector6~1_combout\);

-- Location: LCCOMB_X39_Y17_N26
\txpc|spipc|Equal4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Equal4~1_combout\ = (!\txpc|spipc|state_reg\(2) & (!\txpc|spipc|state_reg\(1) & !\txpc|spipc|state_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|state_reg\(2),
	datac => \txpc|spipc|state_reg\(1),
	datad => \txpc|spipc|state_reg\(3),
	combout => \txpc|spipc|Equal4~1_combout\);

-- Location: FF_X49_Y25_N31
\txpc|buf|bpp_memoria_1_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(37));

-- Location: FF_X49_Y25_N21
\txpc|buf|bpp_memoria_2_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(37));

-- Location: LCCOMB_X49_Y25_N20
\txpc|buf|word_out~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~39_combout\ = (\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|Equal1~0_combout\) # ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(37))))) # (!\txpc|buf|word_out[11]~6_combout\ & (!\txpc|buf|Equal1~0_combout\ & 
-- ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|Equal1~0_combout\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(37),
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a28\,
	combout => \txpc|buf|word_out~39_combout\);

-- Location: LCCOMB_X49_Y25_N0
\txpc|buf|word_out~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~40_combout\ = (\txpc|buf|word_out~39_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(37)) # ((!\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out~39_combout\ & (((\txpc|buf|Equal1~0_combout\ & 
-- \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(37),
	datab => \txpc|buf|word_out~39_combout\,
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a28\,
	combout => \txpc|buf|word_out~40_combout\);

-- Location: FF_X49_Y25_N1
\txpc|buf|word_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~40_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(28));

-- Location: LCCOMB_X49_Y25_N6
\txpc|buf|bpp_memoria_2_rtl_0_bypass[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[13]~feeder_combout\ = \sumador|samp_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(4),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X49_Y25_N7
\txpc|buf|bpp_memoria_2_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(13));

-- Location: LCCOMB_X49_Y25_N18
\txpc|buf|bpp_memoria_1_rtl_0_bypass[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[13]~feeder_combout\ = \sumador|samp_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(4),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X49_Y25_N19
\txpc|buf|bpp_memoria_1_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(13));

-- Location: LCCOMB_X49_Y25_N8
\txpc|buf|word_out~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~37_combout\ = (\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|Equal1~0_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a4\)) # 
-- (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a4\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a4\,
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a4\,
	combout => \txpc|buf|word_out~37_combout\);

-- Location: LCCOMB_X49_Y25_N28
\txpc|buf|word_out~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~38_combout\ = (\txpc|buf|word_out~37_combout\ & (((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(13)) # (!\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|word_out~37_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(13) & 
-- ((\txpc|buf|word_out[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(13),
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(13),
	datac => \txpc|buf|word_out~37_combout\,
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~38_combout\);

-- Location: FF_X49_Y25_N29
\txpc|buf|word_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~38_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(4));

-- Location: FF_X49_Y25_N13
\txpc|buf|bpp_memoria_1_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(29));

-- Location: FF_X49_Y25_N25
\txpc|buf|bpp_memoria_2_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(29));

-- Location: LCCOMB_X49_Y25_N26
\txpc|buf|word_out~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~35_combout\ = (\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|Equal1~0_combout\)) # (!\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|Equal1~0_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a20\)) # 
-- (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a20\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|Equal1~0_combout\,
	datac => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a20\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a20\,
	combout => \txpc|buf|word_out~35_combout\);

-- Location: LCCOMB_X49_Y25_N10
\txpc|buf|word_out~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~36_combout\ = (\txpc|buf|word_out~35_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(29)) # ((!\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|word_out~35_combout\ & (((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(29) & 
-- \txpc|buf|word_out[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(29),
	datab => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(29),
	datac => \txpc|buf|word_out~35_combout\,
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~36_combout\);

-- Location: FF_X49_Y25_N11
\txpc|buf|word_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~36_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(20));

-- Location: LCCOMB_X49_Y25_N14
\txpc|buf|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux3~0_combout\ = (\txpc|buf|byte_sel\(0) & (((\txpc|buf|byte_sel\(1))))) # (!\txpc|buf|byte_sel\(0) & ((\txpc|buf|byte_sel\(1) & ((\txpc|buf|word_out\(20)))) # (!\txpc|buf|byte_sel\(1) & (\txpc|buf|word_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|byte_sel\(0),
	datab => \txpc|buf|word_out\(4),
	datac => \txpc|buf|byte_sel\(1),
	datad => \txpc|buf|word_out\(20),
	combout => \txpc|buf|Mux3~0_combout\);

-- Location: LCCOMB_X49_Y25_N22
\txpc|buf|bpp_memoria_1_rtl_0_bypass[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[21]~feeder_combout\ = \sumador|samp_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(12),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X49_Y25_N23
\txpc|buf|bpp_memoria_1_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(21));

-- Location: FF_X49_Y25_N5
\txpc|buf|bpp_memoria_2_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(21));

-- Location: LCCOMB_X49_Y25_N4
\txpc|buf|word_out~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~33_combout\ = (\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(21)))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a12\,
	datab => \txpc|buf|Equal1~0_combout\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(21),
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~33_combout\);

-- Location: LCCOMB_X49_Y25_N16
\txpc|buf|word_out~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~34_combout\ = (\txpc|buf|word_out~33_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(21)) # ((!\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out~33_combout\ & (((\txpc|buf|Equal1~0_combout\ & 
-- \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(21),
	datab => \txpc|buf|word_out~33_combout\,
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a12\,
	combout => \txpc|buf|word_out~34_combout\);

-- Location: FF_X49_Y25_N17
\txpc|buf|word_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~34_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(12));

-- Location: LCCOMB_X49_Y25_N2
\txpc|buf|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux3~1_combout\ = (\txpc|buf|byte_sel\(0) & ((\txpc|buf|Mux3~0_combout\ & (\txpc|buf|word_out\(28))) # (!\txpc|buf|Mux3~0_combout\ & ((\txpc|buf|word_out\(12)))))) # (!\txpc|buf|byte_sel\(0) & (((\txpc|buf|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|byte_sel\(0),
	datab => \txpc|buf|word_out\(28),
	datac => \txpc|buf|Mux3~0_combout\,
	datad => \txpc|buf|word_out\(12),
	combout => \txpc|buf|Mux3~1_combout\);

-- Location: LCCOMB_X46_Y21_N0
\txpc|buf|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux3~2_combout\ = (\txpc|buf|Mux3~1_combout\ & !\txpc|buf|byte_sel\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|Mux3~1_combout\,
	datac => \txpc|buf|byte_sel\(2),
	combout => \txpc|buf|Mux3~2_combout\);

-- Location: FF_X46_Y21_N1
\txpc|txpc_byte_to_send[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Mux3~2_combout\,
	ena => \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_byte_to_send\(4));

-- Location: LCCOMB_X46_Y21_N18
\txpc|pc_spi_data[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|pc_spi_data[4]~feeder_combout\ = \txpc|txpc_byte_to_send\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|txpc_byte_to_send\(4),
	combout => \txpc|pc_spi_data[4]~feeder_combout\);

-- Location: FF_X46_Y21_N19
\txpc|pc_spi_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|pc_spi_data[4]~feeder_combout\,
	ena => \txpc|pc_spi_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|pc_spi_data\(4));

-- Location: LCCOMB_X44_Y18_N22
\txpc|spipc|di_reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|di_reg[4]~feeder_combout\ = \txpc|pc_spi_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|pc_spi_data\(4),
	combout => \txpc|spipc|di_reg[4]~feeder_combout\);

-- Location: FF_X44_Y18_N23
\txpc|spipc|di_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|di_reg[4]~feeder_combout\,
	ena => \txpc|pc_spi_data_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|di_reg\(4));

-- Location: LCCOMB_X54_Y22_N20
\txpc|buf|bpp_memoria_1_rtl_0_bypass[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[20]~feeder_combout\ = \sumador|samp_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(11),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X54_Y22_N21
\txpc|buf|bpp_memoria_1_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(20));

-- Location: FF_X54_Y22_N19
\txpc|buf|bpp_memoria_2_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(20));

-- Location: LCCOMB_X54_Y22_N18
\txpc|buf|word_out~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~43_combout\ = (\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(20)))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a11\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(20),
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~43_combout\);

-- Location: LCCOMB_X54_Y22_N10
\txpc|buf|word_out~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~44_combout\ = (\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out~43_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(20))) # (!\txpc|buf|word_out~43_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a11\))))) # 
-- (!\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(20),
	datac => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a11\,
	datad => \txpc|buf|word_out~43_combout\,
	combout => \txpc|buf|word_out~44_combout\);

-- Location: FF_X54_Y22_N11
\txpc|buf|word_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~44_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(11));

-- Location: LCCOMB_X54_Y22_N2
\txpc|buf|bpp_memoria_1_rtl_0_bypass[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[12]~feeder_combout\ = \sumador|samp_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(3),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X54_Y22_N3
\txpc|buf|bpp_memoria_1_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(12));

-- Location: LCCOMB_X54_Y22_N8
\txpc|buf|word_out~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~45_combout\ = (\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|Equal1~0_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a3\)) # 
-- (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a3\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a3\,
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a3\,
	combout => \txpc|buf|word_out~45_combout\);

-- Location: LCCOMB_X54_Y22_N6
\txpc|buf|bpp_memoria_2_rtl_0_bypass[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[12]~feeder_combout\ = \sumador|samp_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(3),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X54_Y22_N7
\txpc|buf|bpp_memoria_2_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(12));

-- Location: LCCOMB_X54_Y22_N28
\txpc|buf|word_out~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~46_combout\ = (\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|word_out~45_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(12))) # (!\txpc|buf|word_out~45_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(12)))))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|word_out~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(12),
	datac => \txpc|buf|word_out~45_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(12),
	combout => \txpc|buf|word_out~46_combout\);

-- Location: FF_X54_Y22_N29
\txpc|buf|word_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~46_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(3));

-- Location: LCCOMB_X54_Y22_N30
\txpc|buf|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux4~0_combout\ = (\txpc|buf|byte_sel\(1) & (((\txpc|buf|byte_sel\(0))))) # (!\txpc|buf|byte_sel\(1) & ((\txpc|buf|byte_sel\(0) & (\txpc|buf|word_out\(11))) # (!\txpc|buf|byte_sel\(0) & ((\txpc|buf|word_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out\(11),
	datab => \txpc|buf|byte_sel\(1),
	datac => \txpc|buf|byte_sel\(0),
	datad => \txpc|buf|word_out\(3),
	combout => \txpc|buf|Mux4~0_combout\);

-- Location: LCCOMB_X54_Y22_N14
\txpc|buf|bpp_memoria_1_rtl_0_bypass[36]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[36]~feeder_combout\ = \sumador|samp_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(26),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X54_Y22_N15
\txpc|buf|bpp_memoria_1_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(36));

-- Location: FF_X54_Y22_N5
\txpc|buf|bpp_memoria_2_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(36));

-- Location: LCCOMB_X54_Y22_N4
\txpc|buf|word_out~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~47_combout\ = (\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(36)) # (\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a27\ & 
-- ((!\txpc|buf|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a27\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(36),
	datad => \txpc|buf|Equal1~0_combout\,
	combout => \txpc|buf|word_out~47_combout\);

-- Location: LCCOMB_X54_Y22_N0
\txpc|buf|word_out~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~48_combout\ = (\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out~47_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(36))) # (!\txpc|buf|word_out~47_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a27\))))) # 
-- (!\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(36),
	datac => \txpc|buf|word_out~47_combout\,
	datad => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a27\,
	combout => \txpc|buf|word_out~48_combout\);

-- Location: FF_X54_Y22_N1
\txpc|buf|word_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~48_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(27));

-- Location: LCCOMB_X54_Y22_N16
\txpc|buf|bpp_memoria_1_rtl_0_bypass[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[28]~feeder_combout\ = \sumador|samp_out\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(19),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X54_Y22_N17
\txpc|buf|bpp_memoria_1_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(28));

-- Location: LCCOMB_X54_Y22_N22
\txpc|buf|word_out~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~41_combout\ = (\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a19\))) # 
-- (!\txpc|buf|Equal1~0_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a19\,
	datac => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a19\,
	datad => \txpc|buf|Equal1~0_combout\,
	combout => \txpc|buf|word_out~41_combout\);

-- Location: LCCOMB_X54_Y22_N12
\txpc|buf|bpp_memoria_2_rtl_0_bypass[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[28]~feeder_combout\ = \sumador|samp_out\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(19),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X54_Y22_N13
\txpc|buf|bpp_memoria_2_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(28));

-- Location: LCCOMB_X54_Y22_N24
\txpc|buf|word_out~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~42_combout\ = (\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|word_out~41_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(28))) # (!\txpc|buf|word_out~41_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(28)))))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|word_out~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(28),
	datac => \txpc|buf|word_out~41_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(28),
	combout => \txpc|buf|word_out~42_combout\);

-- Location: FF_X54_Y22_N25
\txpc|buf|word_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~42_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(19));

-- Location: LCCOMB_X54_Y22_N26
\txpc|buf|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux4~1_combout\ = (\txpc|buf|Mux4~0_combout\ & ((\txpc|buf|word_out\(27)) # ((!\txpc|buf|byte_sel\(1))))) # (!\txpc|buf|Mux4~0_combout\ & (((\txpc|buf|byte_sel\(1) & \txpc|buf|word_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Mux4~0_combout\,
	datab => \txpc|buf|word_out\(27),
	datac => \txpc|buf|byte_sel\(1),
	datad => \txpc|buf|word_out\(19),
	combout => \txpc|buf|Mux4~1_combout\);

-- Location: LCCOMB_X46_Y21_N4
\txpc|buf|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux4~2_combout\ = (\txpc|buf|byte_sel\(2) & (!\txpc|buf|byte_sel\(0) & (!\txpc|buf|byte_sel\(1)))) # (!\txpc|buf|byte_sel\(2) & (((\txpc|buf|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|byte_sel\(0),
	datab => \txpc|buf|byte_sel\(1),
	datac => \txpc|buf|byte_sel\(2),
	datad => \txpc|buf|Mux4~1_combout\,
	combout => \txpc|buf|Mux4~2_combout\);

-- Location: FF_X46_Y21_N5
\txpc|txpc_byte_to_send[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Mux4~2_combout\,
	ena => \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_byte_to_send\(3));

-- Location: FF_X46_Y21_N23
\txpc|pc_spi_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \txpc|txpc_byte_to_send\(3),
	sload => VCC,
	ena => \txpc|pc_spi_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|pc_spi_data\(3));

-- Location: LCCOMB_X44_Y18_N18
\txpc|spipc|di_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|di_reg[3]~feeder_combout\ = \txpc|pc_spi_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|pc_spi_data\(3),
	combout => \txpc|spipc|di_reg[3]~feeder_combout\);

-- Location: FF_X44_Y18_N19
\txpc|spipc|di_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|di_reg[3]~feeder_combout\,
	ena => \txpc|pc_spi_data_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|di_reg\(3));

-- Location: LCCOMB_X52_Y23_N14
\txpc|buf|bpp_memoria_1_rtl_0_bypass[33]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[33]~feeder_combout\ = \sumador|samp_out\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(24),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[33]~feeder_combout\);

-- Location: FF_X52_Y23_N15
\txpc|buf|bpp_memoria_1_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(33));

-- Location: FF_X52_Y23_N29
\txpc|buf|bpp_memoria_2_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(33));

-- Location: LCCOMB_X52_Y23_N28
\txpc|buf|word_out~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~71_combout\ = (\txpc|buf|Equal1~0_combout\ & (\txpc|buf|word_out[11]~6_combout\)) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(33))) # (!\txpc|buf|word_out[11]~6_combout\ 
-- & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a24\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|word_out[11]~6_combout\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(33),
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a24\,
	combout => \txpc|buf|word_out~71_combout\);

-- Location: LCCOMB_X52_Y23_N16
\txpc|buf|word_out~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~72_combout\ = (\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out~71_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(33))) # (!\txpc|buf|word_out~71_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a24\))))) # 
-- (!\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(33),
	datac => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a24\,
	datad => \txpc|buf|word_out~71_combout\,
	combout => \txpc|buf|word_out~72_combout\);

-- Location: FF_X52_Y23_N17
\txpc|buf|word_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~72_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(24));

-- Location: LCCOMB_X52_Y23_N26
\txpc|buf|word_out~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~67_combout\ = (\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|Equal1~0_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a16\)) # 
-- (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a16\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a16\,
	datab => \txpc|buf|word_out[11]~6_combout\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a16\,
	datad => \txpc|buf|Equal1~0_combout\,
	combout => \txpc|buf|word_out~67_combout\);

-- Location: LCCOMB_X52_Y23_N8
\txpc|buf|bpp_memoria_2_rtl_0_bypass[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[25]~feeder_combout\ = \sumador|samp_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(16),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[25]~feeder_combout\);

-- Location: FF_X52_Y23_N9
\txpc|buf|bpp_memoria_2_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(25));

-- Location: LCCOMB_X52_Y23_N4
\txpc|buf|bpp_memoria_1_rtl_0_bypass[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[25]~feeder_combout\ = \sumador|samp_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(16),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[25]~feeder_combout\);

-- Location: FF_X52_Y23_N5
\txpc|buf|bpp_memoria_1_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(25));

-- Location: LCCOMB_X52_Y23_N18
\txpc|buf|word_out~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~68_combout\ = (\txpc|buf|word_out~67_combout\ & (((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(25)) # (!\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|word_out~67_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(25) & 
-- ((\txpc|buf|word_out[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out~67_combout\,
	datab => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(25),
	datac => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(25),
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~68_combout\);

-- Location: FF_X52_Y23_N19
\txpc|buf|word_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~68_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(16));

-- Location: LCCOMB_X52_Y23_N10
\txpc|buf|bpp_memoria_1_rtl_0_bypass[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[9]~feeder_combout\ = \sumador|samp_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(0),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X52_Y23_N11
\txpc|buf|bpp_memoria_1_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(9));

-- Location: LCCOMB_X52_Y23_N0
\txpc|buf|word_out~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~69_combout\ = (\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\) # ((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0~portbdataout\)))) # (!\txpc|buf|Equal1~0_combout\ & (!\txpc|buf|word_out[11]~6_combout\ & 
-- ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|word_out[11]~6_combout\,
	datac => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \txpc|buf|word_out~69_combout\);

-- Location: LCCOMB_X52_Y23_N6
\txpc|buf|bpp_memoria_2_rtl_0_bypass[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[9]~feeder_combout\ = \sumador|samp_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(0),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X52_Y23_N7
\txpc|buf|bpp_memoria_2_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(9));

-- Location: LCCOMB_X52_Y23_N20
\txpc|buf|word_out~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~70_combout\ = (\txpc|buf|word_out~69_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(9)) # ((!\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|word_out~69_combout\ & (((\txpc|buf|word_out[11]~6_combout\ & 
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(9),
	datab => \txpc|buf|word_out~69_combout\,
	datac => \txpc|buf|word_out[11]~6_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(9),
	combout => \txpc|buf|word_out~70_combout\);

-- Location: FF_X52_Y23_N21
\txpc|buf|word_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~70_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(0));

-- Location: LCCOMB_X52_Y23_N22
\txpc|buf|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux7~0_combout\ = (\txpc|buf|byte_sel\(0) & (((\txpc|buf|byte_sel\(1))))) # (!\txpc|buf|byte_sel\(0) & ((\txpc|buf|byte_sel\(1) & (\txpc|buf|word_out\(16))) # (!\txpc|buf|byte_sel\(1) & ((\txpc|buf|word_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|byte_sel\(0),
	datab => \txpc|buf|word_out\(16),
	datac => \txpc|buf|byte_sel\(1),
	datad => \txpc|buf|word_out\(0),
	combout => \txpc|buf|Mux7~0_combout\);

-- Location: FF_X52_Y23_N13
\txpc|buf|bpp_memoria_2_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(17));

-- Location: LCCOMB_X52_Y23_N12
\txpc|buf|word_out~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~65_combout\ = (\txpc|buf|Equal1~0_combout\ & (\txpc|buf|word_out[11]~6_combout\)) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(17))) # (!\txpc|buf|word_out[11]~6_combout\ 
-- & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|word_out[11]~6_combout\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(17),
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a8\,
	combout => \txpc|buf|word_out~65_combout\);

-- Location: LCCOMB_X52_Y23_N30
\txpc|buf|bpp_memoria_1_rtl_0_bypass[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[17]~feeder_combout\ = \sumador|samp_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(8),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[17]~feeder_combout\);

-- Location: FF_X52_Y23_N31
\txpc|buf|bpp_memoria_1_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(17));

-- Location: LCCOMB_X52_Y23_N24
\txpc|buf|word_out~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~66_combout\ = (\txpc|buf|word_out~65_combout\ & (((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(17))) # (!\txpc|buf|Equal1~0_combout\))) # (!\txpc|buf|word_out~65_combout\ & (\txpc|buf|Equal1~0_combout\ & 
-- ((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out~65_combout\,
	datab => \txpc|buf|Equal1~0_combout\,
	datac => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(17),
	datad => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a8\,
	combout => \txpc|buf|word_out~66_combout\);

-- Location: FF_X52_Y23_N25
\txpc|buf|word_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~66_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(8));

-- Location: LCCOMB_X52_Y23_N2
\txpc|buf|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux7~1_combout\ = (\txpc|buf|byte_sel\(0) & ((\txpc|buf|Mux7~0_combout\ & (\txpc|buf|word_out\(24))) # (!\txpc|buf|Mux7~0_combout\ & ((\txpc|buf|word_out\(8)))))) # (!\txpc|buf|byte_sel\(0) & (((\txpc|buf|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|byte_sel\(0),
	datab => \txpc|buf|word_out\(24),
	datac => \txpc|buf|Mux7~0_combout\,
	datad => \txpc|buf|word_out\(8),
	combout => \txpc|buf|Mux7~1_combout\);

-- Location: LCCOMB_X46_Y21_N6
\txpc|buf|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux7~2_combout\ = (\txpc|buf|byte_sel\(2) & (!\txpc|buf|byte_sel\(0) & (!\txpc|buf|byte_sel\(1)))) # (!\txpc|buf|byte_sel\(2) & (((\txpc|buf|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|byte_sel\(0),
	datab => \txpc|buf|byte_sel\(1),
	datac => \txpc|buf|byte_sel\(2),
	datad => \txpc|buf|Mux7~1_combout\,
	combout => \txpc|buf|Mux7~2_combout\);

-- Location: FF_X46_Y21_N7
\txpc|txpc_byte_to_send[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Mux7~2_combout\,
	ena => \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_byte_to_send\(0));

-- Location: LCCOMB_X46_Y21_N10
\txpc|pc_spi_data[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|pc_spi_data[0]~feeder_combout\ = \txpc|txpc_byte_to_send\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|txpc_byte_to_send\(0),
	combout => \txpc|pc_spi_data[0]~feeder_combout\);

-- Location: FF_X46_Y21_N11
\txpc|pc_spi_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|pc_spi_data[0]~feeder_combout\,
	ena => \txpc|pc_spi_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|pc_spi_data\(0));

-- Location: FF_X39_Y17_N15
\txpc|spipc|di_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \txpc|pc_spi_data\(0),
	sload => VCC,
	ena => \txpc|pc_spi_data_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|di_reg\(0));

-- Location: LCCOMB_X39_Y17_N14
\txpc|spipc|Selector13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector13~0_combout\ = (\txpc|spipc|wren~q\ & ((\txpc|spipc|di_reg\(0)))) # (!\txpc|spipc|wren~q\ & (\txpc|spipc|sh_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|spipc|sh_reg\(0),
	datac => \txpc|spipc|di_reg\(0),
	datad => \txpc|spipc|wren~q\,
	combout => \txpc|spipc|Selector13~0_combout\);

-- Location: LCCOMB_X39_Y17_N28
\txpc|spipc|Selector13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector13~1_combout\ = (\txpc|spipc|Equal1~0_combout\ & ((\txpc|spipc|sh_reg\(0)) # ((\txpc|spipc|Selector13~0_combout\ & \txpc|spipc|Equal4~1_combout\)))) # (!\txpc|spipc|Equal1~0_combout\ & (\txpc|spipc|Selector13~0_combout\ & 
-- ((\txpc|spipc|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|Equal1~0_combout\,
	datab => \txpc|spipc|Selector13~0_combout\,
	datac => \txpc|spipc|sh_reg\(0),
	datad => \txpc|spipc|Equal4~1_combout\,
	combout => \txpc|spipc|Selector13~1_combout\);

-- Location: FF_X39_Y17_N29
\txpc|spipc|sh_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Selector13~1_combout\,
	ena => \txpc|spipc|ALT_INV_core_n_ce~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|sh_reg\(0));

-- Location: FF_X52_Y25_N7
\txpc|buf|bpp_memoria_1_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(34));

-- Location: FF_X52_Y25_N21
\txpc|buf|bpp_memoria_2_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(34));

-- Location: LCCOMB_X52_Y25_N20
\txpc|buf|word_out~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~63_combout\ = (\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(34)))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a25\,
	datab => \txpc|buf|Equal1~0_combout\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(34),
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~63_combout\);

-- Location: LCCOMB_X52_Y25_N0
\txpc|buf|word_out~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~64_combout\ = (\txpc|buf|word_out~63_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(34)) # ((!\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out~63_combout\ & (((\txpc|buf|Equal1~0_combout\ & 
-- \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(34),
	datab => \txpc|buf|word_out~63_combout\,
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a25\,
	combout => \txpc|buf|word_out~64_combout\);

-- Location: FF_X52_Y25_N1
\txpc|buf|word_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~64_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(25));

-- Location: LCCOMB_X52_Y25_N28
\txpc|buf|bpp_memoria_1_rtl_0_bypass[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[18]~feeder_combout\ = \sumador|samp_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(9),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X52_Y25_N29
\txpc|buf|bpp_memoria_1_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(18));

-- Location: FF_X52_Y25_N3
\txpc|buf|bpp_memoria_2_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(18));

-- Location: LCCOMB_X52_Y25_N2
\txpc|buf|word_out~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~59_combout\ = (\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(18)))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a9\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(18),
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~59_combout\);

-- Location: LCCOMB_X52_Y25_N10
\txpc|buf|word_out~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~60_combout\ = (\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out~59_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(18)))) # (!\txpc|buf|word_out~59_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a9\)))) # 
-- (!\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a9\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(18),
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|word_out~59_combout\,
	combout => \txpc|buf|word_out~60_combout\);

-- Location: FF_X52_Y25_N11
\txpc|buf|word_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~60_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(9));

-- Location: LCCOMB_X52_Y25_N22
\txpc|buf|bpp_memoria_2_rtl_0_bypass[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[10]~feeder_combout\ = \sumador|samp_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(1),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[10]~feeder_combout\);

-- Location: FF_X52_Y25_N23
\txpc|buf|bpp_memoria_2_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(10));

-- Location: LCCOMB_X52_Y25_N18
\txpc|buf|bpp_memoria_1_rtl_0_bypass[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[10]~feeder_combout\ = \sumador|samp_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(1),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[10]~feeder_combout\);

-- Location: FF_X52_Y25_N19
\txpc|buf|bpp_memoria_1_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(10));

-- Location: LCCOMB_X52_Y25_N8
\txpc|buf|word_out~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~61_combout\ = (\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out[11]~6_combout\) # (\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a1\)))) # (!\txpc|buf|Equal1~0_combout\ & 
-- (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a1\ & (!\txpc|buf|word_out[11]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a1\,
	datab => \txpc|buf|Equal1~0_combout\,
	datac => \txpc|buf|word_out[11]~6_combout\,
	datad => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a1\,
	combout => \txpc|buf|word_out~61_combout\);

-- Location: LCCOMB_X52_Y25_N12
\txpc|buf|word_out~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~62_combout\ = (\txpc|buf|word_out~61_combout\ & (((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(10)) # (!\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|word_out~61_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(10) & 
-- ((\txpc|buf|word_out[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(10),
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(10),
	datac => \txpc|buf|word_out~61_combout\,
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~62_combout\);

-- Location: FF_X52_Y25_N13
\txpc|buf|word_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~62_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(1));

-- Location: LCCOMB_X52_Y25_N14
\txpc|buf|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux6~0_combout\ = (\txpc|buf|byte_sel\(0) & ((\txpc|buf|word_out\(9)) # ((\txpc|buf|byte_sel\(1))))) # (!\txpc|buf|byte_sel\(0) & (((!\txpc|buf|byte_sel\(1) & \txpc|buf|word_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out\(9),
	datab => \txpc|buf|byte_sel\(0),
	datac => \txpc|buf|byte_sel\(1),
	datad => \txpc|buf|word_out\(1),
	combout => \txpc|buf|Mux6~0_combout\);

-- Location: LCCOMB_X52_Y25_N30
\txpc|buf|word_out~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~57_combout\ = (\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\) # ((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a17\)))) # (!\txpc|buf|Equal1~0_combout\ & (!\txpc|buf|word_out[11]~6_combout\ & 
-- ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|word_out[11]~6_combout\,
	datac => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a17\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a17\,
	combout => \txpc|buf|word_out~57_combout\);

-- Location: LCCOMB_X52_Y25_N16
\txpc|buf|bpp_memoria_1_rtl_0_bypass[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[26]~feeder_combout\ = \sumador|samp_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(17),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X52_Y25_N17
\txpc|buf|bpp_memoria_1_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(26));

-- Location: LCCOMB_X52_Y25_N4
\txpc|buf|bpp_memoria_2_rtl_0_bypass[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[26]~feeder_combout\ = \sumador|samp_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(17),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X52_Y25_N5
\txpc|buf|bpp_memoria_2_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(26));

-- Location: LCCOMB_X52_Y25_N24
\txpc|buf|word_out~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~58_combout\ = (\txpc|buf|word_out~57_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(26)) # ((!\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|word_out~57_combout\ & (((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(26) & 
-- \txpc|buf|word_out[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out~57_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(26),
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(26),
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~58_combout\);

-- Location: FF_X52_Y25_N25
\txpc|buf|word_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~58_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(17));

-- Location: LCCOMB_X52_Y25_N26
\txpc|buf|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux6~1_combout\ = (\txpc|buf|byte_sel\(1) & ((\txpc|buf|Mux6~0_combout\ & (\txpc|buf|word_out\(25))) # (!\txpc|buf|Mux6~0_combout\ & ((\txpc|buf|word_out\(17)))))) # (!\txpc|buf|byte_sel\(1) & (((\txpc|buf|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out\(25),
	datab => \txpc|buf|byte_sel\(1),
	datac => \txpc|buf|Mux6~0_combout\,
	datad => \txpc|buf|word_out\(17),
	combout => \txpc|buf|Mux6~1_combout\);

-- Location: LCCOMB_X46_Y21_N28
\txpc|buf|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux6~2_combout\ = (\txpc|buf|byte_sel\(2) & (!\txpc|buf|byte_sel\(0) & (!\txpc|buf|byte_sel\(1)))) # (!\txpc|buf|byte_sel\(2) & (((\txpc|buf|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|byte_sel\(0),
	datab => \txpc|buf|byte_sel\(1),
	datac => \txpc|buf|byte_sel\(2),
	datad => \txpc|buf|Mux6~1_combout\,
	combout => \txpc|buf|Mux6~2_combout\);

-- Location: FF_X46_Y21_N29
\txpc|txpc_byte_to_send[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Mux6~2_combout\,
	ena => \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_byte_to_send\(1));

-- Location: LCCOMB_X46_Y21_N14
\txpc|pc_spi_data[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|pc_spi_data[1]~feeder_combout\ = \txpc|txpc_byte_to_send\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|txpc_byte_to_send\(1),
	combout => \txpc|pc_spi_data[1]~feeder_combout\);

-- Location: FF_X46_Y21_N15
\txpc|pc_spi_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|pc_spi_data[1]~feeder_combout\,
	ena => \txpc|pc_spi_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|pc_spi_data\(1));

-- Location: LCCOMB_X44_Y18_N16
\txpc|spipc|di_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|di_reg[1]~feeder_combout\ = \txpc|pc_spi_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|pc_spi_data\(1),
	combout => \txpc|spipc|di_reg[1]~feeder_combout\);

-- Location: FF_X44_Y18_N17
\txpc|spipc|di_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|di_reg[1]~feeder_combout\,
	ena => \txpc|pc_spi_data_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|di_reg\(1));

-- Location: LCCOMB_X44_Y18_N28
\txpc|spipc|Selector12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector12~0_combout\ = (\txpc|spipc|WideOr1~0_combout\ & (\txpc|spipc|sh_reg\(0))) # (!\txpc|spipc|WideOr1~0_combout\ & ((\txpc|spipc|di_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|WideOr1~0_combout\,
	datac => \txpc|spipc|sh_reg\(0),
	datad => \txpc|spipc|di_reg\(1),
	combout => \txpc|spipc|Selector12~0_combout\);

-- Location: LCCOMB_X39_Y17_N2
\txpc|spipc|sh_reg[6]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|sh_reg[6]~0_combout\ = (!\txpc|spipc|Equal1~0_combout\ & (!\txpc|spipc|core_n_ce~q\ & ((\txpc|spipc|wren~q\) # (!\txpc|spipc|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|Equal1~0_combout\,
	datab => \txpc|spipc|core_n_ce~q\,
	datac => \txpc|spipc|Equal4~1_combout\,
	datad => \txpc|spipc|wren~q\,
	combout => \txpc|spipc|sh_reg[6]~0_combout\);

-- Location: FF_X44_Y18_N29
\txpc|spipc|sh_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Selector12~0_combout\,
	ena => \txpc|spipc|sh_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|sh_reg\(1));

-- Location: LCCOMB_X49_Y22_N22
\txpc|buf|bpp_memoria_2_rtl_0_bypass[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[11]~feeder_combout\ = \sumador|samp_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(2),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X49_Y22_N23
\txpc|buf|bpp_memoria_2_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(11));

-- Location: LCCOMB_X49_Y22_N2
\txpc|buf|bpp_memoria_1_rtl_0_bypass[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[11]~feeder_combout\ = \sumador|samp_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(2),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X49_Y22_N3
\txpc|buf|bpp_memoria_1_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(11));

-- Location: LCCOMB_X49_Y22_N8
\txpc|buf|word_out~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~53_combout\ = (\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|Equal1~0_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a2\)) # 
-- (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a2\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a2\,
	datab => \txpc|buf|word_out[11]~6_combout\,
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a2\,
	combout => \txpc|buf|word_out~53_combout\);

-- Location: LCCOMB_X49_Y22_N28
\txpc|buf|word_out~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~54_combout\ = (\txpc|buf|word_out~53_combout\ & (((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(11)) # (!\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|word_out~53_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(11) & 
-- ((\txpc|buf|word_out[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(11),
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(11),
	datac => \txpc|buf|word_out~53_combout\,
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~54_combout\);

-- Location: FF_X49_Y22_N29
\txpc|buf|word_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~54_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(2));

-- Location: LCCOMB_X49_Y22_N20
\txpc|buf|bpp_memoria_1_rtl_0_bypass[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[27]~feeder_combout\ = \sumador|samp_out\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(18),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[27]~feeder_combout\);

-- Location: FF_X49_Y22_N21
\txpc|buf|bpp_memoria_1_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(27));

-- Location: LCCOMB_X49_Y22_N24
\txpc|buf|bpp_memoria_2_rtl_0_bypass[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[27]~feeder_combout\ = \sumador|samp_out\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(18),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[27]~feeder_combout\);

-- Location: FF_X49_Y22_N25
\txpc|buf|bpp_memoria_2_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(27));

-- Location: LCCOMB_X49_Y22_N26
\txpc|buf|word_out~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~51_combout\ = (\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\) # ((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a18\)))) # (!\txpc|buf|Equal1~0_combout\ & (!\txpc|buf|word_out[11]~6_combout\ & 
-- (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|word_out[11]~6_combout\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a18\,
	datad => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a18\,
	combout => \txpc|buf|word_out~51_combout\);

-- Location: LCCOMB_X49_Y22_N10
\txpc|buf|word_out~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~52_combout\ = (\txpc|buf|word_out~51_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(27)) # ((!\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|word_out~51_combout\ & (((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(27) & 
-- \txpc|buf|word_out[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(27),
	datab => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(27),
	datac => \txpc|buf|word_out~51_combout\,
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~52_combout\);

-- Location: FF_X49_Y22_N11
\txpc|buf|word_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~52_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(18));

-- Location: LCCOMB_X49_Y22_N30
\txpc|buf|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux5~0_combout\ = (\txpc|buf|byte_sel\(1) & (((\txpc|buf|byte_sel\(0)) # (\txpc|buf|word_out\(18))))) # (!\txpc|buf|byte_sel\(1) & (\txpc|buf|word_out\(2) & (!\txpc|buf|byte_sel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|byte_sel\(1),
	datab => \txpc|buf|word_out\(2),
	datac => \txpc|buf|byte_sel\(0),
	datad => \txpc|buf|word_out\(18),
	combout => \txpc|buf|Mux5~0_combout\);

-- Location: FF_X49_Y22_N5
\txpc|buf|bpp_memoria_2_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(35));

-- Location: LCCOMB_X49_Y22_N4
\txpc|buf|word_out~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~55_combout\ = (\txpc|buf|Equal1~0_combout\ & (\txpc|buf|word_out[11]~6_combout\)) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(35))) # (!\txpc|buf|word_out[11]~6_combout\ 
-- & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a26\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|word_out[11]~6_combout\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(35),
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a26\,
	combout => \txpc|buf|word_out~55_combout\);

-- Location: LCCOMB_X49_Y22_N14
\txpc|buf|bpp_memoria_1_rtl_0_bypass[35]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[35]~feeder_combout\ = \sumador|samp_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(26),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[35]~feeder_combout\);

-- Location: FF_X49_Y22_N15
\txpc|buf|bpp_memoria_1_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(35));

-- Location: LCCOMB_X49_Y22_N0
\txpc|buf|word_out~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~56_combout\ = (\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out~55_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(35))) # (!\txpc|buf|word_out~55_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a26\))))) # 
-- (!\txpc|buf|Equal1~0_combout\ & (\txpc|buf|word_out~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|word_out~55_combout\,
	datac => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(35),
	datad => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a26\,
	combout => \txpc|buf|word_out~56_combout\);

-- Location: FF_X49_Y22_N1
\txpc|buf|word_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~56_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(26));

-- Location: FF_X49_Y22_N13
\txpc|buf|bpp_memoria_2_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(19));

-- Location: LCCOMB_X49_Y22_N12
\txpc|buf|word_out~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~49_combout\ = (\txpc|buf|Equal1~0_combout\ & (\txpc|buf|word_out[11]~6_combout\)) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(19))) # (!\txpc|buf|word_out[11]~6_combout\ 
-- & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a10\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|word_out[11]~6_combout\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(19),
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a10\,
	combout => \txpc|buf|word_out~49_combout\);

-- Location: LCCOMB_X49_Y22_N6
\txpc|buf|bpp_memoria_1_rtl_0_bypass[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[19]~feeder_combout\ = \sumador|samp_out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(10),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X49_Y22_N7
\txpc|buf|bpp_memoria_1_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(19));

-- Location: LCCOMB_X49_Y22_N16
\txpc|buf|word_out~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~50_combout\ = (\txpc|buf|word_out~49_combout\ & (((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(19)) # (!\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out~49_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a10\ & 
-- (\txpc|buf|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out~49_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a10\,
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(19),
	combout => \txpc|buf|word_out~50_combout\);

-- Location: FF_X49_Y22_N17
\txpc|buf|word_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~50_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(10));

-- Location: LCCOMB_X49_Y22_N18
\txpc|buf|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux5~1_combout\ = (\txpc|buf|Mux5~0_combout\ & ((\txpc|buf|word_out\(26)) # ((!\txpc|buf|byte_sel\(0))))) # (!\txpc|buf|Mux5~0_combout\ & (((\txpc|buf|byte_sel\(0) & \txpc|buf|word_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Mux5~0_combout\,
	datab => \txpc|buf|word_out\(26),
	datac => \txpc|buf|byte_sel\(0),
	datad => \txpc|buf|word_out\(10),
	combout => \txpc|buf|Mux5~1_combout\);

-- Location: LCCOMB_X46_Y21_N16
\txpc|buf|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux5~2_combout\ = (\txpc|buf|byte_sel\(2) & (!\txpc|buf|byte_sel\(0) & (!\txpc|buf|byte_sel\(1)))) # (!\txpc|buf|byte_sel\(2) & (((\txpc|buf|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|byte_sel\(0),
	datab => \txpc|buf|byte_sel\(1),
	datac => \txpc|buf|byte_sel\(2),
	datad => \txpc|buf|Mux5~1_combout\,
	combout => \txpc|buf|Mux5~2_combout\);

-- Location: FF_X46_Y21_N17
\txpc|txpc_byte_to_send[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Mux5~2_combout\,
	ena => \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_byte_to_send\(2));

-- Location: LCCOMB_X46_Y21_N26
\txpc|pc_spi_data[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|pc_spi_data[2]~feeder_combout\ = \txpc|txpc_byte_to_send\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|txpc_byte_to_send\(2),
	combout => \txpc|pc_spi_data[2]~feeder_combout\);

-- Location: FF_X46_Y21_N27
\txpc|pc_spi_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|pc_spi_data[2]~feeder_combout\,
	ena => \txpc|pc_spi_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|pc_spi_data\(2));

-- Location: LCCOMB_X44_Y18_N30
\txpc|spipc|di_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|di_reg[2]~feeder_combout\ = \txpc|pc_spi_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|pc_spi_data\(2),
	combout => \txpc|spipc|di_reg[2]~feeder_combout\);

-- Location: FF_X44_Y18_N31
\txpc|spipc|di_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|di_reg[2]~feeder_combout\,
	ena => \txpc|pc_spi_data_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|di_reg\(2));

-- Location: LCCOMB_X44_Y18_N8
\txpc|spipc|Selector11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector11~0_combout\ = (\txpc|spipc|WideOr1~0_combout\ & (\txpc|spipc|sh_reg\(1))) # (!\txpc|spipc|WideOr1~0_combout\ & ((\txpc|spipc|di_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|WideOr1~0_combout\,
	datab => \txpc|spipc|sh_reg\(1),
	datac => \txpc|spipc|di_reg\(2),
	combout => \txpc|spipc|Selector11~0_combout\);

-- Location: FF_X44_Y18_N9
\txpc|spipc|sh_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Selector11~0_combout\,
	ena => \txpc|spipc|sh_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|sh_reg\(2));

-- Location: LCCOMB_X44_Y18_N12
\txpc|spipc|Selector10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector10~0_combout\ = (\txpc|spipc|WideOr1~0_combout\ & ((\txpc|spipc|sh_reg\(2)))) # (!\txpc|spipc|WideOr1~0_combout\ & (\txpc|spipc|di_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|WideOr1~0_combout\,
	datab => \txpc|spipc|di_reg\(3),
	datac => \txpc|spipc|sh_reg\(2),
	combout => \txpc|spipc|Selector10~0_combout\);

-- Location: FF_X44_Y18_N13
\txpc|spipc|sh_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Selector10~0_combout\,
	ena => \txpc|spipc|sh_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|sh_reg\(3));

-- Location: LCCOMB_X44_Y18_N24
\txpc|spipc|Selector9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector9~0_combout\ = (\txpc|spipc|WideOr1~0_combout\ & ((\txpc|spipc|sh_reg\(3)))) # (!\txpc|spipc|WideOr1~0_combout\ & (\txpc|spipc|di_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|WideOr1~0_combout\,
	datac => \txpc|spipc|di_reg\(4),
	datad => \txpc|spipc|sh_reg\(3),
	combout => \txpc|spipc|Selector9~0_combout\);

-- Location: FF_X44_Y18_N25
\txpc|spipc|sh_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Selector9~0_combout\,
	ena => \txpc|spipc|sh_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|sh_reg\(4));

-- Location: LCCOMB_X54_Y24_N30
\txpc|buf|bpp_memoria_1_rtl_0_bypass[38]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[38]~feeder_combout\ = \sumador|samp_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(26),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X54_Y24_N31
\txpc|buf|bpp_memoria_1_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(38));

-- Location: FF_X54_Y24_N5
\txpc|buf|bpp_memoria_2_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(38));

-- Location: LCCOMB_X54_Y24_N4
\txpc|buf|word_out~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~31_combout\ = (\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(38)))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a29\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(38),
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~31_combout\);

-- Location: LCCOMB_X54_Y24_N0
\txpc|buf|word_out~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~32_combout\ = (\txpc|buf|word_out~31_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(38)) # ((!\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out~31_combout\ & (((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a29\ & 
-- \txpc|buf|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(38),
	datab => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a29\,
	datac => \txpc|buf|word_out~31_combout\,
	datad => \txpc|buf|Equal1~0_combout\,
	combout => \txpc|buf|word_out~32_combout\);

-- Location: FF_X54_Y24_N1
\txpc|buf|word_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~32_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(29));

-- Location: LCCOMB_X54_Y24_N2
\txpc|buf|bpp_memoria_1_rtl_0_bypass[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[14]~feeder_combout\ = \sumador|samp_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(5),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[14]~feeder_combout\);

-- Location: FF_X54_Y24_N3
\txpc|buf|bpp_memoria_1_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(14));

-- Location: LCCOMB_X54_Y24_N8
\txpc|buf|word_out~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~29_combout\ = (\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a5\))) # 
-- (!\txpc|buf|Equal1~0_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a5\,
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a5\,
	combout => \txpc|buf|word_out~29_combout\);

-- Location: LCCOMB_X54_Y24_N6
\txpc|buf|bpp_memoria_2_rtl_0_bypass[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[14]~feeder_combout\ = \sumador|samp_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(5),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[14]~feeder_combout\);

-- Location: FF_X54_Y24_N7
\txpc|buf|bpp_memoria_2_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(14));

-- Location: LCCOMB_X54_Y24_N28
\txpc|buf|word_out~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~30_combout\ = (\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|word_out~29_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(14))) # (!\txpc|buf|word_out~29_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(14)))))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|word_out~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(14),
	datac => \txpc|buf|word_out~29_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(14),
	combout => \txpc|buf|word_out~30_combout\);

-- Location: FF_X54_Y24_N29
\txpc|buf|word_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~30_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(5));

-- Location: FF_X54_Y24_N27
\txpc|buf|bpp_memoria_2_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(22));

-- Location: LCCOMB_X54_Y24_N26
\txpc|buf|word_out~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~27_combout\ = (\txpc|buf|Equal1~0_combout\ & (\txpc|buf|word_out[11]~6_combout\)) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(22))) # (!\txpc|buf|word_out[11]~6_combout\ 
-- & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a13\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|word_out[11]~6_combout\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(22),
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a13\,
	combout => \txpc|buf|word_out~27_combout\);

-- Location: LCCOMB_X54_Y24_N20
\txpc|buf|bpp_memoria_1_rtl_0_bypass[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[22]~feeder_combout\ = \sumador|samp_out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(13),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X54_Y24_N21
\txpc|buf|bpp_memoria_1_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(22));

-- Location: LCCOMB_X54_Y24_N10
\txpc|buf|word_out~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~28_combout\ = (\txpc|buf|word_out~27_combout\ & (((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(22)) # (!\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out~27_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a13\ & 
-- (\txpc|buf|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out~27_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a13\,
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(22),
	combout => \txpc|buf|word_out~28_combout\);

-- Location: FF_X54_Y24_N11
\txpc|buf|word_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~28_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(13));

-- Location: LCCOMB_X54_Y24_N22
\txpc|buf|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux2~0_combout\ = (\txpc|buf|byte_sel\(1) & (((\txpc|buf|byte_sel\(0))))) # (!\txpc|buf|byte_sel\(1) & ((\txpc|buf|byte_sel\(0) & ((\txpc|buf|word_out\(13)))) # (!\txpc|buf|byte_sel\(0) & (\txpc|buf|word_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|byte_sel\(1),
	datab => \txpc|buf|word_out\(5),
	datac => \txpc|buf|byte_sel\(0),
	datad => \txpc|buf|word_out\(13),
	combout => \txpc|buf|Mux2~0_combout\);

-- Location: LCCOMB_X54_Y24_N16
\txpc|buf|bpp_memoria_1_rtl_0_bypass[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[30]~feeder_combout\ = \sumador|samp_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(21),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X54_Y24_N17
\txpc|buf|bpp_memoria_1_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(30));

-- Location: LCCOMB_X54_Y24_N14
\txpc|buf|word_out~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~25_combout\ = (\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|Equal1~0_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a21\)) # 
-- (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a21\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a21\,
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a21\,
	combout => \txpc|buf|word_out~25_combout\);

-- Location: LCCOMB_X54_Y24_N12
\txpc|buf|bpp_memoria_2_rtl_0_bypass[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[30]~feeder_combout\ = \sumador|samp_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sumador|samp_out\(21),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X54_Y24_N13
\txpc|buf|bpp_memoria_2_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(30));

-- Location: LCCOMB_X54_Y24_N24
\txpc|buf|word_out~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~26_combout\ = (\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|word_out~25_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(30))) # (!\txpc|buf|word_out~25_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(30)))))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|word_out~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(30),
	datac => \txpc|buf|word_out~25_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(30),
	combout => \txpc|buf|word_out~26_combout\);

-- Location: FF_X54_Y24_N25
\txpc|buf|word_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~26_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(21));

-- Location: LCCOMB_X54_Y24_N18
\txpc|buf|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux2~1_combout\ = (\txpc|buf|byte_sel\(1) & ((\txpc|buf|Mux2~0_combout\ & (\txpc|buf|word_out\(29))) # (!\txpc|buf|Mux2~0_combout\ & ((\txpc|buf|word_out\(21)))))) # (!\txpc|buf|byte_sel\(1) & (((\txpc|buf|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|byte_sel\(1),
	datab => \txpc|buf|word_out\(29),
	datac => \txpc|buf|Mux2~0_combout\,
	datad => \txpc|buf|word_out\(21),
	combout => \txpc|buf|Mux2~1_combout\);

-- Location: LCCOMB_X46_Y21_N12
\txpc|buf|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux2~2_combout\ = (!\txpc|buf|byte_sel\(2) & \txpc|buf|Mux2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|buf|byte_sel\(2),
	datad => \txpc|buf|Mux2~1_combout\,
	combout => \txpc|buf|Mux2~2_combout\);

-- Location: FF_X46_Y21_N13
\txpc|txpc_byte_to_send[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Mux2~2_combout\,
	ena => \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_byte_to_send\(5));

-- Location: LCCOMB_X46_Y21_N30
\txpc|pc_spi_data[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|pc_spi_data[5]~feeder_combout\ = \txpc|txpc_byte_to_send\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|txpc_byte_to_send\(5),
	combout => \txpc|pc_spi_data[5]~feeder_combout\);

-- Location: FF_X46_Y21_N31
\txpc|pc_spi_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|pc_spi_data[5]~feeder_combout\,
	ena => \txpc|pc_spi_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|pc_spi_data\(5));

-- Location: LCCOMB_X44_Y18_N10
\txpc|spipc|di_reg[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|di_reg[5]~feeder_combout\ = \txpc|pc_spi_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|pc_spi_data\(5),
	combout => \txpc|spipc|di_reg[5]~feeder_combout\);

-- Location: FF_X44_Y18_N11
\txpc|spipc|di_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|di_reg[5]~feeder_combout\,
	ena => \txpc|pc_spi_data_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|di_reg\(5));

-- Location: LCCOMB_X44_Y18_N20
\txpc|spipc|Selector8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector8~0_combout\ = (\txpc|spipc|WideOr1~0_combout\ & (\txpc|spipc|sh_reg\(4))) # (!\txpc|spipc|WideOr1~0_combout\ & ((\txpc|spipc|di_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|WideOr1~0_combout\,
	datab => \txpc|spipc|sh_reg\(4),
	datad => \txpc|spipc|di_reg\(5),
	combout => \txpc|spipc|Selector8~0_combout\);

-- Location: FF_X44_Y18_N21
\txpc|spipc|sh_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Selector8~0_combout\,
	ena => \txpc|spipc|sh_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|sh_reg\(5));

-- Location: FF_X49_Y24_N5
\txpc|buf|bpp_memoria_2_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(39));

-- Location: LCCOMB_X49_Y24_N4
\txpc|buf|word_out~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~23_combout\ = (\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(39)))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a30\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(39),
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~23_combout\);

-- Location: LCCOMB_X49_Y24_N30
\txpc|buf|bpp_memoria_1_rtl_0_bypass[39]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[39]~feeder_combout\ = \sumador|samp_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(26),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[39]~feeder_combout\);

-- Location: FF_X49_Y24_N31
\txpc|buf|bpp_memoria_1_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(39));

-- Location: LCCOMB_X49_Y24_N0
\txpc|buf|word_out~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~24_combout\ = (\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out~23_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(39))) # (!\txpc|buf|word_out~23_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a30\))))) # 
-- (!\txpc|buf|Equal1~0_combout\ & (\txpc|buf|word_out~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|word_out~23_combout\,
	datac => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(39),
	datad => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a30\,
	combout => \txpc|buf|word_out~24_combout\);

-- Location: FF_X49_Y24_N1
\txpc|buf|word_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~24_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(30));

-- Location: LCCOMB_X49_Y24_N6
\txpc|buf|bpp_memoria_2_rtl_0_bypass[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[15]~feeder_combout\ = \sumador|samp_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(6),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X49_Y24_N7
\txpc|buf|bpp_memoria_2_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(15));

-- Location: LCCOMB_X49_Y24_N18
\txpc|buf|bpp_memoria_1_rtl_0_bypass[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[15]~feeder_combout\ = \sumador|samp_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(6),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X49_Y24_N19
\txpc|buf|bpp_memoria_1_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(15));

-- Location: LCCOMB_X49_Y24_N8
\txpc|buf|word_out~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~21_combout\ = (\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a6\))) # 
-- (!\txpc|buf|Equal1~0_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a6\,
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a6\,
	combout => \txpc|buf|word_out~21_combout\);

-- Location: LCCOMB_X49_Y24_N28
\txpc|buf|word_out~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~22_combout\ = (\txpc|buf|word_out~21_combout\ & (((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(15)) # (!\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|word_out~21_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0_bypass\(15) & 
-- ((\txpc|buf|word_out[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(15),
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(15),
	datac => \txpc|buf|word_out~21_combout\,
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~22_combout\);

-- Location: FF_X49_Y24_N29
\txpc|buf|word_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~22_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(6));

-- Location: LCCOMB_X49_Y24_N20
\txpc|buf|bpp_memoria_1_rtl_0_bypass[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[31]~feeder_combout\ = \sumador|samp_out\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(22),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[31]~feeder_combout\);

-- Location: FF_X49_Y24_N21
\txpc|buf|bpp_memoria_1_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(31));

-- Location: LCCOMB_X49_Y24_N26
\txpc|buf|word_out~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~19_combout\ = (\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a22\) # (\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|Equal1~0_combout\ & 
-- (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a22\ & ((!\txpc|buf|word_out[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a22\,
	datac => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a22\,
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~19_combout\);

-- Location: LCCOMB_X49_Y24_N24
\txpc|buf|bpp_memoria_2_rtl_0_bypass[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_2_rtl_0_bypass[31]~feeder_combout\ = \sumador|samp_out\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(22),
	combout => \txpc|buf|bpp_memoria_2_rtl_0_bypass[31]~feeder_combout\);

-- Location: FF_X49_Y24_N25
\txpc|buf|bpp_memoria_2_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_2_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(31));

-- Location: LCCOMB_X49_Y24_N10
\txpc|buf|word_out~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~20_combout\ = (\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|word_out~19_combout\ & (\txpc|buf|bpp_memoria_1_rtl_0_bypass\(31))) # (!\txpc|buf|word_out~19_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(31)))))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (((\txpc|buf|word_out~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out[11]~6_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(31),
	datac => \txpc|buf|word_out~19_combout\,
	datad => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(31),
	combout => \txpc|buf|word_out~20_combout\);

-- Location: FF_X49_Y24_N11
\txpc|buf|word_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~20_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(22));

-- Location: LCCOMB_X49_Y24_N14
\txpc|buf|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux1~0_combout\ = (\txpc|buf|byte_sel\(1) & (((\txpc|buf|byte_sel\(0)) # (\txpc|buf|word_out\(22))))) # (!\txpc|buf|byte_sel\(1) & (\txpc|buf|word_out\(6) & (!\txpc|buf|byte_sel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|byte_sel\(1),
	datab => \txpc|buf|word_out\(6),
	datac => \txpc|buf|byte_sel\(0),
	datad => \txpc|buf|word_out\(22),
	combout => \txpc|buf|Mux1~0_combout\);

-- Location: FF_X49_Y24_N13
\txpc|buf|bpp_memoria_2_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sumador|samp_out\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(23));

-- Location: LCCOMB_X49_Y24_N12
\txpc|buf|word_out~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~17_combout\ = (\txpc|buf|Equal1~0_combout\ & (((\txpc|buf|word_out[11]~6_combout\)))) # (!\txpc|buf|Equal1~0_combout\ & ((\txpc|buf|word_out[11]~6_combout\ & ((\txpc|buf|bpp_memoria_2_rtl_0_bypass\(23)))) # 
-- (!\txpc|buf|word_out[11]~6_combout\ & (\txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|Equal1~0_combout\,
	datab => \txpc|buf|bpp_memoria_2_rtl_0|auto_generated|ram_block1a14\,
	datac => \txpc|buf|bpp_memoria_2_rtl_0_bypass\(23),
	datad => \txpc|buf|word_out[11]~6_combout\,
	combout => \txpc|buf|word_out~17_combout\);

-- Location: LCCOMB_X49_Y24_N22
\txpc|buf|bpp_memoria_1_rtl_0_bypass[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|bpp_memoria_1_rtl_0_bypass[23]~feeder_combout\ = \sumador|samp_out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sumador|samp_out\(14),
	combout => \txpc|buf|bpp_memoria_1_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X49_Y24_N23
\txpc|buf|bpp_memoria_1_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|bpp_memoria_1_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(23));

-- Location: LCCOMB_X49_Y24_N16
\txpc|buf|word_out~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|word_out~18_combout\ = (\txpc|buf|word_out~17_combout\ & ((\txpc|buf|bpp_memoria_1_rtl_0_bypass\(23)) # ((!\txpc|buf|Equal1~0_combout\)))) # (!\txpc|buf|word_out~17_combout\ & (((\txpc|buf|Equal1~0_combout\ & 
-- \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|word_out~17_combout\,
	datab => \txpc|buf|bpp_memoria_1_rtl_0_bypass\(23),
	datac => \txpc|buf|Equal1~0_combout\,
	datad => \txpc|buf|bpp_memoria_1_rtl_0|auto_generated|ram_block1a14\,
	combout => \txpc|buf|word_out~18_combout\);

-- Location: FF_X49_Y24_N17
\txpc|buf|word_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|word_out~18_combout\,
	ena => \txpc|buf|word_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|buf|word_out\(14));

-- Location: LCCOMB_X49_Y24_N2
\txpc|buf|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux1~1_combout\ = (\txpc|buf|byte_sel\(0) & ((\txpc|buf|Mux1~0_combout\ & (\txpc|buf|word_out\(30))) # (!\txpc|buf|Mux1~0_combout\ & ((\txpc|buf|word_out\(14)))))) # (!\txpc|buf|byte_sel\(0) & (((\txpc|buf|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|buf|byte_sel\(0),
	datab => \txpc|buf|word_out\(30),
	datac => \txpc|buf|Mux1~0_combout\,
	datad => \txpc|buf|word_out\(14),
	combout => \txpc|buf|Mux1~1_combout\);

-- Location: LCCOMB_X46_Y21_N24
\txpc|buf|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|buf|Mux1~2_combout\ = (\txpc|buf|Mux1~1_combout\ & !\txpc|buf|byte_sel\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|buf|Mux1~1_combout\,
	datac => \txpc|buf|byte_sel\(2),
	combout => \txpc|buf|Mux1~2_combout\);

-- Location: FF_X46_Y21_N25
\txpc|txpc_byte_to_send[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|buf|Mux1~2_combout\,
	ena => \txpc|txpc_return_transmit.TXPC_TRANSMIT_END~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|txpc_byte_to_send\(6));

-- Location: LCCOMB_X46_Y21_N20
\txpc|pc_spi_data[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|pc_spi_data[6]~feeder_combout\ = \txpc|txpc_byte_to_send\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \txpc|txpc_byte_to_send\(6),
	combout => \txpc|pc_spi_data[6]~feeder_combout\);

-- Location: FF_X46_Y21_N21
\txpc|pc_spi_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|pc_spi_data[6]~feeder_combout\,
	ena => \txpc|pc_spi_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|pc_spi_data\(6));

-- Location: LCCOMB_X44_Y18_N6
\txpc|spipc|di_reg[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|di_reg[6]~feeder_combout\ = \txpc|pc_spi_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \txpc|pc_spi_data\(6),
	combout => \txpc|spipc|di_reg[6]~feeder_combout\);

-- Location: FF_X44_Y18_N7
\txpc|spipc|di_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|di_reg[6]~feeder_combout\,
	ena => \txpc|pc_spi_data_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|di_reg\(6));

-- Location: LCCOMB_X44_Y18_N0
\txpc|spipc|Selector7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector7~0_combout\ = (\txpc|spipc|WideOr1~0_combout\ & (\txpc|spipc|sh_reg\(5))) # (!\txpc|spipc|WideOr1~0_combout\ & ((\txpc|spipc|di_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|WideOr1~0_combout\,
	datab => \txpc|spipc|sh_reg\(5),
	datad => \txpc|spipc|di_reg\(6),
	combout => \txpc|spipc|Selector7~0_combout\);

-- Location: FF_X44_Y18_N1
\txpc|spipc|sh_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Selector7~0_combout\,
	ena => \txpc|spipc|sh_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|sh_reg\(6));

-- Location: LCCOMB_X39_Y17_N24
\txpc|spipc|Selector6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector6~0_combout\ = (\txpc|spipc|Equal1~0_combout\ & ((\txpc|spipc|sh_reg\(7)) # ((\txpc|spipc|WideOr1~0_combout\ & \txpc|spipc|sh_reg\(6))))) # (!\txpc|spipc|Equal1~0_combout\ & (\txpc|spipc|WideOr1~0_combout\ & (\txpc|spipc|sh_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|Equal1~0_combout\,
	datab => \txpc|spipc|WideOr1~0_combout\,
	datac => \txpc|spipc|sh_reg\(6),
	datad => \txpc|spipc|sh_reg\(7),
	combout => \txpc|spipc|Selector6~0_combout\);

-- Location: LCCOMB_X39_Y17_N10
\txpc|spipc|Selector6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector6~2_combout\ = (\txpc|spipc|Selector6~0_combout\) # ((\txpc|spipc|Selector6~1_combout\ & \txpc|spipc|Equal4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \txpc|spipc|Selector6~1_combout\,
	datac => \txpc|spipc|Equal4~1_combout\,
	datad => \txpc|spipc|Selector6~0_combout\,
	combout => \txpc|spipc|Selector6~2_combout\);

-- Location: FF_X39_Y17_N11
\txpc|spipc|sh_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Selector6~2_combout\,
	ena => \txpc|spipc|ALT_INV_core_n_ce~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|sh_reg\(7));

-- Location: LCCOMB_X39_Y17_N4
\txpc|spipc|Equal4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Equal4~0_combout\ = (!\txpc|spipc|state_reg\(2) & (!\txpc|spipc|state_reg\(0) & (!\txpc|spipc|state_reg\(1) & !\txpc|spipc|state_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|state_reg\(2),
	datab => \txpc|spipc|state_reg\(0),
	datac => \txpc|spipc|state_reg\(1),
	datad => \txpc|spipc|state_reg\(3),
	combout => \txpc|spipc|Equal4~0_combout\);

-- Location: LCCOMB_X39_Y17_N30
\txpc|spipc|spi_mosi_o~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|spi_mosi_o~0_combout\ = (\txpc|spipc|Equal4~0_combout\ & ((\txpc|spipc|wren~q\ & ((\txpc|spipc|di_reg\(7)))) # (!\txpc|spipc|wren~q\ & (\txpc|spipc|sh_reg\(7))))) # (!\txpc|spipc|Equal4~0_combout\ & (\txpc|spipc|sh_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|sh_reg\(7),
	datab => \txpc|spipc|Equal4~0_combout\,
	datac => \txpc|spipc|di_reg\(7),
	datad => \txpc|spipc|wren~q\,
	combout => \txpc|spipc|spi_mosi_o~0_combout\);

-- Location: LCCOMB_X39_Y17_N8
\txpc|spipc|Selector0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector0~0_combout\ = \txpc|spipc|state_reg\(3) $ (((!\txpc|spipc|state_reg\(2) & (!\txpc|spipc|state_reg\(0) & !\txpc|spipc|state_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|state_reg\(2),
	datab => \txpc|spipc|state_reg\(0),
	datac => \txpc|spipc|state_reg\(1),
	datad => \txpc|spipc|state_reg\(3),
	combout => \txpc|spipc|Selector0~0_combout\);

-- Location: LCCOMB_X39_Y17_N0
\txpc|spipc|Selector0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \txpc|spipc|Selector0~1_combout\ = (\txpc|spipc|Selector0~0_combout\ & (((\txpc|spipc|wren~q\)) # (!\txpc|spipc|Equal4~0_combout\))) # (!\txpc|spipc|Selector0~0_combout\ & (\txpc|spipc|ssel_ena_reg~q\ & ((\txpc|spipc|wren~q\) # 
-- (!\txpc|spipc|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \txpc|spipc|Selector0~0_combout\,
	datab => \txpc|spipc|Equal4~0_combout\,
	datac => \txpc|spipc|ssel_ena_reg~q\,
	datad => \txpc|spipc|wren~q\,
	combout => \txpc|spipc|Selector0~1_combout\);

-- Location: FF_X39_Y17_N1
\txpc|spipc|ssel_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \txpc|spipc|Selector0~1_combout\,
	ena => \txpc|spipc|ALT_INV_core_n_ce~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \txpc|spipc|ssel_ena_reg~q\);

-- Location: LCCOMB_X52_Y37_N18
\titilar:tog~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \titilar:tog~0_combout\ = !\titilar:tog~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \titilar:tog~q\,
	combout => \titilar:tog~0_combout\);

-- Location: LCCOMB_X51_Y37_N0
\Add4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~0_combout\ = \titilar:contador[0]~q\ $ (VCC)
-- \Add4~1\ = CARRY(\titilar:contador[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[0]~q\,
	datad => VCC,
	combout => \Add4~0_combout\,
	cout => \Add4~1\);

-- Location: LCCOMB_X52_Y37_N2
\contador~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \contador~12_combout\ = (!\Equal4~10_combout\ & \Add4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal4~10_combout\,
	datac => \Add4~0_combout\,
	combout => \contador~12_combout\);

-- Location: FF_X52_Y37_N3
\titilar:contador[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \contador~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[0]~q\);

-- Location: LCCOMB_X51_Y37_N2
\Add4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~2_combout\ = (\titilar:contador[1]~q\ & (!\Add4~1\)) # (!\titilar:contador[1]~q\ & ((\Add4~1\) # (GND)))
-- \Add4~3\ = CARRY((!\Add4~1\) # (!\titilar:contador[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[1]~q\,
	datad => VCC,
	cin => \Add4~1\,
	combout => \Add4~2_combout\,
	cout => \Add4~3\);

-- Location: FF_X51_Y37_N3
\titilar:contador[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[1]~q\);

-- Location: LCCOMB_X51_Y37_N4
\Add4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~4_combout\ = (\titilar:contador[2]~q\ & (\Add4~3\ $ (GND))) # (!\titilar:contador[2]~q\ & (!\Add4~3\ & VCC))
-- \Add4~5\ = CARRY((\titilar:contador[2]~q\ & !\Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[2]~q\,
	datad => VCC,
	cin => \Add4~3\,
	combout => \Add4~4_combout\,
	cout => \Add4~5\);

-- Location: FF_X51_Y37_N5
\titilar:contador[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[2]~q\);

-- Location: LCCOMB_X51_Y37_N6
\Add4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~6_combout\ = (\titilar:contador[3]~q\ & (!\Add4~5\)) # (!\titilar:contador[3]~q\ & ((\Add4~5\) # (GND)))
-- \Add4~7\ = CARRY((!\Add4~5\) # (!\titilar:contador[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[3]~q\,
	datad => VCC,
	cin => \Add4~5\,
	combout => \Add4~6_combout\,
	cout => \Add4~7\);

-- Location: FF_X51_Y37_N7
\titilar:contador[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[3]~q\);

-- Location: LCCOMB_X51_Y37_N8
\Add4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~8_combout\ = (\titilar:contador[4]~q\ & (\Add4~7\ $ (GND))) # (!\titilar:contador[4]~q\ & (!\Add4~7\ & VCC))
-- \Add4~9\ = CARRY((\titilar:contador[4]~q\ & !\Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[4]~q\,
	datad => VCC,
	cin => \Add4~7\,
	combout => \Add4~8_combout\,
	cout => \Add4~9\);

-- Location: FF_X51_Y37_N9
\titilar:contador[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[4]~q\);

-- Location: LCCOMB_X51_Y37_N10
\Add4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~10_combout\ = (\titilar:contador[5]~q\ & (!\Add4~9\)) # (!\titilar:contador[5]~q\ & ((\Add4~9\) # (GND)))
-- \Add4~11\ = CARRY((!\Add4~9\) # (!\titilar:contador[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[5]~q\,
	datad => VCC,
	cin => \Add4~9\,
	combout => \Add4~10_combout\,
	cout => \Add4~11\);

-- Location: FF_X51_Y37_N11
\titilar:contador[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[5]~q\);

-- Location: LCCOMB_X51_Y37_N12
\Add4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~12_combout\ = (\titilar:contador[6]~q\ & (\Add4~11\ $ (GND))) # (!\titilar:contador[6]~q\ & (!\Add4~11\ & VCC))
-- \Add4~13\ = CARRY((\titilar:contador[6]~q\ & !\Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[6]~q\,
	datad => VCC,
	cin => \Add4~11\,
	combout => \Add4~12_combout\,
	cout => \Add4~13\);

-- Location: FF_X51_Y37_N13
\titilar:contador[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[6]~q\);

-- Location: LCCOMB_X51_Y37_N14
\Add4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~14_combout\ = (\titilar:contador[7]~q\ & (!\Add4~13\)) # (!\titilar:contador[7]~q\ & ((\Add4~13\) # (GND)))
-- \Add4~15\ = CARRY((!\Add4~13\) # (!\titilar:contador[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[7]~q\,
	datad => VCC,
	cin => \Add4~13\,
	combout => \Add4~14_combout\,
	cout => \Add4~15\);

-- Location: FF_X51_Y37_N15
\titilar:contador[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[7]~q\);

-- Location: LCCOMB_X51_Y37_N16
\Add4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~16_combout\ = (\titilar:contador[8]~q\ & (\Add4~15\ $ (GND))) # (!\titilar:contador[8]~q\ & (!\Add4~15\ & VCC))
-- \Add4~17\ = CARRY((\titilar:contador[8]~q\ & !\Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[8]~q\,
	datad => VCC,
	cin => \Add4~15\,
	combout => \Add4~16_combout\,
	cout => \Add4~17\);

-- Location: LCCOMB_X52_Y37_N28
\contador~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \contador~11_combout\ = (!\Equal4~10_combout\ & \Add4~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal4~10_combout\,
	datac => \Add4~16_combout\,
	combout => \contador~11_combout\);

-- Location: FF_X52_Y37_N29
\titilar:contador[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \contador~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[8]~q\);

-- Location: LCCOMB_X51_Y37_N18
\Add4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~18_combout\ = (\titilar:contador[9]~q\ & (!\Add4~17\)) # (!\titilar:contador[9]~q\ & ((\Add4~17\) # (GND)))
-- \Add4~19\ = CARRY((!\Add4~17\) # (!\titilar:contador[9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[9]~q\,
	datad => VCC,
	cin => \Add4~17\,
	combout => \Add4~18_combout\,
	cout => \Add4~19\);

-- Location: FF_X51_Y37_N19
\titilar:contador[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[9]~q\);

-- Location: LCCOMB_X51_Y37_N20
\Add4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~20_combout\ = (\titilar:contador[10]~q\ & (\Add4~19\ $ (GND))) # (!\titilar:contador[10]~q\ & (!\Add4~19\ & VCC))
-- \Add4~21\ = CARRY((\titilar:contador[10]~q\ & !\Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[10]~q\,
	datad => VCC,
	cin => \Add4~19\,
	combout => \Add4~20_combout\,
	cout => \Add4~21\);

-- Location: FF_X51_Y37_N21
\titilar:contador[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[10]~q\);

-- Location: LCCOMB_X51_Y37_N22
\Add4~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~22_combout\ = (\titilar:contador[11]~q\ & (!\Add4~21\)) # (!\titilar:contador[11]~q\ & ((\Add4~21\) # (GND)))
-- \Add4~23\ = CARRY((!\Add4~21\) # (!\titilar:contador[11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[11]~q\,
	datad => VCC,
	cin => \Add4~21\,
	combout => \Add4~22_combout\,
	cout => \Add4~23\);

-- Location: FF_X51_Y37_N23
\titilar:contador[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[11]~q\);

-- Location: LCCOMB_X52_Y37_N30
\Equal4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal4~6_combout\ = (!\titilar:contador[10]~q\ & (!\titilar:contador[9]~q\ & (\titilar:contador[8]~q\ & !\titilar:contador[11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[10]~q\,
	datab => \titilar:contador[9]~q\,
	datac => \titilar:contador[8]~q\,
	datad => \titilar:contador[11]~q\,
	combout => \Equal4~6_combout\);

-- Location: LCCOMB_X51_Y37_N24
\Add4~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~24_combout\ = (\titilar:contador[12]~q\ & (\Add4~23\ $ (GND))) # (!\titilar:contador[12]~q\ & (!\Add4~23\ & VCC))
-- \Add4~25\ = CARRY((\titilar:contador[12]~q\ & !\Add4~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[12]~q\,
	datad => VCC,
	cin => \Add4~23\,
	combout => \Add4~24_combout\,
	cout => \Add4~25\);

-- Location: FF_X51_Y37_N25
\titilar:contador[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[12]~q\);

-- Location: LCCOMB_X51_Y37_N26
\Add4~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~26_combout\ = (\titilar:contador[13]~q\ & (!\Add4~25\)) # (!\titilar:contador[13]~q\ & ((\Add4~25\) # (GND)))
-- \Add4~27\ = CARRY((!\Add4~25\) # (!\titilar:contador[13]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[13]~q\,
	datad => VCC,
	cin => \Add4~25\,
	combout => \Add4~26_combout\,
	cout => \Add4~27\);

-- Location: LCCOMB_X52_Y37_N0
\contador~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \contador~10_combout\ = (!\Equal4~10_combout\ & \Add4~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal4~10_combout\,
	datac => \Add4~26_combout\,
	combout => \contador~10_combout\);

-- Location: FF_X52_Y37_N1
\titilar:contador[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \contador~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[13]~q\);

-- Location: LCCOMB_X51_Y37_N28
\Add4~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~28_combout\ = (\titilar:contador[14]~q\ & (\Add4~27\ $ (GND))) # (!\titilar:contador[14]~q\ & (!\Add4~27\ & VCC))
-- \Add4~29\ = CARRY((\titilar:contador[14]~q\ & !\Add4~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[14]~q\,
	datad => VCC,
	cin => \Add4~27\,
	combout => \Add4~28_combout\,
	cout => \Add4~29\);

-- Location: LCCOMB_X52_Y37_N6
\contador~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \contador~9_combout\ = (\Add4~28_combout\ & !\Equal4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~28_combout\,
	datac => \Equal4~10_combout\,
	combout => \contador~9_combout\);

-- Location: FF_X52_Y37_N7
\titilar:contador[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \contador~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[14]~q\);

-- Location: LCCOMB_X51_Y37_N30
\Add4~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~30_combout\ = (\titilar:contador[15]~q\ & (!\Add4~29\)) # (!\titilar:contador[15]~q\ & ((\Add4~29\) # (GND)))
-- \Add4~31\ = CARRY((!\Add4~29\) # (!\titilar:contador[15]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[15]~q\,
	datad => VCC,
	cin => \Add4~29\,
	combout => \Add4~30_combout\,
	cout => \Add4~31\);

-- Location: LCCOMB_X52_Y37_N20
\contador~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \contador~8_combout\ = (\Add4~30_combout\ & !\Equal4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~30_combout\,
	datac => \Equal4~10_combout\,
	combout => \contador~8_combout\);

-- Location: FF_X52_Y37_N21
\titilar:contador[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \contador~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[15]~q\);

-- Location: LCCOMB_X51_Y36_N0
\Add4~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~32_combout\ = (\titilar:contador[16]~q\ & (\Add4~31\ $ (GND))) # (!\titilar:contador[16]~q\ & (!\Add4~31\ & VCC))
-- \Add4~33\ = CARRY((\titilar:contador[16]~q\ & !\Add4~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[16]~q\,
	datad => VCC,
	cin => \Add4~31\,
	combout => \Add4~32_combout\,
	cout => \Add4~33\);

-- Location: LCCOMB_X52_Y36_N20
\contador~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \contador~7_combout\ = (\Add4~32_combout\ & !\Equal4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add4~32_combout\,
	datad => \Equal4~10_combout\,
	combout => \contador~7_combout\);

-- Location: FF_X52_Y36_N21
\titilar:contador[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \contador~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[16]~q\);

-- Location: LCCOMB_X51_Y36_N2
\Add4~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~34_combout\ = (\titilar:contador[17]~q\ & (!\Add4~33\)) # (!\titilar:contador[17]~q\ & ((\Add4~33\) # (GND)))
-- \Add4~35\ = CARRY((!\Add4~33\) # (!\titilar:contador[17]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[17]~q\,
	datad => VCC,
	cin => \Add4~33\,
	combout => \Add4~34_combout\,
	cout => \Add4~35\);

-- Location: FF_X51_Y36_N3
\titilar:contador[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[17]~q\);

-- Location: LCCOMB_X51_Y36_N4
\Add4~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~36_combout\ = (\titilar:contador[18]~q\ & (\Add4~35\ $ (GND))) # (!\titilar:contador[18]~q\ & (!\Add4~35\ & VCC))
-- \Add4~37\ = CARRY((\titilar:contador[18]~q\ & !\Add4~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[18]~q\,
	datad => VCC,
	cin => \Add4~35\,
	combout => \Add4~36_combout\,
	cout => \Add4~37\);

-- Location: LCCOMB_X52_Y36_N2
\contador~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \contador~6_combout\ = (\Add4~36_combout\ & !\Equal4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add4~36_combout\,
	datad => \Equal4~10_combout\,
	combout => \contador~6_combout\);

-- Location: FF_X52_Y36_N3
\titilar:contador[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \contador~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[18]~q\);

-- Location: LCCOMB_X51_Y36_N6
\Add4~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~38_combout\ = (\titilar:contador[19]~q\ & (!\Add4~37\)) # (!\titilar:contador[19]~q\ & ((\Add4~37\) # (GND)))
-- \Add4~39\ = CARRY((!\Add4~37\) # (!\titilar:contador[19]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[19]~q\,
	datad => VCC,
	cin => \Add4~37\,
	combout => \Add4~38_combout\,
	cout => \Add4~39\);

-- Location: FF_X51_Y36_N7
\titilar:contador[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[19]~q\);

-- Location: LCCOMB_X51_Y36_N8
\Add4~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~40_combout\ = (\titilar:contador[20]~q\ & (\Add4~39\ $ (GND))) # (!\titilar:contador[20]~q\ & (!\Add4~39\ & VCC))
-- \Add4~41\ = CARRY((\titilar:contador[20]~q\ & !\Add4~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[20]~q\,
	datad => VCC,
	cin => \Add4~39\,
	combout => \Add4~40_combout\,
	cout => \Add4~41\);

-- Location: LCCOMB_X52_Y36_N6
\contador~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \contador~5_combout\ = (\Add4~40_combout\ & !\Equal4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~40_combout\,
	datad => \Equal4~10_combout\,
	combout => \contador~5_combout\);

-- Location: FF_X52_Y36_N7
\titilar:contador[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \contador~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[20]~q\);

-- Location: LCCOMB_X51_Y36_N10
\Add4~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~42_combout\ = (\titilar:contador[21]~q\ & (!\Add4~41\)) # (!\titilar:contador[21]~q\ & ((\Add4~41\) # (GND)))
-- \Add4~43\ = CARRY((!\Add4~41\) # (!\titilar:contador[21]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[21]~q\,
	datad => VCC,
	cin => \Add4~41\,
	combout => \Add4~42_combout\,
	cout => \Add4~43\);

-- Location: LCCOMB_X52_Y36_N28
\contador~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \contador~4_combout\ = (\Add4~42_combout\ & !\Equal4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~42_combout\,
	datad => \Equal4~10_combout\,
	combout => \contador~4_combout\);

-- Location: FF_X52_Y36_N29
\titilar:contador[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \contador~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[21]~q\);

-- Location: LCCOMB_X51_Y36_N12
\Add4~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~44_combout\ = (\titilar:contador[22]~q\ & (\Add4~43\ $ (GND))) # (!\titilar:contador[22]~q\ & (!\Add4~43\ & VCC))
-- \Add4~45\ = CARRY((\titilar:contador[22]~q\ & !\Add4~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[22]~q\,
	datad => VCC,
	cin => \Add4~43\,
	combout => \Add4~44_combout\,
	cout => \Add4~45\);

-- Location: LCCOMB_X52_Y36_N18
\contador~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \contador~3_combout\ = (\Add4~44_combout\ & !\Equal4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~44_combout\,
	datad => \Equal4~10_combout\,
	combout => \contador~3_combout\);

-- Location: FF_X52_Y36_N19
\titilar:contador[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \contador~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[22]~q\);

-- Location: LCCOMB_X51_Y36_N14
\Add4~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~46_combout\ = (\titilar:contador[23]~q\ & (!\Add4~45\)) # (!\titilar:contador[23]~q\ & ((\Add4~45\) # (GND)))
-- \Add4~47\ = CARRY((!\Add4~45\) # (!\titilar:contador[23]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[23]~q\,
	datad => VCC,
	cin => \Add4~45\,
	combout => \Add4~46_combout\,
	cout => \Add4~47\);

-- Location: LCCOMB_X52_Y36_N0
\contador~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \contador~2_combout\ = (\Add4~46_combout\ & !\Equal4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~46_combout\,
	datad => \Equal4~10_combout\,
	combout => \contador~2_combout\);

-- Location: FF_X52_Y36_N1
\titilar:contador[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \contador~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[23]~q\);

-- Location: LCCOMB_X51_Y36_N16
\Add4~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~48_combout\ = (\titilar:contador[24]~q\ & (\Add4~47\ $ (GND))) # (!\titilar:contador[24]~q\ & (!\Add4~47\ & VCC))
-- \Add4~49\ = CARRY((\titilar:contador[24]~q\ & !\Add4~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[24]~q\,
	datad => VCC,
	cin => \Add4~47\,
	combout => \Add4~48_combout\,
	cout => \Add4~49\);

-- Location: LCCOMB_X52_Y36_N12
\contador~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \contador~1_combout\ = (\Add4~48_combout\ & !\Equal4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add4~48_combout\,
	datad => \Equal4~10_combout\,
	combout => \contador~1_combout\);

-- Location: FF_X52_Y36_N13
\titilar:contador[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \contador~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[24]~q\);

-- Location: LCCOMB_X51_Y36_N18
\Add4~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~50_combout\ = (\titilar:contador[25]~q\ & (!\Add4~49\)) # (!\titilar:contador[25]~q\ & ((\Add4~49\) # (GND)))
-- \Add4~51\ = CARRY((!\Add4~49\) # (!\titilar:contador[25]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[25]~q\,
	datad => VCC,
	cin => \Add4~49\,
	combout => \Add4~50_combout\,
	cout => \Add4~51\);

-- Location: FF_X51_Y36_N19
\titilar:contador[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[25]~q\);

-- Location: LCCOMB_X51_Y36_N20
\Add4~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~52_combout\ = (\titilar:contador[26]~q\ & (\Add4~51\ $ (GND))) # (!\titilar:contador[26]~q\ & (!\Add4~51\ & VCC))
-- \Add4~53\ = CARRY((\titilar:contador[26]~q\ & !\Add4~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[26]~q\,
	datad => VCC,
	cin => \Add4~51\,
	combout => \Add4~52_combout\,
	cout => \Add4~53\);

-- Location: LCCOMB_X52_Y36_N26
\contador~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \contador~0_combout\ = (\Add4~52_combout\ & !\Equal4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~52_combout\,
	datad => \Equal4~10_combout\,
	combout => \contador~0_combout\);

-- Location: FF_X52_Y36_N27
\titilar:contador[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \contador~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[26]~q\);

-- Location: LCCOMB_X51_Y36_N22
\Add4~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~54_combout\ = (\titilar:contador[27]~q\ & (!\Add4~53\)) # (!\titilar:contador[27]~q\ & ((\Add4~53\) # (GND)))
-- \Add4~55\ = CARRY((!\Add4~53\) # (!\titilar:contador[27]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[27]~q\,
	datad => VCC,
	cin => \Add4~53\,
	combout => \Add4~54_combout\,
	cout => \Add4~55\);

-- Location: FF_X51_Y36_N23
\titilar:contador[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[27]~q\);

-- Location: LCCOMB_X52_Y36_N22
\Equal4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal4~1_combout\ = (\titilar:contador[24]~q\ & (!\titilar:contador[25]~q\ & (\titilar:contador[26]~q\ & !\titilar:contador[27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[24]~q\,
	datab => \titilar:contador[25]~q\,
	datac => \titilar:contador[26]~q\,
	datad => \titilar:contador[27]~q\,
	combout => \Equal4~1_combout\);

-- Location: LCCOMB_X51_Y36_N24
\Add4~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~56_combout\ = (\titilar:contador[28]~q\ & (\Add4~55\ $ (GND))) # (!\titilar:contador[28]~q\ & (!\Add4~55\ & VCC))
-- \Add4~57\ = CARRY((\titilar:contador[28]~q\ & !\Add4~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[28]~q\,
	datad => VCC,
	cin => \Add4~55\,
	combout => \Add4~56_combout\,
	cout => \Add4~57\);

-- Location: FF_X51_Y36_N25
\titilar:contador[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[28]~q\);

-- Location: LCCOMB_X51_Y36_N26
\Add4~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~58_combout\ = (\titilar:contador[29]~q\ & (!\Add4~57\)) # (!\titilar:contador[29]~q\ & ((\Add4~57\) # (GND)))
-- \Add4~59\ = CARRY((!\Add4~57\) # (!\titilar:contador[29]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[29]~q\,
	datad => VCC,
	cin => \Add4~57\,
	combout => \Add4~58_combout\,
	cout => \Add4~59\);

-- Location: FF_X51_Y36_N27
\titilar:contador[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[29]~q\);

-- Location: LCCOMB_X51_Y36_N28
\Add4~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~60_combout\ = (\titilar:contador[30]~q\ & (\Add4~59\ $ (GND))) # (!\titilar:contador[30]~q\ & (!\Add4~59\ & VCC))
-- \Add4~61\ = CARRY((\titilar:contador[30]~q\ & !\Add4~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \titilar:contador[30]~q\,
	datad => VCC,
	cin => \Add4~59\,
	combout => \Add4~60_combout\,
	cout => \Add4~61\);

-- Location: FF_X51_Y36_N29
\titilar:contador[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[30]~q\);

-- Location: LCCOMB_X51_Y36_N30
\Add4~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~62_combout\ = \titilar:contador[31]~q\ $ (\Add4~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[31]~q\,
	cin => \Add4~61\,
	combout => \Add4~62_combout\);

-- Location: FF_X51_Y36_N31
\titilar:contador[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Add4~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:contador[31]~q\);

-- Location: LCCOMB_X52_Y36_N8
\Equal4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal4~0_combout\ = (!\titilar:contador[28]~q\ & (!\titilar:contador[30]~q\ & (!\titilar:contador[29]~q\ & !\titilar:contador[31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[28]~q\,
	datab => \titilar:contador[30]~q\,
	datac => \titilar:contador[29]~q\,
	datad => \titilar:contador[31]~q\,
	combout => \Equal4~0_combout\);

-- Location: LCCOMB_X52_Y36_N30
\Equal4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal4~3_combout\ = (!\titilar:contador[17]~q\ & (\titilar:contador[16]~q\ & (!\titilar:contador[19]~q\ & \titilar:contador[18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[17]~q\,
	datab => \titilar:contador[16]~q\,
	datac => \titilar:contador[19]~q\,
	datad => \titilar:contador[18]~q\,
	combout => \Equal4~3_combout\);

-- Location: LCCOMB_X52_Y36_N24
\Equal4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal4~2_combout\ = (\titilar:contador[20]~q\ & (\titilar:contador[22]~q\ & (\titilar:contador[21]~q\ & \titilar:contador[23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[20]~q\,
	datab => \titilar:contador[22]~q\,
	datac => \titilar:contador[21]~q\,
	datad => \titilar:contador[23]~q\,
	combout => \Equal4~2_combout\);

-- Location: LCCOMB_X52_Y36_N16
\Equal4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal4~4_combout\ = (\Equal4~1_combout\ & (\Equal4~0_combout\ & (\Equal4~3_combout\ & \Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal4~1_combout\,
	datab => \Equal4~0_combout\,
	datac => \Equal4~3_combout\,
	datad => \Equal4~2_combout\,
	combout => \Equal4~4_combout\);

-- Location: LCCOMB_X52_Y37_N12
\Equal4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal4~8_combout\ = (!\titilar:contador[1]~q\ & (!\titilar:contador[3]~q\ & (!\titilar:contador[2]~q\ & !\titilar:contador[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[1]~q\,
	datab => \titilar:contador[3]~q\,
	datac => \titilar:contador[2]~q\,
	datad => \titilar:contador[0]~q\,
	combout => \Equal4~8_combout\);

-- Location: LCCOMB_X52_Y37_N16
\Equal4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal4~7_combout\ = (!\titilar:contador[6]~q\ & (!\titilar:contador[5]~q\ & (!\titilar:contador[7]~q\ & !\titilar:contador[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[6]~q\,
	datab => \titilar:contador[5]~q\,
	datac => \titilar:contador[7]~q\,
	datad => \titilar:contador[4]~q\,
	combout => \Equal4~7_combout\);

-- Location: LCCOMB_X52_Y37_N22
\Equal4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal4~9_combout\ = (\Equal4~8_combout\ & \Equal4~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal4~8_combout\,
	datad => \Equal4~7_combout\,
	combout => \Equal4~9_combout\);

-- Location: LCCOMB_X52_Y37_N10
\Equal4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal4~5_combout\ = (\titilar:contador[14]~q\ & (\titilar:contador[13]~q\ & (\titilar:contador[15]~q\ & !\titilar:contador[12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \titilar:contador[14]~q\,
	datab => \titilar:contador[13]~q\,
	datac => \titilar:contador[15]~q\,
	datad => \titilar:contador[12]~q\,
	combout => \Equal4~5_combout\);

-- Location: LCCOMB_X52_Y37_N8
\Equal4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal4~10_combout\ = (\Equal4~6_combout\ & (\Equal4~4_combout\ & (\Equal4~9_combout\ & \Equal4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal4~6_combout\,
	datab => \Equal4~4_combout\,
	datac => \Equal4~9_combout\,
	datad => \Equal4~5_combout\,
	combout => \Equal4~10_combout\);

-- Location: FF_X52_Y37_N19
\titilar:tog\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \titilar:tog~0_combout\,
	ena => \Equal4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \titilar:tog~q\);

-- Location: LCCOMB_X52_Y37_N24
\LEDR[8]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \LEDR[8]~reg0feeder_combout\ = \titilar:tog~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \titilar:tog~q\,
	combout => \LEDR[8]~reg0feeder_combout\);

-- Location: FF_X52_Y37_N25
\LEDR[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \LEDR[8]~reg0feeder_combout\,
	ena => \Equal4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDR[8]~reg0_q\);

-- Location: LCCOMB_X47_Y30_N24
\Selector151~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Selector151~0_combout\ = ((\state_ads.ADS_WREG_VERIFY_FAIL~q\) # ((!\state_ads.ADS_WREG_VERIFY_OK~q\ & \LEDR[9]~reg0_q\))) # (!\state_ads.ads_off~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_ads.ads_off~q\,
	datab => \state_ads.ADS_WREG_VERIFY_OK~q\,
	datac => \LEDR[9]~reg0_q\,
	datad => \state_ads.ADS_WREG_VERIFY_FAIL~q\,
	combout => \Selector151~0_combout\);

-- Location: FF_X47_Y30_N25
\LEDR[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \master_clock_gen|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Selector151~0_combout\,
	ena => \ALT_INV_fsm_ads_init~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDR[9]~reg0_q\);

-- Location: IOIBUF_X49_Y54_N29
\KEY[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X29_Y0_N1
\ARDUINO_IO[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(2),
	o => \ARDUINO_IO[2]~input_o\);

-- Location: IOIBUF_X31_Y0_N8
\ARDUINO_IO[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(3),
	o => \ARDUINO_IO[3]~input_o\);

-- Location: IOIBUF_X34_Y0_N15
\ARDUINO_IO[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(4),
	o => \ARDUINO_IO[4]~input_o\);

-- Location: IOIBUF_X34_Y0_N8
\ARDUINO_IO[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(5),
	o => \ARDUINO_IO[5]~input_o\);

-- Location: IOIBUF_X40_Y0_N8
\ARDUINO_IO[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(6),
	o => \ARDUINO_IO[6]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\ARDUINO_IO[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(7),
	o => \ARDUINO_IO[7]~input_o\);

-- Location: IOIBUF_X69_Y0_N22
\ARDUINO_IO[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(8),
	o => \ARDUINO_IO[8]~input_o\);

-- Location: IOIBUF_X58_Y0_N29
\ARDUINO_IO[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(9),
	o => \ARDUINO_IO[9]~input_o\);

-- Location: IOIBUF_X56_Y0_N8
\ARDUINO_IO[10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(10),
	o => \ARDUINO_IO[10]~input_o\);

-- Location: IOIBUF_X58_Y0_N15
\ARDUINO_IO[11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(11),
	o => \ARDUINO_IO[11]~input_o\);

-- Location: IOIBUF_X62_Y0_N15
\ARDUINO_IO[12]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(12),
	o => \ARDUINO_IO[12]~input_o\);

-- Location: IOIBUF_X56_Y0_N1
\ARDUINO_IO[13]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(13),
	o => \ARDUINO_IO[13]~input_o\);

-- Location: IOIBUF_X62_Y0_N29
\ARDUINO_IO[14]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(14),
	o => \ARDUINO_IO[14]~input_o\);

-- Location: IOIBUF_X62_Y0_N22
\ARDUINO_IO[15]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(15),
	o => \ARDUINO_IO[15]~input_o\);

-- Location: IOIBUF_X31_Y0_N29
\GPIO[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(2),
	o => \GPIO[2]~input_o\);

-- Location: IOIBUF_X22_Y0_N1
\GPIO[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(3),
	o => \GPIO[3]~input_o\);

-- Location: IOIBUF_X20_Y0_N15
\GPIO[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(4),
	o => \GPIO[4]~input_o\);

-- Location: IOIBUF_X24_Y0_N1
\GPIO[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(5),
	o => \GPIO[5]~input_o\);

-- Location: IOIBUF_X20_Y0_N22
\GPIO[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(6),
	o => \GPIO[6]~input_o\);

-- Location: IOIBUF_X24_Y0_N8
\GPIO[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(7),
	o => \GPIO[7]~input_o\);

-- Location: IOIBUF_X14_Y0_N8
\GPIO[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(9),
	o => \GPIO[9]~input_o\);

-- Location: IOIBUF_X14_Y0_N1
\GPIO[10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(10),
	o => \GPIO[10]~input_o\);

-- Location: IOIBUF_X51_Y0_N22
\GPIO[12]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(12),
	o => \GPIO[12]~input_o\);

-- Location: IOIBUF_X46_Y0_N1
\GPIO[13]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(13),
	o => \GPIO[13]~input_o\);

-- Location: IOIBUF_X46_Y0_N8
\GPIO[14]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(14),
	o => \GPIO[14]~input_o\);

-- Location: IOIBUF_X40_Y0_N22
\GPIO[16]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(16),
	o => \GPIO[16]~input_o\);

-- Location: IOIBUF_X38_Y0_N8
\GPIO[18]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(18),
	o => \GPIO[18]~input_o\);

-- Location: IOIBUF_X38_Y0_N15
\GPIO[20]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(20),
	o => \GPIO[20]~input_o\);

-- Location: IOIBUF_X34_Y0_N22
\GPIO[22]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(22),
	o => \GPIO[22]~input_o\);

-- Location: IOIBUF_X31_Y0_N15
\GPIO[24]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(24),
	o => \GPIO[24]~input_o\);

-- Location: IOIBUF_X18_Y0_N1
\GPIO[29]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(29),
	o => \GPIO[29]~input_o\);

-- Location: IOIBUF_X26_Y0_N1
\GPIO[30]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(30),
	o => \GPIO[30]~input_o\);

-- Location: IOIBUF_X24_Y0_N15
\GPIO[31]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(31),
	o => \GPIO[31]~input_o\);

-- Location: IOIBUF_X22_Y0_N8
\GPIO[32]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(32),
	o => \GPIO[32]~input_o\);

-- Location: IOIBUF_X24_Y0_N22
\GPIO[33]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(33),
	o => \GPIO[33]~input_o\);

-- Location: IOIBUF_X22_Y0_N15
\GPIO[34]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(34),
	o => \GPIO[34]~input_o\);

-- Location: IOIBUF_X18_Y0_N22
\GPIO[35]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(35),
	o => \GPIO[35]~input_o\);

-- Location: IOIBUF_X29_Y0_N29
\ARDUINO_IO[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(0),
	o => \ARDUINO_IO[0]~input_o\);

-- Location: IOIBUF_X29_Y0_N8
\ARDUINO_IO[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(1),
	o => \ARDUINO_IO[1]~input_o\);

-- Location: IOIBUF_X31_Y0_N22
\GPIO[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(0),
	o => \GPIO[0]~input_o\);

-- Location: IOIBUF_X24_Y0_N29
\GPIO[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(1),
	o => \GPIO[1]~input_o\);

-- Location: IOIBUF_X16_Y0_N29
\GPIO[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(8),
	o => \GPIO[8]~input_o\);

-- Location: IOIBUF_X54_Y0_N29
\GPIO[11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(11),
	o => \GPIO[11]~input_o\);

-- Location: IOIBUF_X40_Y0_N15
\GPIO[15]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(15),
	o => \GPIO[15]~input_o\);

-- Location: IOIBUF_X36_Y0_N8
\GPIO[19]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(19),
	o => \GPIO[19]~input_o\);

-- Location: IOIBUF_X34_Y0_N1
\GPIO[21]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(21),
	o => \GPIO[21]~input_o\);

-- Location: IOIBUF_X20_Y0_N1
\GPIO[23]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(23),
	o => \GPIO[23]~input_o\);

-- Location: IOIBUF_X29_Y0_N15
\GPIO[26]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(26),
	o => \GPIO[26]~input_o\);

-- Location: IOIBUF_X20_Y0_N29
\GPIO[27]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(27),
	o => \GPIO[27]~input_o\);

-- Location: IOIBUF_X29_Y0_N22
\GPIO[28]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(28),
	o => \GPIO[28]~input_o\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);
END structure;


