

================================================================
== Vitis HLS Report for 'runAfterInit'
================================================================
* Date:           Mon Sep 19 22:55:17 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      150|      150|  3.000 us|  3.000 us|    8|    8|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |    Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln0_entry_proc_fu_108  |entry_proc    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_read_test_fu_115        |read_test     |       78|       78|  1.560 us|  1.560 us|    8|    8|      yes|
        |grp_run_test_fu_141         |run_test      |       35|       35|  0.700 us|  0.700 us|    8|    8|      yes|
        |grp_writeOutcome_fu_163     |writeOutcome  |       70|       70|  1.400 us|  1.400 us|    8|    8|      yes|
        +----------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 191
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 191, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%outcomeInRam_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %outcomeInRam"   --->   Operation 192 'read' 'outcomeInRam_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%outcomeInRam_c = alloca i64 1"   --->   Operation 193 'alloca' 'outcomeInRam_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%contr_taskId_c = alloca i64 1"   --->   Operation 194 'alloca' 'contr_taskId_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 195 [1/1] (3.63ns)   --->   "%call_ln0 = call void @entry_proc, i64 %outcomeInRam_read, i64 %outcomeInRam_c"   --->   Operation 195 'call' 'call_ln0' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 196 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%inputDataInRam_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputDataInRam"   --->   Operation 197 'read' 'inputDataInRam_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [79/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 198 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 199 [78/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 199 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 200 [77/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 200 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 201 [76/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 201 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 202 [75/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 202 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 203 [74/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 203 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 204 [73/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 204 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 205 [72/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 205 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 206 [71/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 206 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 207 [70/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 207 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 208 [69/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 208 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 209 [68/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 209 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 210 [67/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 210 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 211 [66/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 211 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 212 [65/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 212 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 213 [64/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 213 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 214 [63/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 214 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 215 [62/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 215 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 216 [61/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 216 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 217 [60/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 217 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 218 [59/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 218 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 219 [58/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 219 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 220 [57/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 220 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 221 [56/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 221 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 222 [55/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 222 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 223 [54/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 223 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 224 [53/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 224 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 225 [52/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 225 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 226 [51/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 226 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 227 [50/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 227 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 36 <SV = 35> <Delay = 14.6>
ST_36 : Operation 228 [49/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 228 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 37 <SV = 36> <Delay = 14.6>
ST_37 : Operation 229 [48/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 229 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 38 <SV = 37> <Delay = 14.6>
ST_38 : Operation 230 [47/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 230 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 39 <SV = 38> <Delay = 14.6>
ST_39 : Operation 231 [46/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 231 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 40 <SV = 39> <Delay = 14.6>
ST_40 : Operation 232 [45/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 232 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 41 <SV = 40> <Delay = 14.6>
ST_41 : Operation 233 [44/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 233 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 42 <SV = 41> <Delay = 14.6>
ST_42 : Operation 234 [43/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 234 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 43 <SV = 42> <Delay = 14.6>
ST_43 : Operation 235 [42/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 235 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 44 <SV = 43> <Delay = 14.6>
ST_44 : Operation 236 [41/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 236 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 45 <SV = 44> <Delay = 14.6>
ST_45 : Operation 237 [40/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 237 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 46 <SV = 45> <Delay = 14.6>
ST_46 : Operation 238 [39/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 238 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 47 <SV = 46> <Delay = 14.6>
ST_47 : Operation 239 [38/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 239 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 48 <SV = 47> <Delay = 14.6>
ST_48 : Operation 240 [37/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 240 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 49 <SV = 48> <Delay = 14.6>
ST_49 : Operation 241 [36/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 241 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 50 <SV = 49> <Delay = 14.6>
ST_50 : Operation 242 [35/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 242 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 51 <SV = 50> <Delay = 14.6>
ST_51 : Operation 243 [34/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 243 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 52 <SV = 51> <Delay = 14.6>
ST_52 : Operation 244 [33/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 244 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 53 <SV = 52> <Delay = 14.6>
ST_53 : Operation 245 [32/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 245 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 54 <SV = 53> <Delay = 14.6>
ST_54 : Operation 246 [31/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 246 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 55 <SV = 54> <Delay = 14.6>
ST_55 : Operation 247 [30/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 247 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 56 <SV = 55> <Delay = 14.6>
ST_56 : Operation 248 [29/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 248 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 57 <SV = 56> <Delay = 14.6>
ST_57 : Operation 249 [28/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 249 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 58 <SV = 57> <Delay = 14.6>
ST_58 : Operation 250 [27/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 250 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 59 <SV = 58> <Delay = 14.6>
ST_59 : Operation 251 [26/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 251 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 60 <SV = 59> <Delay = 14.6>
ST_60 : Operation 252 [25/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 252 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 61 <SV = 60> <Delay = 14.6>
ST_61 : Operation 253 [24/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 253 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 62 <SV = 61> <Delay = 14.6>
ST_62 : Operation 254 [23/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 254 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 63 <SV = 62> <Delay = 14.6>
ST_63 : Operation 255 [22/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 255 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 64 <SV = 63> <Delay = 14.6>
ST_64 : Operation 256 [21/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 256 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 65 <SV = 64> <Delay = 14.6>
ST_65 : Operation 257 [20/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 257 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 66 <SV = 65> <Delay = 14.6>
ST_66 : Operation 258 [19/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 258 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 67 <SV = 66> <Delay = 14.6>
ST_67 : Operation 259 [18/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 259 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 68 <SV = 67> <Delay = 14.6>
ST_68 : Operation 260 [17/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 260 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 69 <SV = 68> <Delay = 14.6>
ST_69 : Operation 261 [16/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 261 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 70 <SV = 69> <Delay = 14.6>
ST_70 : Operation 262 [15/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 262 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 71 <SV = 70> <Delay = 14.6>
ST_71 : Operation 263 [14/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 263 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 72 <SV = 71> <Delay = 14.6>
ST_72 : Operation 264 [13/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 264 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 73 <SV = 72> <Delay = 14.6>
ST_73 : Operation 265 [12/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 265 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 74 <SV = 73> <Delay = 14.6>
ST_74 : Operation 266 [11/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 266 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 75 <SV = 74> <Delay = 14.6>
ST_75 : Operation 267 [10/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 267 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 76 <SV = 75> <Delay = 14.6>
ST_76 : Operation 268 [9/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 268 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 77 <SV = 76> <Delay = 14.6>
ST_77 : Operation 269 [8/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 269 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 78 <SV = 77> <Delay = 14.6>
ST_78 : Operation 270 [7/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 270 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 79 <SV = 78> <Delay = 14.6>
ST_79 : Operation 271 [6/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 271 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 80 <SV = 79> <Delay = 14.6>
ST_80 : Operation 272 [5/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 272 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 81 <SV = 80> <Delay = 14.6>
ST_81 : Operation 273 [4/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 273 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 82 <SV = 81> <Delay = 14.6>
ST_82 : Operation 274 [3/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 274 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 83 <SV = 82> <Delay = 14.6>
ST_83 : Operation 275 [2/79] (14.6ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 275 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 14.6> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 84 <SV = 83> <Delay = 0.00>
ST_84 : Operation 276 [1/79] (0.00ns)   --->   "%contr_taskId_c11_channel = call i16 @read_test, i32 %gmem, i64 %inputDataInRam_read, i16 %p_read_2, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 276 'call' 'contr_taskId_c11_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 85 <SV = 84> <Delay = 7.26>
ST_85 : Operation 277 [36/36] (7.26ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 277 'call' 'error' <Predicate = true> <Delay = 7.26> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 86 <SV = 85> <Delay = 0.00>
ST_86 : Operation 278 [35/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 278 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 87 <SV = 86> <Delay = 0.00>
ST_87 : Operation 279 [34/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 279 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 88 <SV = 87> <Delay = 0.00>
ST_88 : Operation 280 [33/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 280 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 89 <SV = 88> <Delay = 0.00>
ST_89 : Operation 281 [32/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 281 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 90 <SV = 89> <Delay = 0.00>
ST_90 : Operation 282 [31/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 282 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 91 <SV = 90> <Delay = 0.00>
ST_91 : Operation 283 [30/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 283 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 92 <SV = 91> <Delay = 0.00>
ST_92 : Operation 284 [29/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 284 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 93 <SV = 92> <Delay = 0.00>
ST_93 : Operation 285 [28/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 285 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 94 <SV = 93> <Delay = 0.00>
ST_94 : Operation 286 [27/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 286 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 95 <SV = 94> <Delay = 0.00>
ST_95 : Operation 287 [26/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 287 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 96 <SV = 95> <Delay = 0.00>
ST_96 : Operation 288 [25/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 288 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 97 <SV = 96> <Delay = 0.00>
ST_97 : Operation 289 [24/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 289 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 98 <SV = 97> <Delay = 0.00>
ST_98 : Operation 290 [23/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 290 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 99 <SV = 98> <Delay = 0.00>
ST_99 : Operation 291 [22/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 291 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 100 <SV = 99> <Delay = 0.00>
ST_100 : Operation 292 [21/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 292 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 101 <SV = 100> <Delay = 0.00>
ST_101 : Operation 293 [20/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 293 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 102 <SV = 101> <Delay = 0.00>
ST_102 : Operation 294 [19/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 294 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 103 <SV = 102> <Delay = 0.00>
ST_103 : Operation 295 [18/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 295 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 104 <SV = 103> <Delay = 0.00>
ST_104 : Operation 296 [17/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 296 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 105 <SV = 104> <Delay = 0.00>
ST_105 : Operation 297 [16/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 297 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 106 <SV = 105> <Delay = 0.00>
ST_106 : Operation 298 [15/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 298 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 107 <SV = 106> <Delay = 0.00>
ST_107 : Operation 299 [14/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 299 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 108 <SV = 107> <Delay = 0.00>
ST_108 : Operation 300 [13/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 300 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 109 <SV = 108> <Delay = 0.00>
ST_109 : Operation 301 [12/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 301 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 110 <SV = 109> <Delay = 0.00>
ST_110 : Operation 302 [11/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 302 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 111 <SV = 110> <Delay = 0.00>
ST_111 : Operation 303 [10/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 303 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 112 <SV = 111> <Delay = 0.00>
ST_112 : Operation 304 [9/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 304 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 113 <SV = 112> <Delay = 0.00>
ST_113 : Operation 305 [8/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 305 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 114 <SV = 113> <Delay = 0.00>
ST_114 : Operation 306 [7/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 306 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 115 <SV = 114> <Delay = 0.00>
ST_115 : Operation 307 [6/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 307 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 116 <SV = 115> <Delay = 0.00>
ST_116 : Operation 308 [5/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 308 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 117 <SV = 116> <Delay = 0.00>
ST_117 : Operation 309 [4/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 309 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 118 <SV = 117> <Delay = 0.00>
ST_118 : Operation 310 [3/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 310 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 119 <SV = 118> <Delay = 0.00>
ST_119 : Operation 311 [2/36] (0.00ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 311 'call' 'error' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 120 <SV = 119> <Delay = 1.58>
ST_120 : Operation 312 [1/36] (1.58ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_c11_channel, i16 %contr_taskId_c, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 312 'call' 'error' <Predicate = true> <Delay = 1.58> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 121 <SV = 120> <Delay = 3.63>
ST_121 : Operation 313 [71/71] (3.63ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 313 'call' 'call_ln390' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 121> <Delay = 0.00>
ST_122 : Operation 314 [70/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 314 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 122> <Delay = 0.00>
ST_123 : Operation 315 [69/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 315 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 123> <Delay = 0.00>
ST_124 : Operation 316 [68/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 316 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 124> <Delay = 0.00>
ST_125 : Operation 317 [67/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 317 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 125> <Delay = 0.00>
ST_126 : Operation 318 [66/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 318 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 126> <Delay = 0.00>
ST_127 : Operation 319 [65/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 319 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 127> <Delay = 0.00>
ST_128 : Operation 320 [64/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 320 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 128> <Delay = 0.00>
ST_129 : Operation 321 [63/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 321 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 129> <Delay = 0.00>
ST_130 : Operation 322 [62/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 322 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 130> <Delay = 0.00>
ST_131 : Operation 323 [61/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 323 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 131> <Delay = 0.00>
ST_132 : Operation 324 [60/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 324 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 132> <Delay = 0.00>
ST_133 : Operation 325 [59/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 325 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 133> <Delay = 0.00>
ST_134 : Operation 326 [58/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 326 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 134> <Delay = 0.00>
ST_135 : Operation 327 [57/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 327 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 135> <Delay = 0.00>
ST_136 : Operation 328 [56/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 328 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 136> <Delay = 0.00>
ST_137 : Operation 329 [55/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 329 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 137> <Delay = 0.00>
ST_138 : Operation 330 [54/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 330 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 139 <SV = 138> <Delay = 0.00>
ST_139 : Operation 331 [53/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 331 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 139> <Delay = 0.00>
ST_140 : Operation 332 [52/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 332 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 140> <Delay = 0.00>
ST_141 : Operation 333 [51/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 333 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 141> <Delay = 0.00>
ST_142 : Operation 334 [50/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 334 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 143 <SV = 142> <Delay = 0.00>
ST_143 : Operation 335 [49/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 335 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 144 <SV = 143> <Delay = 0.00>
ST_144 : Operation 336 [48/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 336 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 145 <SV = 144> <Delay = 0.00>
ST_145 : Operation 337 [47/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 337 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 146 <SV = 145> <Delay = 0.00>
ST_146 : Operation 338 [46/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 338 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 147 <SV = 146> <Delay = 0.00>
ST_147 : Operation 339 [45/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 339 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 148 <SV = 147> <Delay = 0.00>
ST_148 : Operation 340 [44/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 340 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 148> <Delay = 0.00>
ST_149 : Operation 341 [43/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 341 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 149> <Delay = 0.00>
ST_150 : Operation 342 [42/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 342 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 150> <Delay = 0.00>
ST_151 : Operation 343 [41/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 343 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 151> <Delay = 0.00>
ST_152 : Operation 344 [40/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 344 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 152> <Delay = 0.00>
ST_153 : Operation 345 [39/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 345 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 153> <Delay = 0.00>
ST_154 : Operation 346 [38/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 346 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 154> <Delay = 0.00>
ST_155 : Operation 347 [37/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 347 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 155> <Delay = 0.00>
ST_156 : Operation 348 [36/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 348 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 156> <Delay = 0.00>
ST_157 : Operation 349 [35/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 349 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 157> <Delay = 0.00>
ST_158 : Operation 350 [34/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 350 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 159 <SV = 158> <Delay = 0.00>
ST_159 : Operation 351 [33/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 351 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 160 <SV = 159> <Delay = 0.00>
ST_160 : Operation 352 [32/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 352 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 161 <SV = 160> <Delay = 0.00>
ST_161 : Operation 353 [31/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 353 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 161> <Delay = 0.00>
ST_162 : Operation 354 [30/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 354 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 163 <SV = 162> <Delay = 0.00>
ST_163 : Operation 355 [29/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 355 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 164 <SV = 163> <Delay = 0.00>
ST_164 : Operation 356 [28/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 356 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 165 <SV = 164> <Delay = 0.00>
ST_165 : Operation 357 [27/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 357 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 166 <SV = 165> <Delay = 0.00>
ST_166 : Operation 358 [26/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 358 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 167 <SV = 166> <Delay = 0.00>
ST_167 : Operation 359 [25/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 359 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 168 <SV = 167> <Delay = 0.00>
ST_168 : Operation 360 [24/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 360 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 169 <SV = 168> <Delay = 0.00>
ST_169 : Operation 361 [23/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 361 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 170 <SV = 169> <Delay = 0.00>
ST_170 : Operation 362 [22/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 362 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 171 <SV = 170> <Delay = 0.00>
ST_171 : Operation 363 [21/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 363 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 172 <SV = 171> <Delay = 0.00>
ST_172 : Operation 364 [20/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 364 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 173 <SV = 172> <Delay = 0.00>
ST_173 : Operation 365 [19/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 365 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 174 <SV = 173> <Delay = 0.00>
ST_174 : Operation 366 [18/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 366 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 175 <SV = 174> <Delay = 0.00>
ST_175 : Operation 367 [17/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 367 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 176 <SV = 175> <Delay = 0.00>
ST_176 : Operation 368 [16/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 368 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 177 <SV = 176> <Delay = 0.00>
ST_177 : Operation 369 [15/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 369 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 178 <SV = 177> <Delay = 0.00>
ST_178 : Operation 370 [14/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 370 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 179 <SV = 178> <Delay = 0.00>
ST_179 : Operation 371 [13/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 371 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 179> <Delay = 0.00>
ST_180 : Operation 372 [12/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 372 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 180> <Delay = 0.00>
ST_181 : Operation 373 [11/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 373 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 182 <SV = 181> <Delay = 0.00>
ST_182 : Operation 374 [10/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 374 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 183 <SV = 182> <Delay = 0.00>
ST_183 : Operation 375 [9/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 375 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 184 <SV = 183> <Delay = 0.00>
ST_184 : Operation 376 [8/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 376 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 185 <SV = 184> <Delay = 0.00>
ST_185 : Operation 377 [7/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 377 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 186 <SV = 185> <Delay = 0.00>
ST_186 : Operation 378 [6/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 378 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 187 <SV = 186> <Delay = 0.00>
ST_187 : Operation 379 [5/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 379 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 188 <SV = 187> <Delay = 0.00>
ST_188 : Operation 380 [4/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 380 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 189 <SV = 188> <Delay = 0.00>
ST_189 : Operation 381 [3/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 381 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 190 <SV = 189> <Delay = 0.00>
ST_190 : Operation 382 [2/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 382 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 191 <SV = 190> <Delay = 0.00>
ST_191 : Operation 383 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @outcomeInRam_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %outcomeInRam_c, i64 %outcomeInRam_c"   --->   Operation 383 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 384 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outcomeInRam_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 384 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 385 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @contr_taskId_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %contr_taskId_c, i16 %contr_taskId_c"   --->   Operation 385 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 386 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %contr_taskId_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 386 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 387 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_8"   --->   Operation 387 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 388 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_10, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 388 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 389 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_8, i32 64, i32 0, void @empty_16, void @empty, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 389 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 390 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_0, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 390 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 391 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_1, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 391 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 392 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_2, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 392 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 393 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_3, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 393 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 394 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_4, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 394 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 395 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_5, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 395 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 396 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_6, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 396 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 397 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_7, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 397 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 398 [1/71] (0.00ns)   --->   "%call_ln390 = call void @writeOutcome, i32 %gmem, i64 %outcomeInRam_c, i16 %contr_taskId_c, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 398 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_191 : Operation 399 [1/1] (0.00ns)   --->   "%ret_ln391 = ret" [detector_solid/abs_solid_detector.cpp:391]   --->   Operation 399 'ret' 'ret_ln391' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputDataInRam]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outcomeInRam]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ toScheduler]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outcomeInRam_read        (read                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
outcomeInRam_c           (alloca              ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
contr_taskId_c           (alloca              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
call_ln0                 (call                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read_2                 (read                ) [ 000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputDataInRam_read      (read                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
contr_taskId_c11_channel (call                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
error                    (call                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
empty                    (specchannel         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_29                 (specchannel         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln402          (specreset           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln402          (specreset           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln402          (specreset           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln402          (specreset           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln402          (specreset           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln402          (specreset           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln402          (specreset           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln402          (specreset           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln390               (call                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln391                (ret                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputDataInRam">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputDataInRam"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outcomeInRam">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="toScheduler">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toScheduler"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_test"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_test"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeOutcome"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam_c_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_taskId_c_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="outcomeInRam_c_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outcomeInRam_c/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="contr_taskId_c_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="84"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="contr_taskId_c/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="outcomeInRam_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outcomeInRam_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_2_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="inputDataInRam_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputDataInRam_read/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="call_ln0_entry_proc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_read_test_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="64" slack="0"/>
<pin id="119" dir="0" index="3" bw="16" slack="0"/>
<pin id="120" dir="0" index="4" bw="32" slack="0"/>
<pin id="121" dir="0" index="5" bw="32" slack="0"/>
<pin id="122" dir="0" index="6" bw="32" slack="0"/>
<pin id="123" dir="0" index="7" bw="32" slack="0"/>
<pin id="124" dir="0" index="8" bw="32" slack="0"/>
<pin id="125" dir="0" index="9" bw="32" slack="0"/>
<pin id="126" dir="0" index="10" bw="32" slack="0"/>
<pin id="127" dir="0" index="11" bw="32" slack="0"/>
<pin id="128" dir="1" index="12" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="contr_taskId_c11_channel/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_run_test_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="1"/>
<pin id="144" dir="0" index="2" bw="16" slack="84"/>
<pin id="145" dir="0" index="3" bw="32" slack="0"/>
<pin id="146" dir="0" index="4" bw="32" slack="0"/>
<pin id="147" dir="0" index="5" bw="32" slack="0"/>
<pin id="148" dir="0" index="6" bw="32" slack="0"/>
<pin id="149" dir="0" index="7" bw="32" slack="0"/>
<pin id="150" dir="0" index="8" bw="32" slack="0"/>
<pin id="151" dir="0" index="9" bw="32" slack="0"/>
<pin id="152" dir="0" index="10" bw="32" slack="0"/>
<pin id="153" dir="1" index="11" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="error/85 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_writeOutcome_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="64" slack="120"/>
<pin id="167" dir="0" index="3" bw="16" slack="120"/>
<pin id="168" dir="0" index="4" bw="1" slack="1"/>
<pin id="169" dir="0" index="5" bw="8" slack="0"/>
<pin id="170" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln390/121 "/>
</bind>
</comp>

<comp id="174" class="1005" name="outcomeInRam_c_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outcomeInRam_c "/>
</bind>
</comp>

<comp id="180" class="1005" name="contr_taskId_c_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="84"/>
<pin id="182" dir="1" index="1" bw="16" slack="84"/>
</pin_list>
<bind>
<opset="contr_taskId_c "/>
</bind>
</comp>

<comp id="186" class="1005" name="p_read_2_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="contr_taskId_c11_channel_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="1"/>
<pin id="193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="contr_taskId_c11_channel "/>
</bind>
</comp>

<comp id="196" class="1005" name="error_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="error "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="90" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="131"><net_src comp="102" pin="2"/><net_sink comp="115" pin=2"/></net>

<net id="132"><net_src comp="96" pin="2"/><net_sink comp="115" pin=3"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="115" pin=4"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="115" pin=5"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="115" pin=6"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="115" pin=7"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="115" pin=8"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="115" pin=9"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="115" pin=10"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="115" pin=11"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="141" pin=4"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="141" pin=5"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="141" pin=6"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="141" pin=7"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="141" pin=8"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="141" pin=9"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="141" pin=10"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="163" pin=5"/></net>

<net id="177"><net_src comp="82" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="183"><net_src comp="86" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="163" pin=3"/></net>

<net id="189"><net_src comp="96" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="194"><net_src comp="115" pin="12"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="199"><net_src comp="141" pin="11"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="163" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 }
	Port: toScheduler | {184 }
	Port: data_0 | {77 }
	Port: data_1 | {78 }
	Port: data_2 | {79 }
	Port: data_3 | {80 }
	Port: data_4 | {81 }
	Port: data_5 | {82 }
	Port: data_6 | {83 }
	Port: data_7 | {84 }
 - Input state : 
	Port: runAfterInit : gmem | {6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 }
	Port: runAfterInit : inputDataInRam | {6 }
	Port: runAfterInit : p_read | {6 }
	Port: runAfterInit : outcomeInRam | {1 }
	Port: runAfterInit : data_0 | {85 86 }
	Port: runAfterInit : data_1 | {88 89 }
	Port: runAfterInit : data_2 | {91 92 }
	Port: runAfterInit : data_3 | {94 95 }
	Port: runAfterInit : data_4 | {97 98 }
	Port: runAfterInit : data_5 | {100 101 }
	Port: runAfterInit : data_6 | {103 104 }
	Port: runAfterInit : data_7 | {106 107 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |    call_ln0_entry_proc_fu_108   |    0    |    0    |    0    |
|   call   |       grp_read_test_fu_115      |  1.588  |   656   |   506   |
|          |       grp_run_test_fu_141       |  17.63  |   610   |   938   |
|          |     grp_writeOutcome_fu_163     |  1.588  |    79   |   107   |
|----------|---------------------------------|---------|---------|---------|
|          |   outcomeInRam_read_read_fu_90  |    0    |    0    |    0    |
|   read   |       p_read_2_read_fu_96       |    0    |    0    |    0    |
|          | inputDataInRam_read_read_fu_102 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  20.806 |   1345  |   1551  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|contr_taskId_c11_channel_reg_191|   16   |
|     contr_taskId_c_reg_180     |   16   |
|          error_reg_196         |    1   |
|     outcomeInRam_c_reg_174     |   64   |
|        p_read_2_reg_186        |   16   |
+--------------------------------+--------+
|              Total             |   113  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_read_test_fu_115 |  p3  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   32   ||  1.588  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   20   |  1345  |  1551  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   113  |    -   |
+-----------+--------+--------+--------+
|   Total   |   22   |  1458  |  1560  |
+-----------+--------+--------+--------+
