;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 0
	ADD 260, -48
	ADD 211, 60
	SUB 270, 0
	JMZ 512, <510
	DJN 1, #-2
	MOV 512, @510
	DJN -207, @-120
	MOV @1, @-2
	SPL 1, #2
	JMN @100, @2
	JMN 0, <702
	ADD 711, 60
	MOV 711, 560
	SUB 711, 60
	JMZ -7, @-20
	SPL @-72, #-206
	MOV @51, <-851
	SPL 621, #8
	CMP @1, @2
	CMP @1, @2
	SPL <121, 103
	DJN -1, @-20
	SPL @-72, #-206
	CMP -21, @3
	SLT #721, <60
	ADD 30, 9
	SPL 30, 9
	SPL 0, <2
	ADD @191, @107
	JMP 211, @781
	SUB @127, 106
	SUB @127, 106
	DJN -1, @-770
	SPL 0, <402
	JMN @12, #200
	MOV 512, @510
	ADD 270, 0
	SPL 0, <402
	DJN -1, @-770
	SUB 0, @2
	SUB @-127, 100
	SPL -207, @-120
	SPL @300, 90
	SPL -207, @-120
	SPL @300, 90
	JMZ -91, #-729
