{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/plain": [
       "{'axi_dma_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb02c7530>,\n",
       "  'driver': pynq.lib.dma.DMA,\n",
       "  'fullpath': 'axi_dma_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_BASEADDR': '0x40400000',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HIGHADDR': '0x4040FFFF',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_MM2S_BURST_SIZE': '8',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '16',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_S2MM_BURST_SIZE': '8',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '26',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '16',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'design_1_axi_dma_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'c_addr_width': '64',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_include_sg': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'c_m_axi_mm2s_data_width': '64',\n",
       "   'c_m_axi_s2mm_data_width': '64',\n",
       "   'c_m_axis_mm2s_tdata_width': '16',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_mm2s_burst_size': '8',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_s2mm_burst_size': '8',\n",
       "   'c_s_axis_s2mm_tdata_width': '16',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_sg_length_width': '26',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_single_interface': '0'},\n",
       "  'phys_addr': 1077936128,\n",
       "  'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA': {'access': 'read-write',\n",
       "    'address_offset': 24,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 56,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 60,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA': {'access': 'read-write',\n",
       "    'address_offset': 72,\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 76,\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 48,\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 52,\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 88,\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 64,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 68,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'SG_CTL': {'access': 'read-write',\n",
       "    'address_offset': 44,\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'},\n",
       "     'SG_USER': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
       " 'network_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb02c7530>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'network_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 's_axi_AXILiteS',\n",
       "  'parameters': {'C_S_AXI_AXILITES_ADDR_WIDTH': '5',\n",
       "   'C_S_AXI_AXILITES_BASEADDR': '0x43C00000',\n",
       "   'C_S_AXI_AXILITES_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_AXILITES_HIGHADDR': '0x43C0FFFF',\n",
       "   'Component_Name': 'design_1_network_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'II': 'x',\n",
       "   'clk_period': '10',\n",
       "   'combinational': '0',\n",
       "   'latency': 'undef',\n",
       "   'machine': '64'},\n",
       "  'phys_addr': 1136656384,\n",
       "  'registers': {'CTRL': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_DONE': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'AP_IDLE': {'access': 'read-only',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'AP_READY': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'AP_START': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'AUTO_RESTART': {'access': 'read-write',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'RESERVED_1': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Control signals'},\n",
       "     'RESERVED_2': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 24,\n",
       "      'description': 'Control signals'}},\n",
       "    'size': 32},\n",
       "   'GIER': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable Register'},\n",
       "     'RESERVED': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'description': 'Global Interrupt Enable Register'}},\n",
       "    'size': 32},\n",
       "   'IP_IER': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register'},\n",
       "     'CHAN1_INT_EN': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register'},\n",
       "     'RESERVED': {'access': 'read-only',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Enable Register'}},\n",
       "    'size': 32},\n",
       "   'IP_ISR': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register'},\n",
       "     'CHAN1_INT_ST': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register'},\n",
       "     'RESERVED': {'access': 'read-only',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Status Register'}},\n",
       "    'size': 32},\n",
       "   'ap_return': {'access': 'read-only',\n",
       "    'address_offset': 16,\n",
       "    'description': 'Data signal of ap_return',\n",
       "    'fields': {'ap_return': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of ap_return'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:hls:network:1.0'}}"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "from pynq import PL\n",
    "\n",
    "OL = Overlay(\"/home/xilinx/pynq/overlays/WholeNetwork/design_1_wrapper.bit\")\n",
    "OL.ip_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "# dma_in = OL.axi_dma_in\n",
    "# dma_out = OL.axi_dma_out\n",
    "dma = OL.axi_dma_0\n",
    "network = OL.network_0\n",
    "# help(dma_out)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(784,) (784,)\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "test_data = np.array(\n",
    "    [    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,  2698,  5943,  5107,  4850,  1927,  1156,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,  7131,  8159,  8159,  8159,  8159,  7742,  6360,  6360,  6360,  6360,  6360,  6360,  6360,  6360,  5461,  1670,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,  2152,  3662,  2313,  3662,  5236,  7292,  8159,  7228,  8159,  8159,  8159,  8031,  7356,  8159,  8159,  4497,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,   546,  2120,   449,  2152,  2152,  2152,  1895,   674,  7581,  8159,  3405,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  2666,  8127,  6714,   578,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,   706,  7485,  8192,  2666,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  4144,  8159,  7645,  1413,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  1895,  7999,  8159,  1991,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  4272,  8159,  6007,   160,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,   289,  6585,  7967,  1863,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  4047,  8159,  5846,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  2409,  8063,  7710,  1831,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,   610,  7099,  8159,  5332,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,    96,  6521,  8159,  7035,  1124,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  1220,  8159,  8159,  2473,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,   995,  7196,  8159,  3694,    32,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  4272,  8159,  8159,  1670,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  1959,  7774,  8159,  8159,  1670,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  3887,  8159,  8159,  7035,  1285,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,  3887,  8159,  6649,   578,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,\n",
    "    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0], dtype=np.int16)\n",
    "zero_array = np.zeros((test_data.shape[0],), dtype=np.int16)\n",
    "\n",
    "print(test_data.shape, zero_array.shape)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x18049000 0x1804a000\n"
     ]
    }
   ],
   "source": [
    "import pynq\n",
    "from pynq import Xlnk\n",
    "\n",
    "xlnk = Xlnk()\n",
    "matrix_in = xlnk.cma_array((1*28*28), dtype=np.int16)\n",
    "matrix_out = xlnk.cma_array((1*28*28), dtype=np.int16)\n",
    "\n",
    "# for h in range(28):\n",
    "#     for w in range(28):\n",
    "#         matrix_in[28 * h + w] = test_data[28 * h + w]\n",
    "np.copyto(matrix_in, test_data)\n",
    "\n",
    "# for h in range(28):\n",
    "#     for w in range(28):\n",
    "#         matrix_out[28 * h + w] = 0\n",
    "\n",
    "np.copyto(matrix_out, zero_array)\n",
    "\n",
    "matrix_in_addr = hex(matrix_in.physical_address)\n",
    "matrix_out_addr = hex(matrix_out.physical_address)\n",
    "print(matrix_in_addr, matrix_out_addr) "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "status : ■■■■■■■■■■■\n",
      "\n",
      "done\n"
     ]
    }
   ],
   "source": [
    "import time\n",
    "times = 5000\n",
    "status_flag = 0\n",
    "time_array = np.zeros((times,))\n",
    "print(\"status : \", end='')\n",
    "for i in range(times):\n",
    "    start = time.perf_counter()\n",
    "    network.write(0x00, 0x01)\n",
    "    dma.sendchannel.transfer(matrix_in)\n",
    "    dma.recvchannel.transfer(matrix_out)\n",
    "    dma.sendchannel.wait()\n",
    "    dma.recvchannel.wait()\n",
    "    time_buff = time.perf_counter() - start\n",
    "    time_array[i] = time_buff\n",
    "    if int((i + 1.0) / times * 100.0) % 10 == 0:\n",
    "        if status_flag == 0:\n",
    "            print(\"■\", end='')\n",
    "            status_flag = 1\n",
    "    else:\n",
    "        status_flag = 0\n",
    "#     print(\"Control Signals\", network.read(0x00))\n",
    "#     print(\" IP Interrupt Status Register\", network.read(0x0C))\n",
    "#     print(\" DMA_Input\", dma_in.read(0x04))\n",
    "#     print(\" DMA_Output\", dma_out.read(0x04))\n",
    "print(\"\\n\\ndone\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Address info  \n",
    "\n",
    "    offset : bit   : function\n",
    "    0x00 : Control Signals\n",
    "             bit 0 : ap_start (Read/Write/COH)  \n",
    "             bit 1 : ap_done  (Read/COR)  \n",
    "             bit 2 : ap_idle  (Read)  \n",
    "             bit 7 : auto_restart (Read/Write)  \n",
    "             others: reserved  \n",
    "\n",
    "    0x04 : Global Interrupt Enable Register\n",
    "             bit 0 : Global Interrupt Enable(Read/Write)\n",
    "             others: reserved\n",
    "\n",
    "    0x08 : IP Interrupt Enable Register(Read/Write)\n",
    "             bit 0 : Channel 0 (ap_done)\n",
    "             bit 1 : Channel 1 (ap_ready)\n",
    "             others: reserved\n",
    "\n",
    "    0x0c : IP Interrupt Status Register(Read/Write)\n",
    "             bit 0 : Channel 0 (ap_done)\n",
    "             bit 1 : Channel 1 (ap_ready)\n",
    "             others: reserved\n",
    "\n",
    "    (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on HandShake)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "average :  10.0451393846 [ms]\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<matplotlib.figure.Figure at 0xb00988b0>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "np.savetxt(\"FPGA_time_output_20200107_Optimizing_None_129.tsv\", time_array, delimiter='\\t', fmt=\"%e\")\n",
    "import matplotlib.pyplot as plt\n",
    "y = time_array\n",
    "print(\"average : \", np.sum(y) / times * 1000, \"[ms]\")\n",
    "x = np.linspace(1, times, times)\n",
    "plt.plot(x, y)\n",
    "# plt.savefig(\"FPGA_time_20191028_Optimizing_Directive.png\")\n",
    "plt.savefig(\"FPGA_time_20200107_Optimizing_None_129.png\")\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAP8AAAD8CAYAAAC4nHJkAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4xLCBodHRwOi8vbWF0cGxvdGxpYi5vcmcvAOZPmwAADaFJREFUeJzt3X+MHPV5x/HPB/t8xGdoMQTXNQ5OCEnr0MRUF5MIWjkipECCTJSEYqmWK1GMWpCgitoiV1EttUopCkFuk0ZyghsTEaANIKzETUNPbS1U5PhAxgZMa0Kdxq7xAaa1CXC28dM/bhxd4PZ7x/6aPZ73Szrd7jwzO49G97mZ3e/ufh0RApDPSXU3AKAehB9IivADSRF+ICnCDyRF+IGkCD+QFOEHkiL8QFIzu7mzWe6PkzXQzV0Cqbymn+pIjHoq67YUftuXSlonaYakb0TELaX1T9aALvDFrewSQMHWGJryuk1f9tueIemrki6TtFjSCtuLm308AN3VynP+pZKeiYhnI+KIpHskLW9PWwA6rZXwL5D0k3H391bLfo7t1baHbQ8f1WgLuwPQTh1/tT8i1kfEYEQM9qm/07sDMEWthH+fpIXj7p9VLQMwDbQS/m2SzrX9btuzJF0taVN72gLQaU0P9UXEMds3SPonjQ31bYiIJ9vWGYCOammcPyI2S9rcpl4AdBFv7wWSIvxAUoQfSIrwA0kRfiApwg8kRfiBpAg/kBThB5Ii/EBShB9IivADSRF+ICnCDyRF+IGkCD+QFOEHkiL8QFKEH0iK8ANJEX4gKcIPJEX4gaQIP5AU4QeSIvxAUoQfSIrwA0kRfiCplmbptb1H0mFJr0s6FhGD7WgKQOe1FP7KxyLihTY8DoAu4rIfSKrV8IekH9h+1PbqdjQEoDtavey/KCL22T5T0kO2n46ILeNXqP4prJakkzW7xd0BaJeWzvwRsa/6PSLpAUlLJ1hnfUQMRsRgn/pb2R2ANmo6/LYHbJ9y4rakT0h6ol2NAeisVi7750l6wPaJx/l2RHy/LV0B6Limwx8Rz0r6UBt7AdBFDPUBSRF+ICnCDyRF+IGkCD+QFOEHkmrHp/pSePHajzasvWvlM8Vtnx6ZV6wfGe0r1hfcXa7P3vtyw9rx7U8Vt0VenPmBpAg/kBThB5Ii/EBShB9IivADSRF+ICnG+afoj//o2w1rnxl4qbzxOS3ufFm5vOfYKw1r657/WIs7n75+OHJ2w9rAbb9Q3Hbm0KPtbqfncOYHkiL8QFKEH0iK8ANJEX4gKcIPJEX4gaQcEV3b2ameGxf44q7tr51++tkLGtZe+GD5f+hpu8rH+KVfdbE+64P/W6zfet79DWuXvOPV4rbfe2VOsf7J2Y2/K6BVr8aRYn3r6ECxvuzko03v+73fu65Yf9/qbU0/dp22xpAOxcHyH1SFMz+QFOEHkiL8QFKEH0iK8ANJEX4gKcIPJDXp5/ltb5D0KUkjEXFetWyupHslLZK0R9JVETHJh9qnt4HvbC3UWnvsU1vbXH/zS8sa1v7iwkXlff9bec6BW5e9t4mOpmbmq8eL9YEd+4v107fcV6z/2qzG8x3M3lOeCyGDqZz5vynp0jcsu1nSUEScK2moug9gGpk0/BGxRdLBNyxeLmljdXujpCvb3BeADmv2Of+8iDhxTfacpPJ8VAB6Tssv+MXYhwMavnnd9mrbw7aHj2q01d0BaJNmw3/A9nxJqn6PNFoxItZHxGBEDPapv8ndAWi3ZsO/SdKq6vYqSQ+2px0A3TJp+G3fLekRSe+3vdf2NZJukXSJ7d2SPl7dBzCNTDrOHxErGpSm5wfz34aOPXegYW3gvsY1SXp9ksce+M6LTXTUHgd+76PF+gdmlf98v3Tw/Q1ri/7u2eK2x4rVtwfe4QckRfiBpAg/kBThB5Ii/EBShB9Iiim6UZuZZy8s1r+y5ivFep9nFOv/sO7jDWun73+kuG0GnPmBpAg/kBThB5Ii/EBShB9IivADSRF+ICnG+VGbp/9wQbH+4f7yTNNPHilPPz73qVfeck+ZcOYHkiL8QFKEH0iK8ANJEX4gKcIPJEX4gaQY50dHjX7yww1rj3329km2Ls/w9Ps33lisv+PffzjJ4+fGmR9IivADSRF+ICnCDyRF+IGkCD+QFOEHkpp0nN/2BkmfkjQSEedVy9ZKulbS89VqayJic6eaxPT135c1Pr/McXkcf8V/XVKsz/7+48V6FKuYypn/m5IunWD57RGxpPoh+MA0M2n4I2KLpINd6AVAF7XynP8G2ztsb7B9Wts6AtAVzYb/a5LOkbRE0n5JtzVa0fZq28O2h49qtMndAWi3psIfEQci4vWIOC7p65KWFtZdHxGDETHYN8kHNQB0T1Phtz1/3N1PS3qiPe0A6JapDPXdLWmZpDNs75X0Z5KW2V6isdGUPZKu62CPADpg0vBHxIoJFt/RgV4wDZ10yinF+srfeLhh7dDx14rbjnzxPcV6/+i2Yh1lvMMPSIrwA0kRfiApwg8kRfiBpAg/kBRf3Y2W7F77gWL9u2f8bcPa8t2fKW7bv5mhvE7izA8kRfiBpAg/kBThB5Ii/EBShB9IivADSTHOj6L/+52PFOs7fvuvi/UfHTvasPbyX51V3LZf+4t1tIYzP5AU4QeSIvxAUoQfSIrwA0kRfiApwg8kxTh/cjMX/HKxftMX7i3W+13+E7r68ZUNa+/8Rz6vXyfO/EBShB9IivADSRF+ICnCDyRF+IGkCD+Q1KTj/LYXSrpT0jxJIWl9RKyzPVfSvZIWSdoj6aqIeKlzraIpJ80olj/03b3F+ufmvFis33X4zGJ93hcan1+OF7dEp03lzH9M0ucjYrGkj0i63vZiSTdLGoqIcyUNVfcBTBOThj8i9kfEY9Xtw5J2SVogabmkjdVqGyVd2akmAbTfW3rOb3uRpPMlbZU0LyJOfM/Scxp7WgBgmphy+G3PkXSfpJsi4tD4WkSExl4PmGi71baHbQ8f1WhLzQJonymF33afxoJ/V0TcXy0+YHt+VZ8vaWSibSNifUQMRsRgn/rb0TOANpg0/LYt6Q5JuyLiy+NKmyStqm6vkvRg+9sD0ClT+UjvhZJWStppe3u1bI2kWyT9ve1rJP1Y0lWdaRGt8Pm/Uqz/+Znfaunxv/rFzxXrv/j4Iy09Pjpn0vBHxMOS3KB8cXvbAdAtvMMPSIrwA0kRfiApwg8kRfiBpAg/kBRf3f02MGPx+xrWVt/T2nuvFm+4vlhfdCfj+NMVZ34gKcIPJEX4gaQIP5AU4QeSIvxAUoQfSIpx/reBp//gtIa1K2YfalibirP+9UhL26N3ceYHkiL8QFKEH0iK8ANJEX4gKcIPJEX4gaQY558GXrtiabE+dMVthers9jaDtw3O/EBShB9IivADSRF+ICnCDyRF+IGkCD+Q1KTj/LYXSrpT0jxJIWl9RKyzvVbStZKer1ZdExGbO9VoZv9z4Yxi/V0zmx/Lv+vwmcV636Hy5/mj6T2jblN5k88xSZ+PiMdsnyLpUdsPVbXbI+JLnWsPQKdMGv6I2C9pf3X7sO1dkhZ0ujEAnfWWnvPbXiTpfElbq0U32N5he4PtCb9LyvZq28O2h49qtKVmAbTPlMNve46k+yTdFBGHJH1N0jmSlmjsymDCN5hHxPqIGIyIwT71t6FlAO0wpfDb7tNY8O+KiPslKSIORMTrEXFc0tcllT99AqCnTBp+25Z0h6RdEfHlccvnj1vt05KeaH97ADplKq/2XyhppaSdtrdXy9ZIWmF7icZGe/ZIuq4jHaIlf/ni4mL9kd9aVKzH/p1t7Aa9ZCqv9j8syROUGNMHpjHe4QckRfiBpAg/kBThB5Ii/EBShB9IyhHd+1DmqZ4bF/jiru0PyGZrDOlQHJxoaP5NOPMDSRF+ICnCDyRF+IGkCD+QFOEHkiL8QFJdHee3/bykH49bdIakF7rWwFvTq731al8SvTWrnb2dHRHvnMqKXQ3/m3ZuD0fEYG0NFPRqb73al0RvzaqrNy77gaQIP5BU3eFfX/P+S3q1t17tS6K3ZtXSW63P+QHUp+4zP4Ca1BJ+25fa/g/bz9i+uY4eGrG9x/ZO29ttD9fcywbbI7afGLdsru2HbO+ufk84TVpNva21va86dtttX15Tbwtt/4vtp2w/afvGanmtx67QVy3HreuX/bZnSPpPSZdI2itpm6QVEfFUVxtpwPYeSYMRUfuYsO3flPSypDsj4rxq2a2SDkbELdU/ztMi4k96pLe1kl6ue+bmakKZ+eNnlpZ0paTfVY3HrtDXVarhuNVx5l8q6ZmIeDYijki6R9LyGvroeRGxRdLBNyxeLmljdXujxv54uq5Bbz0hIvZHxGPV7cOSTswsXeuxK/RVizrCv0DST8bd36vemvI7JP3A9qO2V9fdzATmVdOmS9JzkubV2cwEJp25uZveMLN0zxy7Zma8bjde8HuziyLi1yVdJun66vK2J8XYc7ZeGq6Z0szN3TLBzNI/U+exa3bG63arI/z7JC0cd/+sallPiIh91e8RSQ+o92YfPnBiktTq90jN/fxML83cPNHM0uqBY9dLM17XEf5tks61/W7bsyRdLWlTDX28ie2B6oUY2R6Q9An13uzDmyStqm6vkvRgjb38nF6ZubnRzNKq+dj13IzXEdH1H0mXa+wV/x9J+tM6emjQ13skPV79PFl3b5Lu1thl4FGNvTZyjaTTJQ1J2i3pnyXN7aHeviVpp6QdGgva/Jp6u0hjl/Q7JG2vfi6v+9gV+qrluPEOPyApXvADkiL8QFKEH0iK8ANJEX4gKcIPJEX4gaQIP5DU/wPq9BdSYX68XgAAAABJRU5ErkJggg==\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0xafd90d10>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "matrix_in = matrix_in.reshape((28,28))\n",
    "img = plt.imshow(matrix_in)\n",
    "file_name = \"FPGA_input_20200107_Optimizing_None_129\"\n",
    "plt.savefig(file_name + \".png\")\n",
    "np.savetxt(file_name + \".tsv\", matrix_in, delimiter='\\t')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAP8AAAD8CAYAAAC4nHJkAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4xLCBodHRwOi8vbWF0cGxvdGxpYi5vcmcvAOZPmwAADbNJREFUeJzt3X+MHHUZx/HP0+v1WkoVKHA52gsF0lSbqkXP+gsJimBFSfEXUg0pCaEkgIohKtYYq4lKDIioDckBDcUgYIRKjY2C1YgE0/TA0hYKFMspLaVXbYGC9Nq7Pv5xU3PCzfeW3dmdvT7vV3K53Xlmdp5O++ns7nd2v+buAhDPuLIbAFAOwg8ERfiBoAg/EBThB4Ii/EBQhB8IivADQRF+IKjxjdzZBGvziZrcyF0CoezTK9rv/VbJujWF38zmS7pBUoukm939mtT6EzVZ77Eza9klgIS1vqbidat+2m9mLZKWSfqYpNmSFprZ7GofD0Bj1fKaf56kp919q7vvl3SnpAXFtAWg3moJ/zRJzw67vy1b9n/MbLGZ9ZhZzwH117A7AEWq+7v97t7t7l3u3tWqtnrvDkCFagn/dkmdw+5Pz5YBGANqCf86STPN7CQzmyDpAkmrimkLQL1VPdTn7gNmdoWk32toqG+5uz9WWGcA6qqmcX53Xy1pdUG9AGggLu8FgiL8QFCEHwiK8ANBEX4gKMIPBEX4gaAIPxAU4QeCIvxAUIQfCIrwA0ERfiAowg8ERfiBoAg/EBThB4Ii/EBQhB8IivADQRF+ICjCDwRF+IGgCD8QFOEHgiL8QFCEHwiK8ANBEX4gqJpm6TWzXkl7JQ1KGnD3riKaAlB/NYU/8yF3/1cBjwOggXjaDwRVa/hd0n1m9rCZLS6iIQCNUevT/tPcfbuZHS/pfjN7wt0fGL5C9p/CYkmaqCNq3B2AotR05nf37dnvPkkrJc0bYZ1ud+9y965WtdWyOwAFqjr8ZjbZzKYcui3pbEmbimoMQH3V8rS/XdJKMzv0OL9w998V0hWAuqs6/O6+VdI7CuwFQAMx1AcERfiBoAg/EBThB4Ii/EBQhB8IqohP9YUwbs5bcmvPfrcluW1b64Fk/aXNU5P1Gb/dl6yP+/PfknVgJJz5gaAIPxAU4QeCIvxAUIQfCIrwA0ERfiAoxvkrtOWio3Jrd536k+S2uwanJOs9J56UrD/1weOT9Uktk3Jr2/+T37ckjbeDyfrE8elrFCa37E/Xx/fn1ra+fGxy2z378v9cktR+xN5kfZx5bu2VL6aP6cH1jyfrhwPO/EBQhB8IivADQRF+ICjCDwRF+IGgCD8QFOP8FZr1s+dya5+zLyW3bXnVkvUDU/LHoyVpyokvJuufOunR3NrCqWuT2+7z1mT9if6OZP2Icelx/v6D+Y//9N7jktu+69hnk/WPHrUxWe8c/0Ju7byvXJbcduaiZPmwwJkfCIrwA0ERfiAowg8ERfiBoAg/EBThB4IadZzfzJZL+oSkPnefky07RtJdkmZI6pV0vrvvqV+b5Rvo/Wdu7ZSr8muN8JAm5Nb+2vbu5Lbjjnpzsj7Ytyu9c09fo5DSclz6uwJ+851Tk/Vzzt6QrB83biC35q9yiUslZ/5bJc1/zbKrJa1x95mS1mT3AYwho4bf3R+QtPs1ixdIWpHdXiHpvIL7AlBn1b7mb3f3Hdnt5yW1F9QPgAap+Q0/d3dJuS/8zGyxmfWYWc8B5X+fG4DGqjb8O82sQ5Ky3315K7p7t7t3uXtXq9qq3B2AolUb/lWSDn3uaZGke4tpB0CjjBp+M7tD0l8lzTKzbWZ2saRrJJ1lZlskfSS7D2AMGXWw090X5pTOLLgX1IH3p99nGdyZ+4qt7gZ3pa8hsCM7k/U5E/6drN/z8ltza7N/mP5z518hcPjgCj8gKMIPBEX4gaAIPxAU4QeCIvxAUHyuEU3r829fl6xv2j81WV92+7m5tc6tD1XV0+GEMz8QFOEHgiL8QFCEHwiK8ANBEX4gKMIPBMU4P0rzwoXvS9bnTLozWV+5+53Jeuf3GMtP4cwPBEX4gaAIPxAU4QeCIvxAUIQfCIrwA0Exzo/SnHbl2mT9hNb0rO8PrkxP4T1djPOncOYHgiL8QFCEHwiK8ANBEX4gKMIPBEX4gaBGHec3s+WSPiGpz93nZMuWSrpE0qE5lpe4++p6NYmx67mvvj+39uOp1ya3Pfehy5L1U37AOH4tKjnz3ypp/gjLr3f3udkPwQfGmFHD7+4PSNrdgF4ANFAtr/mvMLMNZrbczI4urCMADVFt+G+UdIqkuZJ2SLoub0UzW2xmPWbWc0D9Ve4OQNGqCr+773T3QXc/KOkmSfMS63a7e5e7d7Wqrdo+ARSsqvCbWcewu5+UtKmYdgA0SiVDfXdIOkPSsWa2TdK3JZ1hZnMluaReSZfWsUcAdTBq+N194QiLb6lDLzgMzTx3S27tly92JbedtSQ9yDRQVUc4hCv8gKAIPxAU4QeCIvxAUIQfCIrwA0Hx1d2oyZafvidZ//n0G3Nr39jy6eS2k3qfqaonVIYzPxAU4QeCIvxAUIQfCIrwA0ERfiAowg8ExTg/kvo//u5kfelZdyfrU8btz63tXdWRW5OkSWKcv5448wNBEX4gKMIPBEX4gaAIPxAU4QeCIvxAUIzzBzd++rRk/YRvPZGsf+bI55L1BU9+Nrd2/DKm2C4TZ34gKMIPBEX4gaAIPxAU4QeCIvxAUIQfCGrUcX4z65R0m6R2SS6p291vMLNjJN0laYakXknnu/ue+rWKeth908Rk/Z7OXyfr1/37bcl6y9felFvz5Jaot0rO/AOSrnL32ZLeK+lyM5st6WpJa9x9pqQ12X0AY8So4Xf3He7+SHZ7r6TNkqZJWiBpRbbaCknn1atJAMV7Q6/5zWyGpFMlrZXU7u47stLzGnpZAGCMqDj8ZnakpLslXenuLw2vubsr5yWcmS02sx4z6zmg/pqaBVCcisJvZq0aCv7t7n5PtninmXVk9Q5JfSNt6+7d7t7l7l2taiuiZwAFGDX8ZmaSbpG02d1/NKy0StKi7PYiSfcW3x6AeqnkI70fkHShpI1mtj5btkTSNZJ+aWYXS/qHpPPr0yJqseei9yXr189alqwv2zMrWb/v6tOT9baH1yXrKM+o4Xf3ByVZTvnMYtsB0Chc4QcERfiBoAg/EBThB4Ii/EBQhB8Iiq/uPswNfGp3sv5Y//Rk/ea75ifrnav5+u2xijM/EBThB4Ii/EBQhB8IivADQRF+ICjCDwTFOP9h4Jnv539m/wdvuT257ZP7OpL1GXc+n6wPJqtoZpz5gaAIPxAU4QeCIvxAUIQfCIrwA0ERfiAoxvnHgIEPvytZv/mCG3Nrp6dn4NbXXzk5WR/csjX9ABizOPMDQRF+ICjCDwRF+IGgCD8QFOEHgiL8QFCjjvObWaek2yS1S3JJ3e5+g5ktlXSJpF3ZqkvcfXW9Go3smU+n/5omJD5Vv+bVCcltf/3U25P1GdqQrGPsquQinwFJV7n7I2Y2RdLDZnZ/Vrve3a+tX3sA6mXU8Lv7Dkk7stt7zWyzpGn1bgxAfb2h1/xmNkPSqZLWZouuMLMNZrbczI7O2WaxmfWYWc8B9dfULIDiVBx+MztS0t2SrnT3lyTdKOkUSXM19MzgupG2c/dud+9y965WtRXQMoAiVBR+M2vVUPBvd/d7JMndd7r7oLsflHSTpHn1axNA0UYNv5mZpFskbXb3Hw1bPvxrXz8paVPx7QGol0re7f+ApAslbTSz9dmyJZIWmtlcDQ3/9Uq6tC4dQif8KV3/Qv/lubXxr1hy284/8j5MVJW82/+gpJH+BTGmD4xhXOEHBEX4gaAIPxAU4QeCIvxAUIQfCIqv7h4DJv9qbbI+6y/H5xf70+P4gy+8WE1LOAxw5geCIvxAUIQfCIrwA0ERfiAowg8ERfiBoMzdG7czs12S/jFs0bGS/tWwBt6YZu2tWfuS6K1aRfZ2orsfV8mKDQ3/63Zu1uPuXaU1kNCsvTVrXxK9Vaus3njaDwRF+IGgyg5/d8n7T2nW3pq1L4neqlVKb6W+5gdQnrLP/ABKUkr4zWy+mT1pZk+b2dVl9JDHzHrNbKOZrTeznpJ7WW5mfWa2adiyY8zsfjPbkv0ecZq0knpbambbs2O33szOKam3TjP7k5k9bmaPmdmXs+WlHrtEX6Uct4Y/7TezFklPSTpL0jZJ6yQtdPfHG9pIDjPrldTl7qWPCZvZ6ZJelnSbu8/Jlv1Q0m53vyb7j/Nod/96k/S2VNLLZc/cnE0o0zF8ZmlJ50m6SCUeu0Rf56uE41bGmX+epKfdfau775d0p6QFJfTR9Nz9AUm7X7N4gaQV2e0VGvrH03A5vTUFd9/h7o9kt/dKOjSzdKnHLtFXKcoI/zRJzw67v03NNeW3S7rPzB42s8VlNzOC9mzadEl6XlJ7mc2MYNSZmxvpNTNLN82xq2bG66Lxht/rnebu75T0MUmXZ09vm5IPvWZrpuGaimZubpQRZpb+nzKPXbUzXhetjPBvl9Q57P70bFlTcPft2e8+SSvVfLMP7zw0SWr2u6/kfv6nmWZuHmlmaTXBsWumGa/LCP86STPN7CQzmyDpAkmrSujjdcxscvZGjMxssqSz1XyzD6+StCi7vUjSvSX28n+aZebmvJmlVfKxa7oZr9294T+SztHQO/5/l/TNMnrI6etkSY9mP4+V3ZukOzT0NPCAht4buVjSVElrJG2R9AdJxzRRbz+XtFHSBg0FraOk3k7T0FP6DZLWZz/nlH3sEn2Vcty4wg8Iijf8gKAIPxAU4QeCIvxAUIQfCIrwA0ERfiAowg8E9V/9myRgt2v+wAAAAABJRU5ErkJggg==\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0xaeca1af0>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "matrix_out = matrix_out.reshape((28,28))\n",
    "img = plt.imshow(matrix_out)\n",
    "file_name = \"FPGA_output_20200107_Optimizing_None_129\"\n",
    "plt.savefig(file_name + \".png\")\n",
    "np.savetxt(file_name + \".tsv\", matrix_in, delimiter='\\t', fmt=\"%e\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "matrix_in.freebuffer()\n",
    "# dma_in.stop()\n",
    "\n",
    "matrix_out.freebuffer()\n",
    "# dma_out.stop()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}