/*
 *  BSD LICENSE
 *
 *  Copyright(c) 2016-2017 Broadcom.  All rights reserved.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    * Redistributions of source code must retain the above copyright
 *      notice, this list of conditions and the following disclaimer.
 *    * Redistributions in binary form must reproduce the above copyright
 *      notice, this list of conditions and the following disclaimer in
 *      the documentation and/or other materials provided with the
 *      distribution.
 *    * Neither the name of Broadcom nor the names of its
 *      contributors may be used to endorse or promote products derived
 *      from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#if (NUM_PAXB == 8)
#define ENABLE_PCIE0	1
#define ENABLE_PCIE1	1
#define ENABLE_PCIE2	1
#define ENABLE_PCIE3	1
#define ENABLE_PCIE4	1
#define ENABLE_PCIE5	1
#define ENABLE_PCIE6	1
#define ENABLE_PCIE7	1
#endif

#if (NUM_PAXB == 1)
#define ENABLE_PCIE1	1
#endif

	pcie0: pcie@48000000 {
		compatible = "brcm,iproc-pcie-paxb-v2";
		reg = <0 0x48000000 0 0x4000>;

		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 0 1 &pcie0 1>,
				<0 0 0 0 2 &pcie0 2>,
				<0 0 0 0 3 &pcie0 3>,
				<0 0 0 0 4 &pcie0 4>;
		interrupts = <GIC_SPI 420 IRQ_TYPE_NONE>;

		linux,pci-domain = <0>;

		bus-range = <0x0 0xff>;

		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		ranges = <0x83000000 0 0x00000000 0x4 0x0 0 0x80000000>;

		brcm,pcie-ob;
		brcm,pcie-ob-axi-offset = <0x00000000>;

#if (USE_DDR == 1)
		dma-coherent;
#endif

		msi-map = <0x100 &gic_its 0x040 0x8>;

#if (ENABLE_PAXB_IOMMU == 1)
		iommu-map = <0x100 &smmu 0x040 0x8>;
#endif

		phys = <&pcie_phy 0>;
		phy-names = "pcie-phy";

#if (ENABLE_PCIE0 == 1)
		status = "okay";
#else
		status = "disabled";
#endif
	};

	pcie1: pcie@48004000 {
		compatible = "brcm,iproc-pcie-paxb-v2";
		reg = <0 0x48004000 0 0x4000>;

		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 0 1 &pcie1 1>,
				<0 0 0 0 2 &pcie1 2>,
				<0 0 0 0 3 &pcie1 3>,
				<0 0 0 0 4 &pcie1 4>;
		interrupts = <GIC_SPI 426 IRQ_TYPE_NONE>;

		linux,pci-domain = <1>;

		bus-range = <0x0 0xff>;

		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		ranges = <0x83000000 0 0x00000000 0x4 0x80000000 0 0x80000000>;

		brcm,pcie-ob;
		brcm,pcie-ob-axi-offset = <0x00000000>;

#if (USE_DDR == 1)
		dma-coherent;
#endif

		msi-map = <0x100 &gic_its 0x440 0x8>;

#if (ENABLE_PAXB_IOMMU == 1)
		iommu-map = <0x100 &smmu 0x440 0x8>;
#endif

		phys = <&pcie_phy 1>;
		phy-names = "pcie-phy";

#if (ENABLE_PCIE1 == 1)
		status = "okay";
#else
		status = "disabled";
#endif
	};

	pcie2: pcie@48008000 {
		compatible = "brcm,iproc-pcie-paxb-v2";
		reg = <0 0x48008000 0 0x4000>;

		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 0 1 &pcie2 1>,
				<0 0 0 0 2 &pcie2 2>,
				<0 0 0 0 3 &pcie2 3>,
				<0 0 0 0 4 &pcie2 4>;
		interrupts = <GIC_SPI 432 IRQ_TYPE_NONE>;

		linux,pci-domain = <2>;

		bus-range = <0x0 0xff>;

		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		ranges = <0x83000000 0 0x00000000 0x5 0x0 0 0x80000000>;

		brcm,pcie-ob;
		brcm,pcie-ob-axi-offset = <0x00000000>;

#if (USE_DDR == 1)
		dma-coherent;
#endif

		msi-map = <0x100 &gic_its 0x840 0x8>;

#if (ENABLE_PAXB_IOMMU == 1)
		iommu-map = <0x100 &smmu 0x840 0x8>;
#endif

		phys = <&pcie_phy 2>;
		phy-names = "pcie-phy";

#if (ENABLE_PCIE2 == 1)
		status = "okay";
#else
		status = "disabled";
#endif
	};

	pcie3: pcie@4800c000 {
		compatible = "brcm,iproc-pcie-paxb-v2";
		reg = <0 0x4800c000 0 0x4000>;

		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 0 1 &pcie3 1>,
				<0 0 0 0 2 &pcie3 2>,
				<0 0 0 0 3 &pcie3 3>,
				<0 0 0 0 4 &pcie3 4>;
		interrupts = <GIC_SPI 438 IRQ_TYPE_NONE>;

		linux,pci-domain = <3>;

		bus-range = <0x0 0xff>;

		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		ranges = <0x83000000 0 0x00000000 0x5 0x80000000 0 0x80000000>;

		brcm,pcie-ob;
		brcm,pcie-ob-axi-offset = <0x00000000>;

#if (USE_DDR == 1)
		dma-coherent;
#endif

		msi-map = <0x100 &gic_its 0xc40 0x8>;

#if (ENABLE_PAXB_IOMMU == 1)
		iommu-map = <0x100 &smmu 0xc40 0x8>;
#endif

		phys = <&pcie_phy 3>;
		phy-names = "pcie-phy";

#if (ENABLE_PCIE3 == 1)
		status = "okay";
#else
		status = "disabled";
#endif
	};

	pcie4: pcie@48010000 {
		compatible = "brcm,iproc-pcie-paxb-v2";
		reg = <0 0x48010000 0 0x4000>;

		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 0 1 &pcie4 1>,
				<0 0 0 0 2 &pcie4 2>,
				<0 0 0 0 3 &pcie4 3>,
				<0 0 0 0 4 &pcie4 4>;
		interrupts = <GIC_SPI 444 IRQ_TYPE_NONE>;

		linux,pci-domain = <4>;

		bus-range = <0x0 0xff>;

		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		ranges = <0x83000000 0 0x00000000 0x6 0x0 0 0x80000000>;

		brcm,pcie-ob;
		brcm,pcie-ob-axi-offset = <0x00000000>;

#if (USE_DDR == 1)
		dma-coherent;
#endif

		msi-map = <0x100 &gic_its 0x1040 0x8>;

#if (ENABLE_PAXB_IOMMU == 1)
		iommu-map = <0x100 &smmu 0x1040 0x8>;
#endif

		phys = <&pcie_phy 4>;
		phy-names = "pcie-phy";

#if (ENABLE_PCIE4 == 1)
		status = "okay";
#else
		status = "disabled";
#endif
	};

	pcie5: pcie@48014000 {
		compatible = "brcm,iproc-pcie-paxb-v2";
		reg = <0 0x48014000 0 0x4000>;

		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 0 1 &pcie5 1>,
				<0 0 0 0 2 &pcie5 2>,
				<0 0 0 0 3 &pcie5 3>,
				<0 0 0 0 4 &pcie5 4>;
		interrupts = <GIC_SPI 450 IRQ_TYPE_NONE>;

		linux,pci-domain = <5>;

		bus-range = <0x0 0xff>;

		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		ranges = <0x83000000 0 0x00000000 0x6 0x80000000 0 0x80000000>;

		brcm,pcie-ob;
		brcm,pcie-ob-axi-offset = <0x00000000>;

#if (USE_DDR == 1)
		dma-coherent;
#endif

		msi-map = <0x100 &gic_its 0x1440 0x8>;

#if (ENABLE_PAXB_IOMMU == 1)
		iommu-map = <0x100 &smmu 0x1440 0x8>;
#endif

		phys = <&pcie_phy 5>;
		phy-names = "pcie-phy";

#if (ENABLE_PCIE5 == 1)
		status = "okay";
#else
		status = "disabled";
#endif
	};

	pcie6: pcie@48018000 {
		compatible = "brcm,iproc-pcie-paxb-v2";
		reg = <0 0x48018000 0 0x4000>;

		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 0 1 &pcie6 1>,
				<0 0 0 0 2 &pcie6 2>,
				<0 0 0 0 3 &pcie6 3>,
				<0 0 0 0 4 &pcie6 4>;
		interrupts = <GIC_SPI 456 IRQ_TYPE_NONE>;

		linux,pci-domain = <6>;

		bus-range = <0x0 0xff>;

		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		ranges = <0x83000000 0 0x00000000 0x7 0x0 0 0x80000000>;

		brcm,pcie-ob;
		brcm,pcie-ob-axi-offset = <0x00000000>;

#if (USE_DDR == 1)
		dma-coherent;
#endif

		msi-map = <0x100 &gic_its 0x1840 0x8>;

#if (ENABLE_PAXB_IOMMU == 1)
		iommu-map = <0x100 &smmu 0x1840 0x8>;
#endif

		phys = <&pcie_phy 6>;
		phy-names = "pcie-phy";

#if (ENABLE_PCIE6 == 1)
		status = "okay";
#else
		status = "disabled";
#endif
	};

	pcie7: pcie@4801c000 {
		compatible = "brcm,iproc-pcie-paxb-v2";
		reg = <0 0x4801c000 0 0x4000>;

		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 0 1 &pcie7 1>,
				<0 0 0 0 2 &pcie7 2>,
				<0 0 0 0 3 &pcie7 3>,
				<0 0 0 0 4 &pcie7 4>;
		interrupts = <GIC_SPI 462 IRQ_TYPE_NONE>;

		linux,pci-domain = <7>;

		bus-range = <0x0 0xff>;

		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		ranges = <0x83000000 0 0x00000000 0x7 0x80000000 0 0x80000000>;

		brcm,pcie-ob;
		brcm,pcie-ob-axi-offset = <0x00000000>;

#if (USE_DDR == 1)
		dma-coherent;
#endif

		msi-map = <0x100 &gic_its 0x1c40 0x8>;

#if (ENABLE_PAXB_IOMMU == 1)
		iommu-map = <0x100 &smmu 0x1c40 0x8>;
#endif

		phys = <&pcie_phy 7>;
		phy-names = "pcie-phy";

#if (ENABLE_PCIE7 == 1)
		status = "okay";
#else
		status = "disabled";
#endif
	};

	pcie8: pcie@60400000 {
		compatible = "brcm,iproc-pcie-paxc-v2";
		reg = <0 0x60400000 0 0x1000>;
		linux,pci-domain = <8>;

		bus-range = <0x0 0x1>;

		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		ranges = <0x83000000 0 0x10000000 0 0x10000000 0 0x20000000>;

#if (USE_DDR == 1)
		dma-coherent;
#endif

		msi-map = <0x100 &gic_its 0x2000 0x1>,
			  <0x101 &gic_its 0x2080 0x1>,
			  <0x102 &gic_its 0x2100 0x1>,
			  <0x103 &gic_its 0x2180 0x1>,
			  <0x104 &gic_its 0x2200 0x1>,
			  <0x105 &gic_its 0x2280 0x1>,
			  <0x106 &gic_its 0x2300 0x1>,
			  <0x107 &gic_its 0x2380 0x1>;

		phys = <&pcie_phy 8>;
		phy-names = "pcie-phy";

#if (ENABLE_PAXC == 1)
		status = "okay";
#else
		status = "disabled";
#endif
	};

	pmi-bus {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;

		pcie_phy: phy {
			compatible = "brcm,sr-pcie-phy";
			brcm,sr-cdru = <&cdru>;
			brcm,sr-mhb = <&mhb>;
			#phy-cells = <1>;
		};
	};
