Analysis & Synthesis report for CEG_3156_Lab3
Fri Apr 05 13:37:02 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated
 14. Source assignments for ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated
 15. Parameter Settings for User Entity Instance: mux81n:ioMUX
 16. Parameter Settings for User Entity Instance: uniShiftReg:PC
 17. Parameter Settings for User Entity Instance: adder_nbit:PCAdder
 18. Parameter Settings for User Entity Instance: adder_nbit:branchAdder
 19. Parameter Settings for User Entity Instance: mux21n:branchSelect
 20. Parameter Settings for User Entity Instance: mux21n:branchOrJump
 21. Parameter Settings for User Entity Instance: rom_unregistered:instructionMem|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: registerFile:registers|nto2nDecoder:decoder
 23. Parameter Settings for User Entity Instance: registerFile:registers|mux81n:readData1
 24. Parameter Settings for User Entity Instance: registerFile:registers|mux81n:readData2
 25. Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg
 26. Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg
 27. Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg
 28. Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg
 29. Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg
 30. Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg
 31. Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg
 32. Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg
 33. Parameter Settings for User Entity Instance: mux21n:writeRegMUX
 34. Parameter Settings for User Entity Instance: mux21n:readData2MUX
 35. Parameter Settings for User Entity Instance: nBitALU:alu
 36. Parameter Settings for User Entity Instance: nBitALU:alu|adder_nbit:adder
 37. Parameter Settings for User Entity Instance: nBitALU:alu|nBitComparator:comparator
 38. Parameter Settings for User Entity Instance: nBitALU:alu|mux81n:mux
 39. Parameter Settings for User Entity Instance: ram_unreg:dataMem|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: mux21n:dataMUX
 41. altsyncram Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "nBitALU:alu|mux81n:mux"
 43. Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:0:comp"
 44. Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:1:comp"
 45. Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:2:comp"
 46. Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:3:comp"
 47. Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:4:comp"
 48. Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:5:comp"
 49. Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:6:comp"
 50. Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:comp7"
 51. Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator"
 52. Port Connectivity Checks: "nBitALU:alu|adder_nbit:adder"
 53. Port Connectivity Checks: "mux21n:writeRegMUX"
 54. Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg"
 55. Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg"
 56. Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg"
 57. Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg"
 58. Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg"
 59. Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg"
 60. Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg"
 61. Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg"
 62. Port Connectivity Checks: "mux21n:branchOrJump"
 63. Port Connectivity Checks: "adder_nbit:branchAdder"
 64. Port Connectivity Checks: "adder_nbit:PCAdder"
 65. Port Connectivity Checks: "uniShiftReg:PC|mux41:mux_msb"
 66. Port Connectivity Checks: "uniShiftReg:PC|mux41:mux_lsb"
 67. Port Connectivity Checks: "uniShiftReg:PC"
 68. Port Connectivity Checks: "mux81n:ioMUX"
 69. Port Connectivity Checks: "clk_div:div_clk"
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 05 13:37:02 2024      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; CEG_3156_Lab3                              ;
; Top-level Entity Name              ; singleCycleProcessor                       ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 434                                        ;
;     Total combinational functions  ; 378                                        ;
;     Dedicated logic registers      ; 71                                         ;
; Total registers                    ; 71                                         ;
; Total pins                         ; 107                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 10,240                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                     ; Setting              ; Default Value      ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7        ;                    ;
; Top-level entity name                                                      ; SingleCycleProcessor ; CEG_3156_Lab3      ;
; Family name                                                                ; Cyclone IV E         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                  ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                                ; Off                  ; Off                ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                ;
; Preserve fewer node names                                                  ; On                   ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                  ; Off                ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                 ; Auto               ;
; Safe State Machine                                                         ; Off                  ; Off                ;
; Extract Verilog State Machines                                             ; On                   ; On                 ;
; Extract VHDL State Machines                                                ; On                   ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                 ;
; Parallel Synthesis                                                         ; On                   ; On                 ;
; DSP Block Balancing                                                        ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                         ; On                   ; On                 ;
; Power-Up Don't Care                                                        ; On                   ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                ;
; Remove Duplicate Registers                                                 ; On                   ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                        ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                ;
; Optimization Technique                                                     ; Balanced             ; Balanced           ;
; Carry Chain Length                                                         ; 70                   ; 70                 ;
; Auto Carry Chains                                                          ; On                   ; On                 ;
; Auto Open-Drain Pins                                                       ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                ;
; Auto ROM Replacement                                                       ; On                   ; On                 ;
; Auto RAM Replacement                                                       ; On                   ; On                 ;
; Auto DSP Block Replacement                                                 ; On                   ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                   ; On                 ;
; Strict RAM Replacement                                                     ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                          ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                ;
; Auto RAM Block Balancing                                                   ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                      ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                    ; On                   ; On                 ;
; Report Parameter Settings                                                  ; On                   ; On                 ;
; Report Source Assignments                                                  ; On                   ; On                 ;
; Report Connectivity Checks                                                 ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation   ; Normal compilation ;
; HDL message level                                                          ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                ;
; Clock MUX Protection                                                       ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                ;
; Block Design Naming                                                        ; Auto                 ; Auto               ;
; SDC constraint protection                                                  ; Off                  ; Off                ;
; Synthesis Effort                                                           ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                 ;
; Synthesis Seed                                                             ; 1                    ; 1                  ;
+----------------------------------------------------------------------------+----------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------+---------+
; clk_div.vhd                      ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/clk_div.vhd              ;         ;
; DispController.vhd               ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/DispController.vhd       ;         ;
; instruction.mif                  ; yes             ; User Memory Initialization File  ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/instruction.mif          ;         ;
; data.mif                         ; yes             ; User Memory Initialization File  ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/data.mif                 ;         ;
; controlUnitALU.vhd               ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/controlUnitALU.vhd       ;         ;
; controlUnit.vhd                  ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/controlUnit.vhd          ;         ;
; SingleCycleProcessor.vhd         ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor.vhd ;         ;
; registerFile.vhd                 ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/registerFile.vhd         ;         ;
; nBitALU.vhd                      ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/nBitALU.vhd              ;         ;
; nBitComparator.vhd               ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/nBitComparator.vhd       ;         ;
; OneBitComparator.vhd             ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/OneBitComparator.vhd     ;         ;
; uniShiftReg.vhd                  ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/uniShiftReg.vhd          ;         ;
; nto2nDecoder.vhd                 ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/nto2nDecoder.vhd         ;         ;
; mux81n.vhd                       ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/mux81n.vhd               ;         ;
; mux41n.vhd                       ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/mux41n.vhd               ;         ;
; mux21n.vhd                       ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/mux21n.vhd               ;         ;
; enardFF_2.vhd                    ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/enardFF_2.vhd            ;         ;
; core_utils.vhd                   ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/core_utils.vhd           ;         ;
; adder_nbit.vhd                   ; yes             ; User VHDL File                   ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/adder_nbit.vhd           ;         ;
; rom_unregistered.vhd             ; yes             ; User Wizard-Generated File       ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/rom_unregistered.vhd     ;         ;
; ram_unreg.vhd                    ; yes             ; User Wizard-Generated File       ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/ram_unreg.vhd            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                    ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; db/altsyncram_ngs3.tdf           ; yes             ; Auto-Generated Megafunction      ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/db/altsyncram_ngs3.tdf   ;         ;
; db/altsyncram_0eq3.tdf           ; yes             ; Auto-Generated Megafunction      ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/db/altsyncram_0eq3.tdf   ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 434          ;
;                                             ;              ;
; Total combinational functions               ; 378          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 252          ;
;     -- 3 input functions                    ; 73           ;
;     -- <=2 input functions                  ; 53           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 378          ;
;     -- arithmetic mode                      ; 0            ;
;                                             ;              ;
; Total registers                             ; 71           ;
;     -- Dedicated logic registers            ; 71           ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 107          ;
; Total memory bits                           ; 10240        ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; GClock~input ;
; Maximum fan-out                             ; 102          ;
; Total fan-out                               ; 2165         ;
; Average fan-out                             ; 3.08         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; |singleCycleProcessor                       ; 378 (3)           ; 71 (0)       ; 10240       ; 0            ; 0       ; 0         ; 107  ; 0            ; |singleCycleProcessor                                                                                                ;              ;
;    |DispController:displayOutput|           ; 127 (127)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|DispController:displayOutput                                                                   ;              ;
;    |adder_nbit:PCAdder|                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|adder_nbit:PCAdder                                                                             ;              ;
;       |fadder:\gen:3:foo|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|adder_nbit:PCAdder|fadder:\gen:3:foo                                                           ;              ;
;       |fadder:\gen:4:foo|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|adder_nbit:PCAdder|fadder:\gen:4:foo                                                           ;              ;
;       |fadder:\gen:5:foo|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|adder_nbit:PCAdder|fadder:\gen:5:foo                                                           ;              ;
;       |fadder:\gen:6:foo|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|adder_nbit:PCAdder|fadder:\gen:6:foo                                                           ;              ;
;       |fadder:\gen:7:foo|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|adder_nbit:PCAdder|fadder:\gen:7:foo                                                           ;              ;
;    |adder_nbit:branchAdder|                 ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|adder_nbit:branchAdder                                                                         ;              ;
;       |fadder:\gen:3:foo|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|adder_nbit:branchAdder|fadder:\gen:3:foo                                                       ;              ;
;       |fadder:\gen:4:foo|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|adder_nbit:branchAdder|fadder:\gen:4:foo                                                       ;              ;
;       |fadder:\gen:5:foo|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|adder_nbit:branchAdder|fadder:\gen:5:foo                                                       ;              ;
;       |fadder:\gen:6:foo|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|adder_nbit:branchAdder|fadder:\gen:6:foo                                                       ;              ;
;       |fadder:\gen:7:foo|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|adder_nbit:branchAdder|fadder:\gen:7:foo                                                       ;              ;
;    |controlUnit:control|                    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|controlUnit:control                                                                            ;              ;
;    |controlUnitALU:controlUnitALUunit|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|controlUnitALU:controlUnitALUunit                                                              ;              ;
;    |mux21n:branchOrJump|                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:branchOrJump                                                                            ;              ;
;       |mux21:\gen:2:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:branchOrJump|mux21:\gen:2:mux                                                           ;              ;
;       |mux21:\gen:7:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:branchOrJump|mux21:\gen:7:mux                                                           ;              ;
;    |mux21n:dataMUX|                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:dataMUX                                                                                 ;              ;
;       |mux21:\gen:0:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:dataMUX|mux21:\gen:0:mux                                                                ;              ;
;       |mux21:\gen:1:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:dataMUX|mux21:\gen:1:mux                                                                ;              ;
;       |mux21:\gen:2:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:dataMUX|mux21:\gen:2:mux                                                                ;              ;
;       |mux21:\gen:3:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:dataMUX|mux21:\gen:3:mux                                                                ;              ;
;       |mux21:\gen:4:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:dataMUX|mux21:\gen:4:mux                                                                ;              ;
;       |mux21:\gen:5:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:dataMUX|mux21:\gen:5:mux                                                                ;              ;
;       |mux21:\gen:6:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:dataMUX|mux21:\gen:6:mux                                                                ;              ;
;       |mux21:\gen:7:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:dataMUX|mux21:\gen:7:mux                                                                ;              ;
;    |mux21n:readData2MUX|                    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:readData2MUX                                                                            ;              ;
;       |mux21:\gen:0:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:readData2MUX|mux21:\gen:0:mux                                                           ;              ;
;       |mux21:\gen:1:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:readData2MUX|mux21:\gen:1:mux                                                           ;              ;
;       |mux21:\gen:2:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:readData2MUX|mux21:\gen:2:mux                                                           ;              ;
;       |mux21:\gen:3:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:readData2MUX|mux21:\gen:3:mux                                                           ;              ;
;       |mux21:\gen:4:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:readData2MUX|mux21:\gen:4:mux                                                           ;              ;
;       |mux21:\gen:5:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:readData2MUX|mux21:\gen:5:mux                                                           ;              ;
;       |mux21:\gen:6:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:readData2MUX|mux21:\gen:6:mux                                                           ;              ;
;       |mux21:\gen:7:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:readData2MUX|mux21:\gen:7:mux                                                           ;              ;
;    |mux21n:writeRegMUX|                     ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:writeRegMUX                                                                             ;              ;
;       |mux21:\gen:0:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:writeRegMUX|mux21:\gen:0:mux                                                            ;              ;
;       |mux21:\gen:1:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:writeRegMUX|mux21:\gen:1:mux                                                            ;              ;
;       |mux21:\gen:2:mux|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux21n:writeRegMUX|mux21:\gen:2:mux                                                            ;              ;
;    |mux81n:ioMUX|                           ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux81n:ioMUX                                                                                   ;              ;
;       |mux81:\genMuxes:0:smallMux|          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:0:smallMux                                                        ;              ;
;       |mux81:\genMuxes:1:smallMux|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:1:smallMux                                                        ;              ;
;       |mux81:\genMuxes:2:smallMux|          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:2:smallMux                                                        ;              ;
;       |mux81:\genMuxes:3:smallMux|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:3:smallMux                                                        ;              ;
;       |mux81:\genMuxes:4:smallMux|          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:4:smallMux                                                        ;              ;
;       |mux81:\genMuxes:5:smallMux|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:5:smallMux                                                        ;              ;
;       |mux81:\genMuxes:6:smallMux|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:6:smallMux                                                        ;              ;
;       |mux81:\genMuxes:7:smallMux|          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:7:smallMux                                                        ;              ;
;    |nBitALU:alu|                            ; 47 (5)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu                                                                                    ;              ;
;       |adder_nbit:adder|                    ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|adder_nbit:adder                                                                   ;              ;
;          |fadder:\gen:0:foo|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:0:foo                                                 ;              ;
;          |fadder:\gen:1:foo|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:1:foo                                                 ;              ;
;          |fadder:\gen:2:foo|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:2:foo                                                 ;              ;
;          |fadder:\gen:3:foo|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:3:foo                                                 ;              ;
;          |fadder:\gen:4:foo|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:4:foo                                                 ;              ;
;          |fadder:\gen:5:foo|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:5:foo                                                 ;              ;
;          |fadder:\gen:6:foo|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:6:foo                                                 ;              ;
;          |fadder:\gen:7:foo|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:7:foo                                                 ;              ;
;       |mux81n:mux|                          ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|mux81n:mux                                                                         ;              ;
;          |mux81:\genMuxes:0:smallMux|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:0:smallMux                                              ;              ;
;          |mux81:\genMuxes:1:smallMux|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:1:smallMux                                              ;              ;
;          |mux81:\genMuxes:2:smallMux|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:2:smallMux                                              ;              ;
;          |mux81:\genMuxes:3:smallMux|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:3:smallMux                                              ;              ;
;          |mux81:\genMuxes:4:smallMux|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:4:smallMux                                              ;              ;
;          |mux81:\genMuxes:5:smallMux|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:5:smallMux                                              ;              ;
;          |mux81:\genMuxes:6:smallMux|       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:6:smallMux                                              ;              ;
;          |mux81:\genMuxes:7:smallMux|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:7:smallMux                                              ;              ;
;       |nBitComparator:comparator|           ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|nBitComparator:comparator                                                          ;              ;
;          |oneBitComparator:\genloop:0:comp| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:0:comp                         ;              ;
;          |oneBitComparator:\genloop:5:comp| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:5:comp                         ;              ;
;    |ram_unreg:dataMem|                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|ram_unreg:dataMem                                                                              ;              ;
;       |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|ram_unreg:dataMem|altsyncram:altsyncram_component                                              ;              ;
;          |altsyncram_0eq3:auto_generated|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated               ;              ;
;    |registerFile:registers|                 ; 113 (0)           ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers                                                                         ;              ;
;       |mux81n:readData1|                    ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData1                                                        ;              ;
;          |mux81:\genMuxes:0:smallMux|       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:0:smallMux                             ;              ;
;          |mux81:\genMuxes:1:smallMux|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:1:smallMux                             ;              ;
;          |mux81:\genMuxes:2:smallMux|       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:2:smallMux                             ;              ;
;          |mux81:\genMuxes:3:smallMux|       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:3:smallMux                             ;              ;
;          |mux81:\genMuxes:4:smallMux|       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:4:smallMux                             ;              ;
;          |mux81:\genMuxes:5:smallMux|       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:5:smallMux                             ;              ;
;          |mux81:\genMuxes:6:smallMux|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:6:smallMux                             ;              ;
;          |mux81:\genMuxes:7:smallMux|       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:7:smallMux                             ;              ;
;       |mux81n:readData2|                    ; 53 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData2                                                        ;              ;
;          |mux81:\genMuxes:0:smallMux|       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:0:smallMux                             ;              ;
;          |mux81:\genMuxes:1:smallMux|       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:1:smallMux                             ;              ;
;          |mux81:\genMuxes:2:smallMux|       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:2:smallMux                             ;              ;
;          |mux81:\genMuxes:3:smallMux|       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:3:smallMux                             ;              ;
;          |mux81:\genMuxes:4:smallMux|       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:4:smallMux                             ;              ;
;          |mux81:\genMuxes:5:smallMux|       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:5:smallMux                             ;              ;
;          |mux81:\genMuxes:6:smallMux|       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:6:smallMux                             ;              ;
;          |mux81:\genMuxes:7:smallMux|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:7:smallMux                             ;              ;
;       |nto2nDecoder:decoder|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|nto2nDecoder:decoder                                                    ;              ;
;       |uniShiftReg:\reg_gen_loop:0:reg|     ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg                                         ;              ;
;          |enARdFF_2:\gen:1:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff                    ;              ;
;          |enARdFF_2:\gen:2:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff                    ;              ;
;          |enARdFF_2:\gen:3:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff                    ;              ;
;          |enARdFF_2:\gen:4:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff                    ;              ;
;          |enARdFF_2:\gen:5:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff                    ;              ;
;          |enARdFF_2:\gen:6:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff                    ;              ;
;          |enARdFF_2:dff_lsb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb                       ;              ;
;          |enARdFF_2:dff_msb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb                       ;              ;
;       |uniShiftReg:\reg_gen_loop:1:reg|     ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg                                         ;              ;
;          |enARdFF_2:\gen:1:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff                    ;              ;
;          |enARdFF_2:\gen:2:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff                    ;              ;
;          |enARdFF_2:\gen:3:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff                    ;              ;
;          |enARdFF_2:\gen:4:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff                    ;              ;
;          |enARdFF_2:\gen:5:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff                    ;              ;
;          |enARdFF_2:\gen:6:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff                    ;              ;
;          |enARdFF_2:dff_lsb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb                       ;              ;
;          |enARdFF_2:dff_msb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb                       ;              ;
;       |uniShiftReg:\reg_gen_loop:2:reg|     ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg                                         ;              ;
;          |enARdFF_2:\gen:1:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff                    ;              ;
;          |enARdFF_2:\gen:2:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff                    ;              ;
;          |enARdFF_2:\gen:3:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff                    ;              ;
;          |enARdFF_2:\gen:4:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff                    ;              ;
;          |enARdFF_2:\gen:5:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff                    ;              ;
;          |enARdFF_2:\gen:6:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff                    ;              ;
;          |enARdFF_2:dff_lsb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb                       ;              ;
;          |enARdFF_2:dff_msb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb                       ;              ;
;       |uniShiftReg:\reg_gen_loop:3:reg|     ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg                                         ;              ;
;          |enARdFF_2:\gen:1:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff                    ;              ;
;          |enARdFF_2:\gen:2:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff                    ;              ;
;          |enARdFF_2:\gen:3:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff                    ;              ;
;          |enARdFF_2:\gen:4:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff                    ;              ;
;          |enARdFF_2:\gen:5:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff                    ;              ;
;          |enARdFF_2:\gen:6:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff                    ;              ;
;          |enARdFF_2:dff_lsb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb                       ;              ;
;          |enARdFF_2:dff_msb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb                       ;              ;
;       |uniShiftReg:\reg_gen_loop:4:reg|     ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg                                         ;              ;
;          |enARdFF_2:\gen:1:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff                    ;              ;
;          |enARdFF_2:\gen:2:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff                    ;              ;
;          |enARdFF_2:\gen:3:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff                    ;              ;
;          |enARdFF_2:\gen:4:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff                    ;              ;
;          |enARdFF_2:\gen:5:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff                    ;              ;
;          |enARdFF_2:\gen:6:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff                    ;              ;
;          |enARdFF_2:dff_lsb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb                       ;              ;
;          |enARdFF_2:dff_msb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb                       ;              ;
;       |uniShiftReg:\reg_gen_loop:5:reg|     ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg                                         ;              ;
;          |enARdFF_2:\gen:1:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff                    ;              ;
;          |enARdFF_2:\gen:2:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff                    ;              ;
;          |enARdFF_2:\gen:3:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff                    ;              ;
;          |enARdFF_2:\gen:4:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff                    ;              ;
;          |enARdFF_2:\gen:5:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff                    ;              ;
;          |enARdFF_2:\gen:6:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff                    ;              ;
;          |enARdFF_2:dff_lsb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb                       ;              ;
;          |enARdFF_2:dff_msb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb                       ;              ;
;       |uniShiftReg:\reg_gen_loop:6:reg|     ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg                                         ;              ;
;          |enARdFF_2:\gen:1:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff                    ;              ;
;          |enARdFF_2:\gen:2:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff                    ;              ;
;          |enARdFF_2:\gen:3:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff                    ;              ;
;          |enARdFF_2:\gen:4:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff                    ;              ;
;          |enARdFF_2:\gen:5:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff                    ;              ;
;          |enARdFF_2:\gen:6:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff                    ;              ;
;          |enARdFF_2:dff_lsb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb                       ;              ;
;          |enARdFF_2:dff_msb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb                       ;              ;
;       |uniShiftReg:\reg_gen_loop:7:reg|     ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg                                         ;              ;
;          |enARdFF_2:\gen:1:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff                    ;              ;
;          |enARdFF_2:\gen:2:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff                    ;              ;
;          |enARdFF_2:\gen:3:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff                    ;              ;
;          |enARdFF_2:\gen:4:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff                    ;              ;
;          |enARdFF_2:\gen:5:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff                    ;              ;
;          |enARdFF_2:\gen:6:dff|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff                    ;              ;
;          |enARdFF_2:dff_lsb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb                       ;              ;
;          |enARdFF_2:dff_msb|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb                       ;              ;
;    |rom_unregistered:instructionMem|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|rom_unregistered:instructionMem                                                                ;              ;
;       |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|rom_unregistered:instructionMem|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_ngs3:auto_generated|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated ;              ;
;    |uniShiftReg:PC|                         ; 4 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|uniShiftReg:PC                                                                                 ;              ;
;       |enARdFF_2:\gen:2:dff|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|uniShiftReg:PC|enARdFF_2:\gen:2:dff                                                            ;              ;
;       |enARdFF_2:\gen:3:dff|                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|uniShiftReg:PC|enARdFF_2:\gen:3:dff                                                            ;              ;
;       |enARdFF_2:\gen:4:dff|                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|uniShiftReg:PC|enARdFF_2:\gen:4:dff                                                            ;              ;
;       |enARdFF_2:\gen:5:dff|                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|uniShiftReg:PC|enARdFF_2:\gen:5:dff                                                            ;              ;
;       |enARdFF_2:\gen:6:dff|                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|uniShiftReg:PC|enARdFF_2:\gen:6:dff                                                            ;              ;
;       |enARdFF_2:dff_msb|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |singleCycleProcessor|uniShiftReg:PC|enARdFF_2:dff_msb                                                               ;              ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------+
; Name                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF             ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------+
; ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; data.mif        ;
; rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192 ; instruction.mif ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                       ; IP Include File                                                                          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+------------------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |singleCycleProcessor|ram_unreg:dataMem               ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/ram_unreg.vhd        ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |singleCycleProcessor|rom_unregistered:instructionMem ; X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/rom_unregistered.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+-------------------------------------------+-------------------------------------------------------+
; Register name                             ; Reason for Removal                                    ;
+-------------------------------------------+-------------------------------------------------------+
; uniShiftReg:PC|enARdFF_2:dff_lsb|int_q    ; Merged with uniShiftReg:PC|enARdFF_2:\gen:1:dff|int_q ;
; uniShiftReg:PC|enARdFF_2:\gen:1:dff|int_q ; Stuck at GND due to stuck port data_in                ;
; Total Number of Removed Registers = 2     ;                                                       ;
+-------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 71    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 70    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 70    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |singleCycleProcessor|uniShiftReg:PC|enARdFF_2:\gen:2:dff|int_q ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux81n:ioMUX ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; data_width     ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uniShiftReg:PC ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nbit:PCAdder ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; data_width     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nbit:branchAdder ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; data_width     ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux21n:branchSelect ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; data_width     ; 8     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux21n:branchOrJump ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; data_width     ; 8     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_unregistered:instructionMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; instruction.mif      ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_ngs3      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:registers|nto2nDecoder:decoder ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:registers|mux81n:readData1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:registers|mux81n:readData2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux21n:writeRegMUX ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; data_width     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux21n:readData2MUX ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; data_width     ; 8     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitALU:alu ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; word_size      ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitALU:alu|adder_nbit:adder ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitALU:alu|nBitComparator:comparator ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; word_size      ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitALU:alu|mux81n:mux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; data_width     ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_unreg:dataMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                     ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; data.mif             ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_0eq3      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux21n:dataMUX ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_width     ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 2                                                               ;
; Entity Instance                           ; rom_unregistered:instructionMem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                             ;
;     -- WIDTH_A                            ; 32                                                              ;
;     -- NUMWORDS_A                         ; 256                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 0                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; ram_unreg:dataMem|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 256                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 8                                                               ;
;     -- NUMWORDS_B                         ; 256                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "nBitALU:alu|mux81n:mux" ;
+----------+-------+----------+----------------------+
; Port     ; Type  ; Severity ; Details              ;
+----------+-------+----------+----------------------+
; i3       ; Input ; Info     ; Stuck at GND         ;
; i4       ; Input ; Info     ; Stuck at GND         ;
; i5       ; Input ; Info     ; Stuck at GND         ;
; i7[7..1] ; Input ; Info     ; Stuck at GND         ;
+----------+-------+----------+----------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:0:comp"             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_eq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:1:comp"             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_eq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:2:comp"             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_eq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:3:comp"             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_eq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:4:comp"             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_eq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:5:comp"             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_eq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:6:comp"             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_eq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator|oneBitComparator:comp7"                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_gtprev ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_ltprev ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_eq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitALU:alu|nBitComparator:comparator"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_gt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_eq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitALU:alu|adder_nbit:adder"                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; c_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux21n:writeRegMUX"                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; in0[7..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; in1[7..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; outp[7..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg"                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; in_shl      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_shr      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_databar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg"                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; in_shl      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_shr      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_databar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg"                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; in_shl      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_shr      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_databar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg"                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; in_shl      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_shr      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_databar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg"                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; in_shl      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_shr      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_databar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg"                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; in_shl      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_shr      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_databar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg"                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; in_shl      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_shr      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_databar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg"                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; in_shl      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_shr      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_databar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mux21n:branchOrJump" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; in1[1..0] ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nbit:branchAdder"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; b_in[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; subtract     ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nbit:PCAdder"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; b_in[7..3]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_in[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_in[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; subtract     ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "uniShiftReg:PC|mux41:mux_msb" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; two  ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "uniShiftReg:PC|mux41:mux_lsb" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; one  ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uniShiftReg:PC"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; in_shl      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_shr      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_databar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "mux81n:ioMUX" ;
+-------+-------+----------+---------------+
; Port  ; Type  ; Severity ; Details       ;
+-------+-------+----------+---------------+
; i5[7] ; Input ; Info     ; Stuck at GND  ;
; i6[7] ; Input ; Info     ; Stuck at GND  ;
; i7[7] ; Input ; Info     ; Stuck at GND  ;
+-------+-------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_div:div_clk"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_1mhz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_100khz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_10khz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_1khz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_100hz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_10hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_1hz    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri Apr 05 13:36:51 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CEG_3156_Lab3 -c CEG_3156_Lab3
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a
    Info (12023): Found entity 1: clk_div
Info (12021): Found 2 design units, including 1 entities, in source file hazarddetectionunit.vhd
    Info (12022): Found design unit 1: HazardDetectionUnit-structural
    Info (12023): Found entity 1: HazardDetectionUnit
Info (12021): Found 2 design units, including 1 entities, in source file memwbregister.vhd
    Info (12022): Found design unit 1: MEMWBRegister-rtl
    Info (12023): Found entity 1: MEMWBRegister
Info (12021): Found 2 design units, including 1 entities, in source file dispcontroller.vhd
    Info (12022): Found design unit 1: DispController-behave
    Info (12023): Found entity 1: DispController
Info (12021): Found 2 design units, including 1 entities, in source file controlunitalu.vhd
    Info (12022): Found design unit 1: controlUnitALU-struct
    Info (12023): Found entity 1: controlUnitALU
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: controlUnit-struct
    Info (12023): Found entity 1: controlUnit
Info (12021): Found 2 design units, including 1 entities, in source file singlecycleprocessor_testbench.vhd
    Info (12022): Found design unit 1: singleCycleProcessor_testbench-testbench
    Info (12023): Found entity 1: singleCycleProcessor_testbench
Info (12021): Found 2 design units, including 1 entities, in source file singlecycleprocessor.vhd
    Info (12022): Found design unit 1: singleCycleProcessor-rtl
    Info (12023): Found entity 1: singleCycleProcessor
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerFile-rtl
    Info (12023): Found entity 1: registerFile
Info (12021): Found 2 design units, including 1 entities, in source file nbitalu.vhd
    Info (12022): Found design unit 1: nBitALU-struct
    Info (12023): Found entity 1: nBitALU
Info (12021): Found 2 design units, including 1 entities, in source file nbitcomparator.vhd
    Info (12022): Found design unit 1: nBitComparator-rtl
    Info (12023): Found entity 1: nBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file onebitcomparator.vhd
    Info (12022): Found design unit 1: oneBitComparator-rtl
    Info (12023): Found entity 1: oneBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file lpm_rom1.vhd
    Info (12022): Found design unit 1: lpm_rom1-SYN
    Info (12023): Found entity 1: lpm_rom1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_ram2.vhd
    Info (12022): Found design unit 1: lpm_ram2-SYN
    Info (12023): Found entity 1: lpm_ram2
Info (12021): Found 2 design units, including 1 entities, in source file unishiftreg.vhd
    Info (12022): Found design unit 1: uniShiftReg-rtl
    Info (12023): Found entity 1: uniShiftReg
Info (12021): Found 2 design units, including 1 entities, in source file nto2ndecoder.vhd
    Info (12022): Found design unit 1: nto2nDecoder-struct
    Info (12023): Found entity 1: nto2nDecoder
Info (12021): Found 4 design units, including 2 entities, in source file mux81n.vhd
    Info (12022): Found design unit 1: mux81-rtl
    Info (12022): Found design unit 2: mux81n-rtl
    Info (12023): Found entity 1: mux81
    Info (12023): Found entity 2: mux81n
Warning (12090): Entity "mux41" obtained from "mux41n.vhd" instead of from Quartus II megafunction library
Info (12021): Found 4 design units, including 2 entities, in source file mux41n.vhd
    Info (12022): Found design unit 1: mux41-rtl
    Info (12022): Found design unit 2: mux41n-rtl
    Info (12023): Found entity 1: mux41
    Info (12023): Found entity 2: mux41n
Info (12021): Found 4 design units, including 2 entities, in source file mux21n.vhd
    Info (12022): Found design unit 1: mux21-rtl
    Info (12022): Found design unit 2: mux21n-rtl
    Info (12023): Found entity 1: mux21
    Info (12023): Found entity 2: mux21n
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl
    Info (12023): Found entity 1: enARdFF_2
Info (12021): Found 1 design units, including 0 entities, in source file core_utils.vhd
    Info (12022): Found design unit 1: core_utils
Info (12021): Found 4 design units, including 2 entities, in source file adder_nbit.vhd
    Info (12022): Found design unit 1: fadder-rtl
    Info (12022): Found design unit 2: adder_nbit-rtl
    Info (12023): Found entity 1: fadder
    Info (12023): Found entity 2: adder_nbit
Info (12021): Found 2 design units, including 1 entities, in source file rom_unregistered.vhd
    Info (12022): Found design unit 1: rom_unregistered-SYN
    Info (12023): Found entity 1: rom_unregistered
Info (12021): Found 2 design units, including 1 entities, in source file ram_unreg.vhd
    Info (12022): Found design unit 1: ram_unreg-SYN
    Info (12023): Found entity 1: ram_unreg
Info (12021): Found 2 design units, including 1 entities, in source file idifregister.vhd
    Info (12022): Found design unit 1: IDIFRegister-rtl
    Info (12023): Found entity 1: IDIFRegister
Info (12021): Found 2 design units, including 1 entities, in source file idexregister.vhd
    Info (12022): Found design unit 1: IDEXRegister-rtl
    Info (12023): Found entity 1: IDEXRegister
Info (12021): Found 2 design units, including 1 entities, in source file exmemregister.vhd
    Info (12022): Found design unit 1: EXMemRegister-rtl
    Info (12023): Found entity 1: EXMemRegister
Info (12127): Elaborating entity "SingleCycleProcessor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(125): object "int_PCCout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(129): object "int_PCBranchCout" assigned a value but never read
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:div_clk"
Info (12128): Elaborating entity "DispController" for hierarchy "DispController:displayOutput"
Info (12128): Elaborating entity "mux81n" for hierarchy "mux81n:ioMUX"
Info (12128): Elaborating entity "mux81" for hierarchy "mux81n:ioMUX|mux81:\genMuxes:0:smallMux"
Info (12128): Elaborating entity "uniShiftReg" for hierarchy "uniShiftReg:PC"
Info (12128): Elaborating entity "mux41" for hierarchy "uniShiftReg:PC|mux41:mux_lsb"
Info (12128): Elaborating entity "enARdFF_2" for hierarchy "uniShiftReg:PC|enARdFF_2:dff_lsb"
Info (12128): Elaborating entity "adder_nbit" for hierarchy "adder_nbit:PCAdder"
Info (12128): Elaborating entity "fadder" for hierarchy "adder_nbit:PCAdder|fadder:\gen:0:foo"
Info (12128): Elaborating entity "mux21n" for hierarchy "mux21n:branchSelect"
Info (12128): Elaborating entity "mux21" for hierarchy "mux21n:branchSelect|mux21:\gen:0:mux"
Info (12128): Elaborating entity "rom_unregistered" for hierarchy "rom_unregistered:instructionMem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_unregistered:instructionMem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom_unregistered:instructionMem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom_unregistered:instructionMem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "instruction.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ngs3.tdf
    Info (12023): Found entity 1: altsyncram_ngs3
Info (12128): Elaborating entity "altsyncram_ngs3" for hierarchy "rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated"
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:registers"
Info (12128): Elaborating entity "nto2nDecoder" for hierarchy "registerFile:registers|nto2nDecoder:decoder"
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:control"
Info (12128): Elaborating entity "controlUnitALU" for hierarchy "controlUnitALU:controlUnitALUunit"
Info (12128): Elaborating entity "nBitALU" for hierarchy "nBitALU:alu"
Warning (10036): Verilog HDL or VHDL warning at nBitALU.vhd(20): object "int_cout" assigned a value but never read
Info (12128): Elaborating entity "nBitComparator" for hierarchy "nBitALU:alu|nBitComparator:comparator"
Info (12128): Elaborating entity "oneBitComparator" for hierarchy "nBitALU:alu|nBitComparator:comparator|oneBitComparator:comp7"
Info (12128): Elaborating entity "ram_unreg" for hierarchy "ram_unreg:dataMem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_unreg:dataMem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram_unreg:dataMem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram_unreg:dataMem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "data.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0eq3.tdf
    Info (12023): Found entity 1: altsyncram_0eq3
Info (12128): Elaborating entity "altsyncram_0eq3" for hierarchy "ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 589 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 100 output pins
    Info (21061): Implemented 442 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 4659 megabytes
    Info: Processing ended: Fri Apr 05 13:37:02 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:06


