-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_in_vresampled_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_in_vresampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_vresampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_vresampled_empty_n : IN STD_LOGIC;
    stream_in_vresampled_read : OUT STD_LOGIC;
    stream_in_hresampled_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    stream_in_hresampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_hresampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_hresampled_full_n : IN STD_LOGIC;
    stream_in_hresampled_write : OUT STD_LOGIC;
    pixbuf_y_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    pixbuf_y_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    pixbuf_y_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    pixbuf_y : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0536742_lcssa768_i : IN STD_LOGIC_VECTOR (7 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (12 downto 0);
    select_ln685 : IN STD_LOGIC_VECTOR (2 downto 0);
    zext_ln720 : IN STD_LOGIC_VECTOR (11 downto 0);
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    pixbuf_y_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    pixbuf_y_9_out_ap_vld : OUT STD_LOGIC;
    pixbuf_y_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    pixbuf_y_8_out_ap_vld : OUT STD_LOGIC;
    pixbuf_y_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    pixbuf_y_7_out_ap_vld : OUT STD_LOGIC;
    pixbuf_y_6_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    pixbuf_y_6_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    pixbuf_y_6_out_o_ap_vld : OUT STD_LOGIC;
    pixbuf_y_5_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    pixbuf_y_5_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0748795_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0748795_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0748795_i_out_o_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0744792_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0744792_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0744792_i_out_o_ap_vld : OUT STD_LOGIC;
    p_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out_o_ap_vld : OUT STD_LOGIC;
    p_out1_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_out1_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_out1_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0785_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0785_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0785_i_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0480782_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0480782_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0480782_i_out_o_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0751_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0751_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0751_i_out_o_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0747_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0747_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0747_i_out_o_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_0741_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0741_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0741_i_out_o_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0739_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0739_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0739_i_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0536737_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0536737_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0536737_i_out_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln724_reg_767 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln732_reg_789 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op52_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln724_reg_767_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_803 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_803_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op104_write_state3 : BOOLEAN;
    signal ap_predicate_op110_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln724_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal stream_in_vresampled_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal stream_in_hresampled_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln730_fu_273_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln730_reg_771 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln730_reg_771_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal odd_col_fu_283_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal odd_col_reg_783 : STD_LOGIC_VECTOR (0 downto 0);
    signal odd_col_reg_783_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln732_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp150_i_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp150_i_reg_793 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp150_i_reg_793_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln814_fu_479_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln814_1_fu_486_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln814_2_fu_493_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln814_3_fu_500_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln814_4_fu_507_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln814_5_fu_514_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln746_fu_344_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln746_1_fu_351_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln734_2_fu_324_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln734_fu_320_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fu_118 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln724_fu_263_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_3 : STD_LOGIC_VECTOR (12 downto 0);
    signal pixbuf_y_5_fu_122 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_10_fu_126 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_7_fu_130 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_8_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_9_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_s_fu_599_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_0_fu_622_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln730_fu_269_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln685_cast_fu_220_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal out_x_fu_277_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln720_cast_fu_216_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln792_fu_437_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln792_1_fu_444_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln792_2_fu_451_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln792_3_fu_458_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln792_4_fu_465_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln792_5_fu_472_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln863_1_fu_525_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln863_fu_529_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln863_fu_521_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln863_1_fu_535_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln865_1_fu_555_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln865_fu_559_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln865_fu_551_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln865_1_fu_565_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln2_fu_571_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1_fu_541_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln688_fu_581_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln688_1_fu_588_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_538 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component bd_85a6_csc_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    pixbuf_y_10_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pixbuf_y_10_fu_126 <= p_0_0_0_0_0536742_lcssa768_i;
                elsif ((ap_const_boolean_1 = ap_condition_538)) then 
                    pixbuf_y_10_fu_126 <= trunc_ln734_fu_320_p1;
                end if;
            end if; 
        end if;
    end process;

    pixbuf_y_5_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixbuf_y_5_fu_122 <= pixbuf_y;
                elsif (((icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    pixbuf_y_5_fu_122 <= pixbuf_y_10_fu_126;
                end if;
            end if; 
        end if;
    end process;

    pixbuf_y_7_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixbuf_y_7_fu_130 <= pixbuf_y_2;
                elsif (((icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    pixbuf_y_7_fu_130 <= pixbuf_y_8_fu_134;
                end if;
            end if; 
        end if;
    end process;

    pixbuf_y_8_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixbuf_y_8_fu_134 <= pixbuf_y_3;
                elsif (((icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    pixbuf_y_8_fu_134 <= pixbuf_y_9_fu_138;
                end if;
            end if; 
        end if;
    end process;

    pixbuf_y_9_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixbuf_y_9_fu_138 <= pixbuf_y_4;
                elsif (((icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    pixbuf_y_9_fu_138 <= pixbuf_y_5_fu_122;
                end if;
            end if; 
        end if;
    end process;

    x_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln724_fu_257_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_118 <= add_ln724_fu_263_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_118 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                cmp150_i_reg_793_pp0_iter1_reg <= cmp150_i_reg_793;
                icmp_ln724_reg_767 <= icmp_ln724_fu_257_p2;
                icmp_ln724_reg_767_pp0_iter1_reg <= icmp_ln724_reg_767;
                odd_col_reg_783_pp0_iter1_reg <= odd_col_reg_783;
                tmp_reg_803_pp0_iter1_reg <= tmp_reg_803;
                trunc_ln730_reg_771_pp0_iter1_reg <= trunc_ln730_reg_771;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln724_fu_257_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp150_i_reg_793 <= cmp150_i_fu_293_p2;
                icmp_ln732_reg_789 <= icmp_ln732_fu_287_p2;
                odd_col_reg_783 <= odd_col_fu_283_p1;
                tmp_reg_803 <= out_x_fu_277_p2(13 downto 13);
                trunc_ln730_reg_771 <= trunc_ln730_fu_273_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln724_fu_263_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_3) + unsigned(ap_const_lv13_1));
    add_ln863_1_fu_535_p2 <= std_logic_vector(unsigned(add_ln863_fu_529_p2) + unsigned(zext_ln863_fu_521_p1));
    add_ln863_fu_529_p2 <= std_logic_vector(unsigned(zext_ln863_1_fu_525_p1) + unsigned(ap_const_lv9_1));
    add_ln865_1_fu_565_p2 <= std_logic_vector(unsigned(add_ln865_fu_559_p2) + unsigned(zext_ln865_fu_551_p1));
    add_ln865_fu_559_p2 <= std_logic_vector(unsigned(zext_ln865_1_fu_555_p1) + unsigned(ap_const_lv9_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, stream_in_vresampled_empty_n, ap_predicate_op52_read_state2, stream_in_hresampled_full_n, ap_predicate_op104_write_state3, ap_predicate_op110_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op110_write_state3 = ap_const_boolean_1) and (stream_in_hresampled_full_n = ap_const_logic_0)) or ((ap_predicate_op104_write_state3 = ap_const_boolean_1) and (stream_in_hresampled_full_n = ap_const_logic_0)))) or ((ap_predicate_op52_read_state2 = ap_const_boolean_1) and (stream_in_vresampled_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, stream_in_vresampled_empty_n, ap_predicate_op52_read_state2, stream_in_hresampled_full_n, ap_predicate_op104_write_state3, ap_predicate_op110_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op110_write_state3 = ap_const_boolean_1) and (stream_in_hresampled_full_n = ap_const_logic_0)) or ((ap_predicate_op104_write_state3 = ap_const_boolean_1) and (stream_in_hresampled_full_n = ap_const_logic_0)))) or ((ap_predicate_op52_read_state2 = ap_const_boolean_1) and (stream_in_vresampled_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, stream_in_vresampled_empty_n, ap_predicate_op52_read_state2, stream_in_hresampled_full_n, ap_predicate_op104_write_state3, ap_predicate_op110_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op110_write_state3 = ap_const_boolean_1) and (stream_in_hresampled_full_n = ap_const_logic_0)) or ((ap_predicate_op104_write_state3 = ap_const_boolean_1) and (stream_in_hresampled_full_n = ap_const_logic_0)))) or ((ap_predicate_op52_read_state2 = ap_const_boolean_1) and (stream_in_vresampled_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(stream_in_vresampled_empty_n, ap_predicate_op52_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op52_read_state2 = ap_const_boolean_1) and (stream_in_vresampled_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(stream_in_hresampled_full_n, ap_predicate_op104_write_state3, ap_predicate_op110_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((ap_predicate_op110_write_state3 = ap_const_boolean_1) and (stream_in_hresampled_full_n = ap_const_logic_0)) or ((ap_predicate_op104_write_state3 = ap_const_boolean_1) and (stream_in_hresampled_full_n = ap_const_logic_0)));
    end process;


    ap_condition_538_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln724_reg_767, icmp_ln732_reg_789)
    begin
                ap_condition_538 <= ((icmp_ln732_reg_789 = ap_const_lv1_1) and (icmp_ln724_reg_767 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln724_fu_257_p2)
    begin
        if (((icmp_ln724_fu_257_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op104_write_state3_assign_proc : process(icmp_ln724_reg_767_pp0_iter1_reg, tmp_reg_803_pp0_iter1_reg, p_read)
    begin
                ap_predicate_op104_write_state3 <= ((p_read = ap_const_lv1_0) and (tmp_reg_803_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op110_write_state3_assign_proc : process(icmp_ln724_reg_767_pp0_iter1_reg, tmp_reg_803_pp0_iter1_reg, p_read)
    begin
                ap_predicate_op110_write_state3 <= ((p_read = ap_const_lv1_1) and (tmp_reg_803_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op52_read_state2_assign_proc : process(icmp_ln724_reg_767, icmp_ln732_reg_789)
    begin
                ap_predicate_op52_read_state2 <= ((icmp_ln732_reg_789 = ap_const_lv1_1) and (icmp_ln724_reg_767 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_118, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_3 <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_x_3 <= x_fu_118;
        end if; 
    end process;

    cmp150_i_fu_293_p2 <= "1" when (ap_sig_allocacmp_x_3 = ap_const_lv13_1) else "0";
    icmp_ln724_fu_257_p2 <= "1" when (ap_sig_allocacmp_x_3 = loopWidth) else "0";
    icmp_ln732_fu_287_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_3) < unsigned(zext_ln720_cast_fu_216_p1)) else "0";
    odd_col_fu_283_p1 <= out_x_fu_277_p2(1 - 1 downto 0);
    out_x_fu_277_p2 <= std_logic_vector(unsigned(zext_ln730_fu_269_p1) - unsigned(select_ln685_cast_fu_220_p1));

    p_0_0_0480782_i_out_o_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, p_0_0_0480782_i_out_i, ap_block_pp0_stage0, select_ln814_5_fu_514_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_0_0480782_i_out_o <= select_ln814_5_fu_514_p3;
        else 
            p_0_0_0480782_i_out_o <= p_0_0_0480782_i_out_i;
        end if; 
    end process;


    p_0_0_0480782_i_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_0_0480782_i_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0480782_i_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_0785_i_out_o_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, p_0_0_0785_i_out_i, ap_block_pp0_stage0, select_ln814_4_fu_507_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_0_0785_i_out_o <= select_ln814_4_fu_507_p3;
        else 
            p_0_0_0785_i_out_o <= p_0_0_0785_i_out_i;
        end if; 
    end process;


    p_0_0_0785_i_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_0_0785_i_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0785_i_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_0_0_0536737_i_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln724_reg_767, icmp_ln732_reg_789, p_0_0_0_0_0536737_i_out_i, ap_block_pp0_stage0, trunc_ln734_fu_320_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln732_reg_789 = ap_const_lv1_1) and (icmp_ln724_reg_767 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_0_0_0536737_i_out_o <= trunc_ln734_fu_320_p1;
        else 
            p_0_0_0_0_0536737_i_out_o <= p_0_0_0_0_0536737_i_out_i;
        end if; 
    end process;


    p_0_0_0_0_0536737_i_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln724_reg_767, icmp_ln732_reg_789, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln732_reg_789 = ap_const_lv1_1) and (icmp_ln724_reg_767 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_0_0_0536737_i_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0536737_i_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_1_0_0_0739_i_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, stream_in_vresampled_dout, icmp_ln724_reg_767, icmp_ln732_reg_789, p_0_1_0_0_0739_i_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln732_reg_789 = ap_const_lv1_1) and (icmp_ln724_reg_767 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_1_0_0_0739_i_out_o <= stream_in_vresampled_dout(15 downto 8);
        else 
            p_0_1_0_0_0739_i_out_o <= p_0_1_0_0_0739_i_out_i;
        end if; 
    end process;


    p_0_1_0_0_0739_i_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln724_reg_767, icmp_ln732_reg_789, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln732_reg_789 = ap_const_lv1_1) and (icmp_ln724_reg_767 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_1_0_0_0739_i_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0739_i_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_1_0_0_0744792_i_out_o_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, p_0_1_0_0_0744792_i_out_i, ap_block_pp0_stage0, select_ln814_1_fu_486_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_1_0_0_0744792_i_out_o <= select_ln814_1_fu_486_p3;
        else 
            p_0_1_0_0_0744792_i_out_o <= p_0_1_0_0_0744792_i_out_i;
        end if; 
    end process;


    p_0_1_0_0_0744792_i_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_1_0_0_0744792_i_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0744792_i_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_1_0_0_0747_i_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln724_reg_767, icmp_ln732_reg_789, p_0_1_0_0_0747_i_out_i, ap_block_pp0_stage0, select_ln746_1_fu_351_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln732_reg_789 = ap_const_lv1_1) and (icmp_ln724_reg_767 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_1_0_0_0747_i_out_o <= select_ln746_1_fu_351_p3;
        else 
            p_0_1_0_0_0747_i_out_o <= p_0_1_0_0_0747_i_out_i;
        end if; 
    end process;


    p_0_1_0_0_0747_i_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln724_reg_767, icmp_ln732_reg_789, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln732_reg_789 = ap_const_lv1_1) and (icmp_ln724_reg_767 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_1_0_0_0747_i_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0747_i_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_1_0_0_0748795_i_out_o_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, p_0_1_0_0_0748795_i_out_i, ap_block_pp0_stage0, select_ln814_fu_479_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_1_0_0_0748795_i_out_o <= select_ln814_fu_479_p3;
        else 
            p_0_1_0_0_0748795_i_out_o <= p_0_1_0_0_0748795_i_out_i;
        end if; 
    end process;


    p_0_1_0_0_0748795_i_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_1_0_0_0748795_i_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0748795_i_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_1_0_0_0751_i_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln724_reg_767, icmp_ln732_reg_789, p_0_1_0_0_0751_i_out_i, ap_block_pp0_stage0, select_ln746_fu_344_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln732_reg_789 = ap_const_lv1_1) and (icmp_ln724_reg_767 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_1_0_0_0751_i_out_o <= select_ln746_fu_344_p3;
        else 
            p_0_1_0_0_0751_i_out_o <= p_0_1_0_0_0751_i_out_i;
        end if; 
    end process;


    p_0_1_0_0_0751_i_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln724_reg_767, icmp_ln732_reg_789, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln732_reg_789 = ap_const_lv1_1) and (icmp_ln724_reg_767 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_1_0_0_0751_i_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0751_i_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_2_0_0_0741_i_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, stream_in_vresampled_dout, icmp_ln724_reg_767, icmp_ln732_reg_789, p_0_2_0_0_0741_i_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln732_reg_789 = ap_const_lv1_1) and (icmp_ln724_reg_767 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_2_0_0_0741_i_out_o <= stream_in_vresampled_dout(23 downto 16);
        else 
            p_0_2_0_0_0741_i_out_o <= p_0_2_0_0_0741_i_out_i;
        end if; 
    end process;


    p_0_2_0_0_0741_i_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln724_reg_767, icmp_ln732_reg_789, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln732_reg_789 = ap_const_lv1_1) and (icmp_ln724_reg_767 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_2_0_0_0741_i_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_0741_i_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_fu_622_p4 <= ((p_0_2_0_0_0741_i_out_i & p_0_1_0_0_0739_i_out_i) & p_0_0_0_0_0536737_i_out_i);

    p_out1_o_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, p_out1_i, ap_block_pp0_stage0, select_ln814_3_fu_500_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_out1_o <= select_ln814_3_fu_500_p3;
        else 
            p_out1_o <= p_out1_i;
        end if; 
    end process;


    p_out1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_out1_o_ap_vld <= ap_const_logic_1;
        else 
            p_out1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out_o_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, p_out_i, ap_block_pp0_stage0, select_ln814_2_fu_493_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_out_o <= select_ln814_2_fu_493_p3;
        else 
            p_out_o <= p_out_i;
        end if; 
    end process;


    p_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_s_fu_599_p4 <= ((select_ln688_fu_581_p3 & select_ln688_1_fu_588_p3) & pixbuf_y_6_out_i);
    pixbuf_y_5_out <= pixbuf_y_5_fu_122;

    pixbuf_y_5_out_ap_vld_assign_proc : process(icmp_ln724_reg_767_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_1))) then 
            pixbuf_y_5_out_ap_vld <= ap_const_logic_1;
        else 
            pixbuf_y_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    pixbuf_y_6_out_o_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, pixbuf_y_6_out_i, ap_block_pp0_stage0, pixbuf_y_7_fu_130)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pixbuf_y_6_out_o <= pixbuf_y_7_fu_130;
        else 
            pixbuf_y_6_out_o <= pixbuf_y_6_out_i;
        end if; 
    end process;


    pixbuf_y_6_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln724_reg_767_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pixbuf_y_6_out_o_ap_vld <= ap_const_logic_1;
        else 
            pixbuf_y_6_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixbuf_y_7_out <= pixbuf_y_7_fu_130;

    pixbuf_y_7_out_ap_vld_assign_proc : process(icmp_ln724_reg_767_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_1))) then 
            pixbuf_y_7_out_ap_vld <= ap_const_logic_1;
        else 
            pixbuf_y_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixbuf_y_8_out <= pixbuf_y_8_fu_134;

    pixbuf_y_8_out_ap_vld_assign_proc : process(icmp_ln724_reg_767_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_1))) then 
            pixbuf_y_8_out_ap_vld <= ap_const_logic_1;
        else 
            pixbuf_y_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixbuf_y_9_out <= pixbuf_y_9_fu_138;

    pixbuf_y_9_out_ap_vld_assign_proc : process(icmp_ln724_reg_767_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln724_reg_767_pp0_iter1_reg = ap_const_lv1_1))) then 
            pixbuf_y_9_out_ap_vld <= ap_const_logic_1;
        else 
            pixbuf_y_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln685_cast_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln685),14));
    select_ln688_1_fu_588_p3 <= 
        trunc_ln1_fu_541_p4 when (odd_col_reg_783_pp0_iter1_reg(0) = '1') else 
        select_ln814_5_fu_514_p3;
    select_ln688_fu_581_p3 <= 
        trunc_ln2_fu_571_p4 when (odd_col_reg_783_pp0_iter1_reg(0) = '1') else 
        select_ln814_4_fu_507_p3;
    select_ln746_1_fu_351_p3 <= 
        p_0_1_0_0_0747_i_out_i when (trunc_ln730_reg_771(0) = '1') else 
        trunc_ln734_2_fu_324_p4;
    select_ln746_fu_344_p3 <= 
        trunc_ln734_2_fu_324_p4 when (trunc_ln730_reg_771(0) = '1') else 
        p_0_1_0_0_0751_i_out_i;
    select_ln792_1_fu_444_p3 <= 
        p_0_1_0_0_0747_i_out_i when (trunc_ln730_reg_771_pp0_iter1_reg(0) = '1') else 
        p_0_1_0_0_0744792_i_out_i;
    select_ln792_2_fu_451_p3 <= 
        p_0_1_0_0_0748795_i_out_i when (trunc_ln730_reg_771_pp0_iter1_reg(0) = '1') else 
        p_out_i;
    select_ln792_3_fu_458_p3 <= 
        p_0_1_0_0_0744792_i_out_i when (trunc_ln730_reg_771_pp0_iter1_reg(0) = '1') else 
        p_out1_i;
    select_ln792_4_fu_465_p3 <= 
        p_out_i when (trunc_ln730_reg_771_pp0_iter1_reg(0) = '1') else 
        p_0_0_0785_i_out_i;
    select_ln792_5_fu_472_p3 <= 
        p_out1_i when (trunc_ln730_reg_771_pp0_iter1_reg(0) = '1') else 
        p_0_0_0480782_i_out_i;
    select_ln792_fu_437_p3 <= 
        p_0_1_0_0_0751_i_out_i when (trunc_ln730_reg_771_pp0_iter1_reg(0) = '1') else 
        p_0_1_0_0_0748795_i_out_i;
    select_ln814_1_fu_486_p3 <= 
        p_0_1_0_0_0747_i_out_i when (cmp150_i_reg_793_pp0_iter1_reg(0) = '1') else 
        select_ln792_1_fu_444_p3;
    select_ln814_2_fu_493_p3 <= 
        p_0_1_0_0_0751_i_out_i when (cmp150_i_reg_793_pp0_iter1_reg(0) = '1') else 
        select_ln792_2_fu_451_p3;
    select_ln814_3_fu_500_p3 <= 
        p_0_1_0_0_0747_i_out_i when (cmp150_i_reg_793_pp0_iter1_reg(0) = '1') else 
        select_ln792_3_fu_458_p3;
    select_ln814_4_fu_507_p3 <= 
        p_0_1_0_0_0751_i_out_i when (cmp150_i_reg_793_pp0_iter1_reg(0) = '1') else 
        select_ln792_4_fu_465_p3;
    select_ln814_5_fu_514_p3 <= 
        p_0_1_0_0_0747_i_out_i when (cmp150_i_reg_793_pp0_iter1_reg(0) = '1') else 
        select_ln792_5_fu_472_p3;
    select_ln814_fu_479_p3 <= 
        p_0_1_0_0_0751_i_out_i when (cmp150_i_reg_793_pp0_iter1_reg(0) = '1') else 
        select_ln792_fu_437_p3;

    stream_in_hresampled_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, stream_in_hresampled_full_n, ap_predicate_op104_write_state3, ap_predicate_op110_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op110_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op104_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            stream_in_hresampled_blk_n <= stream_in_hresampled_full_n;
        else 
            stream_in_hresampled_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_in_hresampled_din_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op104_write_state3, ap_predicate_op110_write_state3, p_s_fu_599_p4, ap_block_pp0_stage0_01001, p_0_fu_622_p4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op110_write_state3 = ap_const_boolean_1)) then 
                stream_in_hresampled_din <= p_0_fu_622_p4;
            elsif ((ap_predicate_op104_write_state3 = ap_const_boolean_1)) then 
                stream_in_hresampled_din <= p_s_fu_599_p4;
            else 
                stream_in_hresampled_din <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            stream_in_hresampled_din <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_in_hresampled_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op104_write_state3, ap_predicate_op110_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op110_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op104_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            stream_in_hresampled_write <= ap_const_logic_1;
        else 
            stream_in_hresampled_write <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_vresampled_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, stream_in_vresampled_empty_n, ap_predicate_op52_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op52_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream_in_vresampled_blk_n <= stream_in_vresampled_empty_n;
        else 
            stream_in_vresampled_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_in_vresampled_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op52_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op52_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream_in_vresampled_read <= ap_const_logic_1;
        else 
            stream_in_vresampled_read <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1_fu_541_p4 <= add_ln863_1_fu_535_p2(8 downto 1);
    trunc_ln2_fu_571_p4 <= add_ln865_1_fu_565_p2(8 downto 1);
    trunc_ln730_fu_273_p1 <= ap_sig_allocacmp_x_3(1 - 1 downto 0);
    trunc_ln734_2_fu_324_p4 <= stream_in_vresampled_dout(15 downto 8);
    trunc_ln734_fu_320_p1 <= stream_in_vresampled_dout(8 - 1 downto 0);
    zext_ln720_cast_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln720),13));
    zext_ln730_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_3),14));
    zext_ln863_1_fu_525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln814_5_fu_514_p3),9));
    zext_ln863_fu_521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln814_3_fu_500_p3),9));
    zext_ln865_1_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln814_4_fu_507_p3),9));
    zext_ln865_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln814_2_fu_493_p3),9));
end behav;
