<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3737" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3737{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3737{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3737{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3737{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t5_3737{left:70px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t6_3737{left:70px;bottom:786px;}
#t7_3737{left:96px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t8_3737{left:70px;bottom:763px;}
#t9_3737{left:96px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3737{left:70px;bottom:740px;}
#tb_3737{left:96px;bottom:744px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tc_3737{left:96px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#td_3737{left:70px;bottom:701px;}
#te_3737{left:96px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3737{left:96px;bottom:687px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tg_3737{left:70px;bottom:661px;}
#th_3737{left:96px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3737{left:96px;bottom:647px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3737{left:96px;bottom:631px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#tk_3737{left:70px;bottom:604px;}
#tl_3737{left:96px;bottom:608px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#tm_3737{left:96px;bottom:591px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_3737{left:70px;bottom:565px;}
#to_3737{left:96px;bottom:568px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_3737{left:96px;bottom:551px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tq_3737{left:70px;bottom:525px;}
#tr_3737{left:96px;bottom:528px;letter-spacing:-0.16px;word-spacing:-0.92px;}
#ts_3737{left:96px;bottom:511px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tt_3737{left:96px;bottom:495px;letter-spacing:-0.13px;word-spacing:-1.01px;}
#tu_3737{left:96px;bottom:478px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3737{left:96px;bottom:461px;letter-spacing:-0.15px;}
#tw_3737{left:70px;bottom:437px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tx_3737{left:70px;bottom:186px;}
#ty_3737{left:96px;bottom:190px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#tz_3737{left:96px;bottom:173px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t10_3737{left:70px;bottom:146px;}
#t11_3737{left:96px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_3737{left:96px;bottom:133px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3737{left:96px;bottom:116px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#t14_3737{left:255px;bottom:841px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t15_3737{left:356px;bottom:841px;letter-spacing:0.15px;word-spacing:0.02px;}
#t16_3737{left:248px;bottom:241px;letter-spacing:0.13px;word-spacing:0.01px;}
#t17_3737{left:349px;bottom:241px;letter-spacing:0.15px;word-spacing:-0.02px;}
#t18_3737{left:325px;bottom:1020px;letter-spacing:-0.16px;}
#t19_3737{left:241px;bottom:937px;letter-spacing:0.1px;word-spacing:0.06px;}
#t1a_3737{left:241px;bottom:922px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1b_3737{left:243px;bottom:894px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1c_3737{left:242px;bottom:880px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1d_3737{left:598px;bottom:1020px;letter-spacing:6.62px;}
#t1e_3737{left:701px;bottom:1020px;}
#t1f_3737{left:629px;bottom:990px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1g_3737{left:333px;bottom:997px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t1h_3737{left:453px;bottom:1020px;letter-spacing:-0.61px;}
#t1i_3737{left:492px;bottom:1020px;letter-spacing:-0.61px;}
#t1j_3737{left:466px;bottom:1020px;letter-spacing:-0.52px;}
#t1k_3737{left:505px;bottom:1020px;letter-spacing:-0.61px;}
#t1l_3737{left:479px;bottom:1020px;letter-spacing:-0.61px;}
#t1m_3737{left:441px;bottom:1020px;letter-spacing:-0.52px;}
#t1n_3737{left:428px;bottom:1020px;letter-spacing:-0.61px;}
#t1o_3737{left:415px;bottom:1020px;letter-spacing:-0.61px;}
#t1p_3737{left:402px;bottom:1020px;letter-spacing:-0.52px;}
#t1q_3737{left:389px;bottom:1020px;letter-spacing:-0.61px;}
#t1r_3737{left:600px;bottom:921px;letter-spacing:0.11px;}
#t1s_3737{left:509px;bottom:990px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1t_3737{left:342px;bottom:985px;letter-spacing:-0.19px;}
#t1u_3737{left:261px;bottom:1020px;letter-spacing:-0.16px;}
#t1v_3737{left:242px;bottom:909px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1w_3737{left:572px;bottom:894px;letter-spacing:-0.22px;word-spacing:0.03px;}
#t1x_3737{left:585px;bottom:392px;letter-spacing:6.61px;}
#t1y_3737{left:689px;bottom:392px;}
#t1z_3737{left:646px;bottom:392px;}
#t20_3737{left:672px;bottom:392px;}
#t21_3737{left:257px;bottom:284px;letter-spacing:0.11px;}
#t22_3737{left:246px;bottom:393px;letter-spacing:-0.16px;}
#t23_3737{left:660px;bottom:392px;}
#t24_3737{left:636px;bottom:392px;}
#t25_3737{left:625px;bottom:392px;}
#t26_3737{left:610px;bottom:392px;}
#t27_3737{left:226px;bottom:321px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t28_3737{left:226px;bottom:308px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t29_3737{left:358px;bottom:286px;letter-spacing:-0.22px;word-spacing:0.07px;}

.s1_3737{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3737{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3737{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3737{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3737{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3737{font-size:11px;font-family:Arial_b5v;color:#000;}
.s7_3737{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3737" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3737Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3737" style="-webkit-user-select: none;"><object width="935" height="1210" data="3737/3737.svg" type="image/svg+xml" id="pdf3737" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3737" class="t s1_3737">Vol. 3B </span><span id="t2_3737" class="t s1_3737">20-29 </span>
<span id="t3_3737" class="t s2_3737">PERFORMANCE MONITORING </span>
<span id="t4_3737" class="t s3_3737">sponding MSR_UNCORE_PerfEvtSelx and counting must be enabled using the respective EN_PCx bit in MSR_UN- </span>
<span id="t5_3737" class="t s3_3737">CORE_PERF_GLOBAL_CTRL. Figure 20-22 shows the layout of MSR_UNCORE_PERFEVTSELx. </span>
<span id="t6_3737" class="t s4_3737">• </span><span id="t7_3737" class="t s3_3737">Event Select (bits 7:0): Selects the event logic unit used to detect uncore events. </span>
<span id="t8_3737" class="t s4_3737">• </span><span id="t9_3737" class="t s3_3737">Unit Mask (bits 15:8) : Condition qualifiers for the event selection logic specified in the Event Select field. </span>
<span id="ta_3737" class="t s4_3737">• </span><span id="tb_3737" class="t s3_3737">OCC_CTR_RST (bit17): When set causes the queue occupancy counter associated with this event to be cleared </span>
<span id="tc_3737" class="t s3_3737">(zeroed). Writing a zero to this bit will be ignored. It will always read as a zero. </span>
<span id="td_3737" class="t s4_3737">• </span><span id="te_3737" class="t s3_3737">Edge Detect (bit 18): When set causes the counter to increment when a deasserted to asserted transition </span>
<span id="tf_3737" class="t s3_3737">occurs for the conditions that can be expressed by any of the fields in this register. </span>
<span id="tg_3737" class="t s4_3737">• </span><span id="th_3737" class="t s3_3737">PMI (bit 20): When set, the uncore will generate an interrupt request when this counter overflowed. This </span>
<span id="ti_3737" class="t s3_3737">request will be routed to the logical processors as enabled in the PMI enable bits (EN_PMI_COREx) in the </span>
<span id="tj_3737" class="t s3_3737">register MSR_UNCORE_PERF_GLOBAL_CTRL. </span>
<span id="tk_3737" class="t s4_3737">• </span><span id="tl_3737" class="t s3_3737">EN (bit 22): When clear, this counter is locally disabled. When set, this counter is locally enabled and counting </span>
<span id="tm_3737" class="t s3_3737">starts when the corresponding EN_PCx bit in MSR_UNCORE_PERF_GLOBAL_CTRL is set. </span>
<span id="tn_3737" class="t s4_3737">• </span><span id="to_3737" class="t s3_3737">INV (bit 23): When clear, the Counter Mask field is interpreted as greater than or equal to. When set, the </span>
<span id="tp_3737" class="t s3_3737">Counter Mask field is interpreted as less than. </span>
<span id="tq_3737" class="t s4_3737">• </span><span id="tr_3737" class="t s3_3737">Counter Mask (bits 31:24): When this field is clear, it has no effect on counting. When set to a value other than </span>
<span id="ts_3737" class="t s3_3737">zero, the logical processor compares this field to the event counts on each core clock cycle. If INV is clear and </span>
<span id="tt_3737" class="t s3_3737">the event counts are greater than or equal to this field, the counter is incremented by one. If INV is set and the </span>
<span id="tu_3737" class="t s3_3737">event counts are less than this field, the counter is incremented by one. Otherwise the counter is not incre- </span>
<span id="tv_3737" class="t s3_3737">mented. </span>
<span id="tw_3737" class="t s3_3737">Figure 20-23 shows the layout of MSR_UNCORE_FIXED_CTR_CTRL. </span>
<span id="tx_3737" class="t s4_3737">• </span><span id="ty_3737" class="t s3_3737">EN (bit 0): When clear, the uncore fixed-function counter is locally disabled. When set, it is locally enabled and </span>
<span id="tz_3737" class="t s3_3737">counting starts when the EN_FC0 bit in MSR_UNCORE_PERF_GLOBAL_CTRL is set. </span>
<span id="t10_3737" class="t s4_3737">• </span><span id="t11_3737" class="t s3_3737">PMI (bit 2): When set, the uncore will generate an interrupt request when the uncore fixed-function counter </span>
<span id="t12_3737" class="t s3_3737">overflowed. This request will be routed to the logical processors as enabled in the PMI enable bits </span>
<span id="t13_3737" class="t s3_3737">(EN_PMI_COREx) in the register MSR_UNCORE_PERF_GLOBAL_CTRL. </span>
<span id="t14_3737" class="t s5_3737">Figure 20-22. </span><span id="t15_3737" class="t s5_3737">Layout of MSR_UNCORE_PERFEVTSELx MSRs </span>
<span id="t16_3737" class="t s5_3737">Figure 20-23. </span><span id="t17_3737" class="t s5_3737">Layout of MSR_UNCORE_FIXED_CTR_CTRL MSR </span>
<span id="t18_3737" class="t s6_3737">31 </span>
<span id="t19_3737" class="t s7_3737">INV—Invert counter mask </span>
<span id="t1a_3737" class="t s7_3737">EN—Enable counters </span>
<span id="t1b_3737" class="t s7_3737">E—Edge detect </span>
<span id="t1c_3737" class="t s7_3737">OCC_CTR_RST—Rest Queue Occ </span>
<span id="t1d_3737" class="t s6_3737">87 </span><span id="t1e_3737" class="t s6_3737">0 </span>
<span id="t1f_3737" class="t s6_3737">Event Select </span>
<span id="t1g_3737" class="t s6_3737">Counter Mask </span>
<span id="t1h_3737" class="t s6_3737">19 </span><span id="t1i_3737" class="t s6_3737">16 </span><span id="t1j_3737" class="t s6_3737">18 </span><span id="t1k_3737" class="t s6_3737">15 </span><span id="t1l_3737" class="t s6_3737">17 </span><span id="t1m_3737" class="t s6_3737">20 </span><span id="t1n_3737" class="t s6_3737">21 </span><span id="t1o_3737" class="t s6_3737">22 </span><span id="t1p_3737" class="t s6_3737">23 </span><span id="t1q_3737" class="t s6_3737">24 </span>
<span id="t1r_3737" class="t s7_3737">Reserved </span>
<span id="t1s_3737" class="t s6_3737">Unit Mask (UMASK) </span>
<span id="t1t_3737" class="t s6_3737">(CMASK) </span>
<span id="t1u_3737" class="t s6_3737">63 </span>
<span id="t1v_3737" class="t s7_3737">PMI—Enable PMI on overflow </span>
<span id="t1w_3737" class="t s6_3737">RESET Value — 00000000_00000000H </span>
<span id="t1x_3737" class="t s6_3737">87 </span><span id="t1y_3737" class="t s6_3737">0 </span><span id="t1z_3737" class="t s6_3737">3 </span><span id="t20_3737" class="t s6_3737">1 </span>
<span id="t21_3737" class="t s7_3737">Reserved </span>
<span id="t22_3737" class="t s6_3737">63 </span><span id="t23_3737" class="t s6_3737">2 </span><span id="t24_3737" class="t s6_3737">4 </span><span id="t25_3737" class="t s6_3737">5 </span><span id="t26_3737" class="t s6_3737">6 </span>
<span id="t27_3737" class="t s6_3737">PMI - Generate PMI on overflow </span>
<span id="t28_3737" class="t s6_3737">EN - Enable </span>
<span id="t29_3737" class="t s6_3737">RESET Value — 00000000_00000000H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
