{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746997198059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746997198060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 22:59:57 2025 " "Processing started: Sun May 11 22:59:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746997198060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1746997198060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quic-input-seg -c quic-input-seg --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off quic-input-seg -c quic-input-seg --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1746997198060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1746997198425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1746997198425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_and_meta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_and_meta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_and_meta-arch " "Found design unit 1: input_and_meta-arch" {  } { { "input_and_meta.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/input_and_meta.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205100 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_and_meta " "Found entity 1: input_and_meta" {  } { { "input_and_meta.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/input_and_meta.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746997205100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_and_meta_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_and_meta_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_and_meta_tb-behavior " "Found design unit 1: input_and_meta_tb-behavior" {  } { { "input_and_meta_tb.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/input_and_meta_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205102 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_and_meta_tb " "Found entity 1: input_and_meta_tb" {  } { { "input_and_meta_tb.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/input_and_meta_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746997205102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_controller-Behavioral " "Found design unit 1: register_controller-Behavioral" {  } { { "register_controller.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/register_controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205103 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_controller " "Found entity 1: register_controller" {  } { { "register_controller.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/register_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746997205103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_testbench-Behavioral " "Found design unit 1: temp_testbench-Behavioral" {  } { { "temp_testbench.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/temp_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205105 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_testbench " "Found entity 1: temp_testbench" {  } { { "temp_testbench.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/temp_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746997205105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentation-Behavioral " "Found design unit 1: segmentation-Behavioral" {  } { { "segmentation.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/segmentation.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205107 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentation " "Found entity 1: segmentation" {  } { { "segmentation.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/segmentation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746997205107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentation_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentation_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentation_tb-Behavioral " "Found design unit 1: segmentation_tb-Behavioral" {  } { { "segmentation_tb.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/segmentation_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205109 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentation_tb " "Found entity 1: segmentation_tb" {  } { { "segmentation_tb.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/segmentation_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746997205109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdr_reg_8x64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdr_reg_8x64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdr_reg_8x64-Behavioral " "Found design unit 1: hdr_reg_8x64-Behavioral" {  } { { "hdr_reg_8x64.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/hdr_reg_8x64.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205111 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdr_reg_8x64 " "Found entity 1: hdr_reg_8x64" {  } { { "hdr_reg_8x64.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/hdr_reg_8x64.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746997205111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746997205111 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ip_hdr_len_out input_and_meta.vhd(72) " "VHDL error at input_and_meta.vhd(72): object \"ip_hdr_len_out\" is used but not declared" {  } { { "input_and_meta.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/input_and_meta.vhd" 72 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1746997205111 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "udp_hdr_len_out input_and_meta.vhd(73) " "VHDL error at input_and_meta.vhd(73): object \"udp_hdr_len_out\" is used but not declared" {  } { { "input_and_meta.vhd" "" { Text "C:/Users/lauri/Desktop/Kandidat/34349 - FPGA/Project/quic-input-seg/input_and_meta.vhd" 73 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1746997205111 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746997205166 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 11 23:00:05 2025 " "Processing ended: Sun May 11 23:00:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746997205166 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746997205166 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746997205166 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1746997205166 ""}
