$date
	Tue Oct 28 07:33:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bidirectional_tb $end
$var wire 1 ! serial_out $end
$var wire 6 " q [5:0] $end
$var parameter 32 # n $end
$var reg 1 $ clk $end
$var reg 1 % l_serialin $end
$var reg 1 & mode $end
$var reg 1 ' r_serialin $end
$var reg 1 ( rst $end
$scope module inst $end
$var wire 1 $ clk $end
$var wire 1 % l_serialin $end
$var wire 1 & mode $end
$var wire 1 ' r_serialin $end
$var wire 1 ( rst $end
$var parameter 32 ) n $end
$var reg 1 ! out $end
$var reg 6 * q [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 )
b110 #
$end
#0
$dumpvars
b0 *
1(
x'
1&
x%
0$
b0 "
0!
$end
#5
1$
#10
0$
0'
0(
#15
1$
#20
0$
1'
#25
b100000 "
b100000 *
1$
#30
0$
#35
b110000 "
b110000 *
1$
#40
0$
#45
b111000 "
b111000 *
1$
#50
0$
#55
b111100 "
b111100 *
1$
#60
0$
#65
b111110 "
b111110 *
1$
#70
0$
#75
b111111 "
b111111 *
1$
#80
0$
0'
#85
b11111 "
b11111 *
1!
1$
#90
0$
1'
#95
b101111 "
b101111 *
1$
#100
0$
#105
b110111 "
b110111 *
1$
#110
0$
0'
#115
b11011 "
b11011 *
1$
#120
0$
1'
#125
b101101 "
b101101 *
1$
#130
0$
#135
b110110 "
b110110 *
1$
#140
0$
0'
#145
b11011 "
b11011 *
0!
1$
#150
0$
1'
#155
b101101 "
b101101 *
1!
1$
#160
0$
0%
0&
#165
b11010 "
b11010 *
1$
#170
0$
1%
#175
b110101 "
b110101 *
1$
#180
0$
0%
#185
b101010 "
b101010 *
0!
1$
#190
0$
1%
#195
b10101 "
b10101 *
1!
1$
#200
0$
#205
b101011 "
b101011 *
0!
1$
#210
0$
0%
#215
b10110 "
b10110 *
1!
1$
#220
0$
1%
#225
b101101 "
b101101 *
0!
1$
#230
0$
0%
#235
b11010 "
b11010 *
1!
1$
#240
0$
#245
b110100 "
b110100 *
1$
#250
0$
#255
b101000 "
b101000 *
0!
1$
#260
0$
1%
#265
b10001 "
b10001 *
1!
1$
#270
0$
0%
#275
b100010 "
b100010 *
0!
1$
#280
0$
1%
#285
b101 "
b101 *
1$
#290
0$
#295
b1011 "
b1011 *
1$
#300
0$
#305
b10111 "
b10111 *
1!
1$
#310
0$
#312
