C:/Users/Flori/Documents/Project/Tech/Electronics/digital-system-design/BCHDecoderVHDL/ip/BCH_DECODER/FIFO_nMots_mBits.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Flori/Documents/Project/Tech/Electronics/digital-system-design/BCHDecoderVHDL/ip/BCH_DECODER/FIFO_nMots_mBits.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity FIFO_nMots_mBits
-- Compiling architecture rtl of FIFO_nMots_mBits

} {} {}}
