{"vcs1":{"timestamp_begin":1731574923.743217235, "rt":2.54, "ut":0.48, "st":0.21}}
{"vcselab":{"timestamp_begin":1731574926.357255313, "rt":1.87, "ut":0.30, "st":0.13}}
{"link":{"timestamp_begin":1731574928.325638233, "rt":0.43, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731574923.077784573}
{"VCS_COMP_START_TIME": 1731574923.077784573}
{"VCS_COMP_END_TIME": 1731575357.708028299}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331292}}
{"stitch_vcselab": {"peak_mem": 231548}}
