# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do NewPC5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Suryansh\ Jain/Desktop/Duke\ ECE/Semester\ 1/ECE\ 550D/Project\ Checkpoints/NewPC5 {C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5/clk_div3.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:30:06 on Nov 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5" C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5/clk_div3.v 
# -- Compiling module clk_div3
# 
# Top level modules:
# 	clk_div3
# End time: 19:30:06 on Nov 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Suryansh\ Jain/Desktop/Duke\ ECE/Semester\ 1/ECE\ 550D/Project\ Checkpoints/NewPC5 {C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5/freqBy2.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:30:06 on Nov 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5" C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5/freqBy2.v 
# -- Compiling module freqBy2
# 
# Top level modules:
# 	freqBy2
# End time: 19:30:06 on Nov 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Suryansh\ Jain/Desktop/Duke\ ECE/Semester\ 1/ECE\ 550D/Project\ Checkpoints/NewPC5 {C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5/clkDiv4.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:30:06 on Nov 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5" C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5/clkDiv4.v 
# -- Compiling module clkDiv4
# 
# Top level modules:
# 	clkDiv4
# End time: 19:30:06 on Nov 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Suryansh\ Jain/Desktop/Duke\ ECE/Semester\ 1/ECE\ 550D/Project\ Checkpoints/NewPC5 {C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5/skeleton.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:30:06 on Nov 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5" C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5/skeleton.v 
# -- Compiling module skeleton
# 
# Top level modules:
# 	skeleton
# End time: 19:30:06 on Nov 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Suryansh\ Jain/Desktop/Duke\ ECE/Semester\ 1/ECE\ 550D/Project\ Checkpoints/NewPC5 {C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5/regfile.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:30:06 on Nov 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5" C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5/regfile.v 
# -- Compiling module regfile
# ** Error: C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/NewPC5/regfile.v(17): Declarations not allowed in unnamed block.
# End time: 19:30:07 on Nov 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/altera_lite/16.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./NewPC5_run_msim_rtl_verilog.do line 12
# C:/altera_lite/16.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Suryansh\ Jain/Desktop/Duke\ ECE/Semester\ 1/ECE\ 550D/Project\ Checkpoints/NewPC5 {C:/Users/Suryansh J..."
