Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne21.ecn.purdue.edu, pid 6267
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/streamcluster/mesh_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/streamcluster --router_map_file configs/topologies/paper_solutions/mesh_noci.map --flat_vn_map_file configs/topologies/vn_maps/mesh_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/mesh_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 64 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 4GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fb4b668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fb536d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fb5b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fb666d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fb6e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5faf86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fb006d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fb0a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fb136d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fb1b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fb256d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fb2d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fab76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fabf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fac96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fad16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fadc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fae46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5faed6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa766d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa7e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa886d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa916d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa9b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5faa46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5faad6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa366d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa3f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa496d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa526d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa5b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa636d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa6d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9f56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9fe6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa076d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa116d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa1a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa236d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5fa2c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9b66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9bf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9c76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9d06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9d96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9e26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9eb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9f46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f97d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9876d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9906d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f99a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9a36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9ac6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9356d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f93e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9476d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9506d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9596d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9616d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f96b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9736d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f8fd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f5f9056d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f9103c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f910e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f916898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f921320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f921d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f9297f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f933278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f933cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8b9748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8c61d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8c6c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8cc6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8d6128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8d6b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8dc5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8e8080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8e8ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8f2550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8f2f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f87ca20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8834a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f883ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f88b978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f896400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f896e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f89e8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8a7358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8a7da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8ae828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f83a2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f83acf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f842780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f84d208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f84dc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8526d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f85d160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f85dba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f866630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f86f0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f86fb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f7f9588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f7f9fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f804a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f80c4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f80cf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f8129b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f81d438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f81de80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f824908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f82f390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f82fdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f7b7860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f7c02e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f7c0d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f7c77b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f7d3240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f7d3c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f7dc710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f608930b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f60893b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f7eb5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f775080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f775ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f5f77e550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f77ee80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f7850f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f785320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f785550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f785780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f7859b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f785be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f785e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f792080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f7922b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f7924e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f792710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f792940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f792b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f792da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f5f792fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f0f5f744ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f0f5f74d550>]
others(0)=[]
ingesting configs/topologies/nr_list/mesh_noci_naive.nrl
ingesting configs/topologies/vn_maps/mesh_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/mesh_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 52130186667500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 52168605917500 because a thread reached the max instruction count
