{
  "module_name": "pinctrl-qdu1000.c",
  "hash_id": "dd8d0b7784e20b71fd283ff0b18a59cae002c4492576b9075b24e80997a9127a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-qdu1000.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define REG_BASE 0x100000\n#define REG_SIZE 0x1000\n\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t        \\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = REG_BASE + REG_SIZE * id,\t\t\t\\\n\t\t.io_reg = REG_BASE + 0x4 + REG_SIZE * id,\t\t\\\n\t\t.intr_cfg_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\t\\\n\t\t.intr_status_reg = REG_BASE + 0xc + REG_SIZE * id,\t\\\n\t\t.intr_target_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\n#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = REG_BASE + ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\n#define UFS_RESET(pg_name, offset)\t\t\t\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = offset,\t\t\t\\\n\t\t.io_reg = offset + 0x4,\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = 3,\t\t\t\t\\\n\t\t.drv_bit = 0,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = 0,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\n#define QUP_I3C(qup_mode, qup_offset)\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.mode = qup_mode,\t\t\t\\\n\t\t.offset = qup_offset,\t\t\t\\\n\t}\n\nstatic const struct pinctrl_pin_desc qdu1000_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"GPIO_114\"),\n\tPINCTRL_PIN(115, \"GPIO_115\"),\n\tPINCTRL_PIN(116, \"GPIO_116\"),\n\tPINCTRL_PIN(117, \"GPIO_117\"),\n\tPINCTRL_PIN(118, \"GPIO_118\"),\n\tPINCTRL_PIN(119, \"GPIO_119\"),\n\tPINCTRL_PIN(120, \"GPIO_120\"),\n\tPINCTRL_PIN(121, \"GPIO_121\"),\n\tPINCTRL_PIN(122, \"GPIO_122\"),\n\tPINCTRL_PIN(123, \"GPIO_123\"),\n\tPINCTRL_PIN(124, \"GPIO_124\"),\n\tPINCTRL_PIN(125, \"GPIO_125\"),\n\tPINCTRL_PIN(126, \"GPIO_126\"),\n\tPINCTRL_PIN(127, \"GPIO_127\"),\n\tPINCTRL_PIN(128, \"GPIO_128\"),\n\tPINCTRL_PIN(129, \"GPIO_129\"),\n\tPINCTRL_PIN(130, \"GPIO_130\"),\n\tPINCTRL_PIN(131, \"GPIO_131\"),\n\tPINCTRL_PIN(132, \"GPIO_132\"),\n\tPINCTRL_PIN(133, \"GPIO_133\"),\n\tPINCTRL_PIN(134, \"GPIO_134\"),\n\tPINCTRL_PIN(135, \"GPIO_135\"),\n\tPINCTRL_PIN(136, \"GPIO_136\"),\n\tPINCTRL_PIN(137, \"GPIO_137\"),\n\tPINCTRL_PIN(138, \"GPIO_138\"),\n\tPINCTRL_PIN(139, \"GPIO_139\"),\n\tPINCTRL_PIN(140, \"GPIO_140\"),\n\tPINCTRL_PIN(141, \"GPIO_141\"),\n\tPINCTRL_PIN(142, \"GPIO_142\"),\n\tPINCTRL_PIN(143, \"GPIO_143\"),\n\tPINCTRL_PIN(144, \"GPIO_144\"),\n\tPINCTRL_PIN(145, \"GPIO_145\"),\n\tPINCTRL_PIN(146, \"GPIO_146\"),\n\tPINCTRL_PIN(147, \"GPIO_147\"),\n\tPINCTRL_PIN(148, \"GPIO_148\"),\n\tPINCTRL_PIN(149, \"GPIO_149\"),\n\tPINCTRL_PIN(150, \"GPIO_150\"),\n\tPINCTRL_PIN(151, \"SDC1_RCLK\"),\n\tPINCTRL_PIN(152, \"SDC1_CLK\"),\n\tPINCTRL_PIN(153, \"SDC1_CMD\"),\n\tPINCTRL_PIN(154, \"SDC1_DATA\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\nDECLARE_MSM_GPIO_PINS(113);\nDECLARE_MSM_GPIO_PINS(114);\nDECLARE_MSM_GPIO_PINS(115);\nDECLARE_MSM_GPIO_PINS(116);\nDECLARE_MSM_GPIO_PINS(117);\nDECLARE_MSM_GPIO_PINS(118);\nDECLARE_MSM_GPIO_PINS(119);\nDECLARE_MSM_GPIO_PINS(120);\nDECLARE_MSM_GPIO_PINS(121);\nDECLARE_MSM_GPIO_PINS(122);\nDECLARE_MSM_GPIO_PINS(123);\nDECLARE_MSM_GPIO_PINS(124);\nDECLARE_MSM_GPIO_PINS(125);\nDECLARE_MSM_GPIO_PINS(126);\nDECLARE_MSM_GPIO_PINS(127);\nDECLARE_MSM_GPIO_PINS(128);\nDECLARE_MSM_GPIO_PINS(129);\nDECLARE_MSM_GPIO_PINS(130);\nDECLARE_MSM_GPIO_PINS(131);\nDECLARE_MSM_GPIO_PINS(132);\nDECLARE_MSM_GPIO_PINS(133);\nDECLARE_MSM_GPIO_PINS(134);\nDECLARE_MSM_GPIO_PINS(135);\nDECLARE_MSM_GPIO_PINS(136);\nDECLARE_MSM_GPIO_PINS(137);\nDECLARE_MSM_GPIO_PINS(138);\nDECLARE_MSM_GPIO_PINS(139);\nDECLARE_MSM_GPIO_PINS(140);\nDECLARE_MSM_GPIO_PINS(141);\nDECLARE_MSM_GPIO_PINS(142);\nDECLARE_MSM_GPIO_PINS(143);\nDECLARE_MSM_GPIO_PINS(144);\nDECLARE_MSM_GPIO_PINS(145);\nDECLARE_MSM_GPIO_PINS(146);\nDECLARE_MSM_GPIO_PINS(147);\nDECLARE_MSM_GPIO_PINS(148);\nDECLARE_MSM_GPIO_PINS(149);\nDECLARE_MSM_GPIO_PINS(150);\n\nstatic const unsigned int sdc1_rclk_pins[] = { 151 };\nstatic const unsigned int sdc1_clk_pins[] = { 152 };\nstatic const unsigned int sdc1_cmd_pins[] = { 153 };\nstatic const unsigned int sdc1_data_pins[] = { 154 };\n\nenum qdu1000_functions {\n\tmsm_mux_gpio,\n\tmsm_mux_cmo_pri,\n\tmsm_mux_si5518_int,\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_usb,\n\tmsm_mux_char_exec,\n\tmsm_mux_cmu_rng,\n\tmsm_mux_dbg_out_clk,\n\tmsm_mux_ddr_bist,\n\tmsm_mux_ddr_pxi0,\n\tmsm_mux_ddr_pxi1,\n\tmsm_mux_ddr_pxi2,\n\tmsm_mux_ddr_pxi3,\n\tmsm_mux_ddr_pxi4,\n\tmsm_mux_ddr_pxi5,\n\tmsm_mux_ddr_pxi6,\n\tmsm_mux_ddr_pxi7,\n\tmsm_mux_eth012_int_n,\n\tmsm_mux_eth345_int_n,\n\tmsm_mux_eth6_int_n,\n\tmsm_mux_gcc_gp1,\n\tmsm_mux_gcc_gp2,\n\tmsm_mux_gcc_gp3,\n\tmsm_mux_gps_pps_in,\n\tmsm_mux_hardsync_pps_in,\n\tmsm_mux_intr_c,\n\tmsm_mux_jitter_bist_ref,\n\tmsm_mux_pcie_clkreqn,\n\tmsm_mux_phase_flag,\n\tmsm_mux_pll_bist,\n\tmsm_mux_pll_clk,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_qdss_cti,\n\tmsm_mux_qdss_gpio,\n\tmsm_mux_qlink0_enable,\n\tmsm_mux_qlink0_request,\n\tmsm_mux_qlink0_wmss,\n\tmsm_mux_qlink1_enable,\n\tmsm_mux_qlink1_request,\n\tmsm_mux_qlink1_wmss,\n\tmsm_mux_qlink2_enable,\n\tmsm_mux_qlink2_request,\n\tmsm_mux_qlink2_wmss,\n\tmsm_mux_qlink3_enable,\n\tmsm_mux_qlink3_request,\n\tmsm_mux_qlink3_wmss,\n\tmsm_mux_qlink4_enable,\n\tmsm_mux_qlink4_request,\n\tmsm_mux_qlink4_wmss,\n\tmsm_mux_qlink5_enable,\n\tmsm_mux_qlink5_request,\n\tmsm_mux_qlink5_wmss,\n\tmsm_mux_qlink6_enable,\n\tmsm_mux_qlink6_request,\n\tmsm_mux_qlink6_wmss,\n\tmsm_mux_qlink7_enable,\n\tmsm_mux_qlink7_request,\n\tmsm_mux_qlink7_wmss,\n\tmsm_mux_qspi_clk,\n\tmsm_mux_qspi_cs,\n\tmsm_mux_qspi0,\n\tmsm_mux_qspi1,\n\tmsm_mux_qspi2,\n\tmsm_mux_qspi3,\n\tmsm_mux_qup00,\n\tmsm_mux_qup01,\n\tmsm_mux_qup02,\n\tmsm_mux_qup03,\n\tmsm_mux_qup04,\n\tmsm_mux_qup05,\n\tmsm_mux_qup06,\n\tmsm_mux_qup07,\n\tmsm_mux_qup08,\n\tmsm_mux_qup10,\n\tmsm_mux_qup11,\n\tmsm_mux_qup12,\n\tmsm_mux_qup13,\n\tmsm_mux_qup14,\n\tmsm_mux_qup15,\n\tmsm_mux_qup16,\n\tmsm_mux_qup17,\n\tmsm_mux_qup20,\n\tmsm_mux_qup21,\n\tmsm_mux_qup22,\n\tmsm_mux_smb_alert,\n\tmsm_mux_smb_clk,\n\tmsm_mux_smb_dat,\n\tmsm_mux_tb_trig,\n\tmsm_mux_tgu_ch0,\n\tmsm_mux_tgu_ch1,\n\tmsm_mux_tgu_ch2,\n\tmsm_mux_tgu_ch3,\n\tmsm_mux_tgu_ch4,\n\tmsm_mux_tgu_ch5,\n\tmsm_mux_tgu_ch6,\n\tmsm_mux_tgu_ch7,\n\tmsm_mux_tmess_prng0,\n\tmsm_mux_tmess_prng1,\n\tmsm_mux_tmess_prng2,\n\tmsm_mux_tmess_prng3,\n\tmsm_mux_tod_pps_in,\n\tmsm_mux_tsense_pwm1,\n\tmsm_mux_tsense_pwm2,\n\tmsm_mux_usb2phy_ac,\n\tmsm_mux_usb_con_det,\n\tmsm_mux_usb_dfp_en,\n\tmsm_mux_usb_phy,\n\tmsm_mux_vfr_0,\n\tmsm_mux_vfr_1,\n\tmsm_mux_vsense_trigger,\n\tmsm_mux__,\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\",\n\t\"gpio111\", \"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\", \"gpio116\",\n\t\"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\",\n\t\"gpio123\", \"gpio124\", \"gpio125\", \"gpio126\", \"gpio127\", \"gpio128\",\n\t\"gpio129\", \"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\", \"gpio134\",\n\t\"gpio135\", \"gpio136\", \"gpio137\", \"gpio138\", \"gpio139\", \"gpio140\",\n\t\"gpio141\", \"gpio142\", \"gpio143\", \"gpio144\", \"gpio145\", \"gpio146\",\n\t\"gpio147\", \"gpio148\", \"gpio149\", \"gpio150\",\n};\nstatic const char * const cmo_pri_groups[] = {\n\t\"gpio103\",\n};\nstatic const char * const si5518_int_groups[] = {\n\t\"gpio44\",\n};\nstatic const char * const atest_char_groups[] = {\n\t\"gpio89\", \"gpio90\", \"gpio91\", \"gpio92\", \"gpio95\",\n};\nstatic const char * const atest_usb_groups[] = {\n\t\"gpio114\", \"gpio115\", \"gpio116\", \"gpio117\", \"gpio118\",\n};\nstatic const char * const char_exec_groups[] = {\n\t\"gpio99\", \"gpio100\",\n};\nstatic const char * const cmu_rng_groups[] = {\n\t\"gpio89\", \"gpio90\", \"gpio91\", \"gpio92\",\n};\nstatic const char * const dbg_out_clk_groups[] = {\n\t\"gpio136\",\n};\nstatic const char * const ddr_bist_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\nstatic const char * const ddr_pxi0_groups[] = {\n\t\"gpio114\", \"gpio115\",\n};\nstatic const char * const ddr_pxi1_groups[] = {\n\t\"gpio116\", \"gpio117\",\n};\nstatic const char * const ddr_pxi2_groups[] = {\n\t\"gpio118\", \"gpio119\",\n};\nstatic const char * const ddr_pxi3_groups[] = {\n\t\"gpio120\", \"gpio121\",\n};\nstatic const char * const ddr_pxi4_groups[] = {\n\t\"gpio122\", \"gpio123\",\n};\nstatic const char * const ddr_pxi5_groups[] = {\n\t\"gpio124\", \"gpio125\",\n};\nstatic const char * const ddr_pxi6_groups[] = {\n\t\"gpio126\", \"gpio127\",\n};\nstatic const char * const ddr_pxi7_groups[] = {\n\t\"gpio128\", \"gpio129\",\n};\nstatic const char * const eth012_int_n_groups[] = {\n\t\"gpio86\",\n};\nstatic const char * const eth345_int_n_groups[] = {\n\t\"gpio87\",\n};\nstatic const char * const eth6_int_n_groups[] = {\n\t\"gpio88\",\n};\nstatic const char * const gcc_gp1_groups[] = {\n\t\"gpio86\", \"gpio134\",\n};\nstatic const char * const gcc_gp2_groups[] = {\n\t\"gpio87\", \"gpio135\",\n};\nstatic const char * const gcc_gp3_groups[] = {\n\t\"gpio88\", \"gpio136\",\n};\nstatic const char * const gps_pps_in_groups[] = {\n\t\"gpio49\",\n};\nstatic const char * const hardsync_pps_in_groups[] = {\n\t\"gpio47\",\n};\nstatic const char * const intr_c_groups[] = {\n\t\"gpio26\", \"gpio27\", \"gpio28\", \"gpio141\", \"gpio142\", \"gpio143\",\n};\nstatic const char * const jitter_bist_ref_groups[] = {\n\t\"gpio130\",\n};\nstatic const char * const pcie_clkreqn_groups[] = {\n\t\"gpio98\", \"gpio99\", \"gpio100\",\n};\nstatic const char * const phase_flag_groups[] = {\n\t\"gpio6\", \"gpio7\", \"gpio8\", \"gpio9\", \"gpio16\", \"gpio17\", \"gpio18\",\n\t\"gpio19\", \"gpio20\", \"gpio22\", \"gpio21\", \"gpio23\", \"gpio24\", \"gpio25\",\n\t\"gpio26\", \"gpio27\", \"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\",\n\t\"gpio33\", \"gpio42\", \"gpio43\", \"gpio89\", \"gpio90\", \"gpio91\", \"gpio92\",\n\t\"gpio95\", \"gpio96\", \"gpio97\", \"gpio102\",\n};\nstatic const char * const pll_bist_groups[] = {\n\t\"gpio20\",\n};\nstatic const char * const pll_clk_groups[] = {\n\t\"gpio98\",\n};\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n};\nstatic const char * const qdss_cti_groups[] = {\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio48\",\n\t\"gpio49\", \"gpio86\", \"gpio87\", \"gpio93\", \"gpio94\", \"gpio130\", \"gpio131\",\n\t\"gpio132\", \"gpio133\", \"gpio134\", \"gpio135\", \"gpio144\", \"gpio145\",\n};\nstatic const char * const qdss_gpio_groups[] = {\n\t\"gpio6\", \"gpio7\", \"gpio8\", \"gpio9\", \"gpio16\", \"gpio17\", \"gpio18\",\n\t\"gpio19\", \"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\", \"gpio25\", \"gpio26\",\n\t\"gpio27\", \"gpio28\", \"gpio24\", \"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\",\n\t\"gpio33\", \"gpio34\", \"gpio35\", \"gpio42\", \"gpio43\", \"gpio88\", \"gpio89\",\n\t\"gpio90\", \"gpio91\", \"gpio92\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio102\",\n\t\"gpio103\",\n};\nstatic const char * const qlink0_enable_groups[] = {\n\t\"gpio67\",\n};\nstatic const char * const qlink0_request_groups[] = {\n\t\"gpio66\",\n};\nstatic const char * const qlink0_wmss_groups[] = {\n\t\"gpio82\",\n};\nstatic const char * const qlink1_enable_groups[] = {\n\t\"gpio69\",\n};\nstatic const char * const qlink1_request_groups[] = {\n\t\"gpio68\",\n};\nstatic const char * const qlink1_wmss_groups[] = {\n\t\"gpio83\",\n};\nstatic const char * const qlink2_enable_groups[] = {\n\t\"gpio71\",\n};\nstatic const char * const qlink2_request_groups[] = {\n\t\"gpio70\",\n};\nstatic const char * const qlink2_wmss_groups[] = {\n\t\"gpio138\",\n};\nstatic const char * const qlink3_enable_groups[] = {\n\t\"gpio73\",\n};\nstatic const char * const qlink3_request_groups[] = {\n\t\"gpio72\",\n};\nstatic const char * const qlink3_wmss_groups[] = {\n\t\"gpio139\",\n};\nstatic const char * const qlink4_enable_groups[] = {\n\t\"gpio75\",\n};\nstatic const char * const qlink4_request_groups[] = {\n\t\"gpio74\",\n};\nstatic const char * const qlink4_wmss_groups[] = {\n\t\"gpio84\",\n};\nstatic const char * const qlink5_enable_groups[] = {\n\t\"gpio77\",\n};\nstatic const char * const qlink5_request_groups[] = {\n\t\"gpio76\",\n};\nstatic const char * const qlink5_wmss_groups[] = {\n\t\"gpio85\",\n};\nstatic const char * const qlink6_enable_groups[] = {\n\t\"gpio79\",\n};\nstatic const char * const qlink6_request_groups[] = {\n\t\"gpio78\",\n};\nstatic const char * const qlink6_wmss_groups[] = {\n\t\"gpio56\",\n};\nstatic const char * const qlink7_enable_groups[] = {\n\t\"gpio81\",\n};\nstatic const char * const qlink7_request_groups[] = {\n\t\"gpio80\",\n};\nstatic const char * const qlink7_wmss_groups[] = {\n\t\"gpio57\",\n};\nstatic const char * const qspi0_groups[] = {\n\t\"gpio114\",\n};\nstatic const char * const qspi1_groups[] = {\n\t\"gpio115\",\n};\nstatic const char * const qspi2_groups[] = {\n\t\"gpio116\",\n};\nstatic const char * const qspi3_groups[] = {\n\t\"gpio117\",\n};\nstatic const char * const qspi_clk_groups[] = {\n\t\"gpio126\",\n};\nstatic const char * const qspi_cs_groups[] = {\n\t\"gpio125\",\n};\nstatic const char * const qup00_groups[] = {\n\t\"gpio6\", \"gpio7\", \"gpio8\", \"gpio9\",\n};\nstatic const char * const qup01_groups[] = {\n\t\"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\",\n};\nstatic const char * const qup02_groups[] = {\n\t\"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\",\n};\nstatic const char * const qup03_groups[] = {\n\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\",\n};\nstatic const char * const qup04_groups[] = {\n\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\",\n};\nstatic const char * const qup05_groups[] = {\n\t\"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\",\n};\nstatic const char * const qup06_groups[] = {\n\t\"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\",\n};\nstatic const char * const qup07_groups[] = {\n\t\"gpio134\", \"gpio135\",\n};\nstatic const char * const qup08_groups[] = {\n\t\"gpio134\", \"gpio135\",\n};\nstatic const char * const qup10_groups[] = {\n\t\"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n};\nstatic const char * const qup11_groups[] = {\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\",\n};\nstatic const char * const qup12_groups[] = {\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\",\n};\nstatic const char * const qup13_groups[] = {\n\t\"gpio26\", \"gpio27\", \"gpio28\", \"gpio29\",\n};\nstatic const char * const qup14_groups[] = {\n\t\"gpio26\", \"gpio27\", \"gpio28\", \"gpio29\",\n};\nstatic const char * const qup15_groups[] = {\n\t\"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\",\n};\nstatic const char * const qup16_groups[] = {\n\t\"gpio29\", \"gpio34\", \"gpio35\", \"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\",\n};\nstatic const char * const qup17_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio30\", \"gpio31\", \"gpio40\", \"gpio41\",\n};\nstatic const char * const qup20_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\nstatic const char * const qup21_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\nstatic const char * const qup22_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio128\", \"gpio129\",\n};\nstatic const char * const smb_alert_groups[] = {\n\t\"gpio88\", \"gpio101\",\n};\nstatic const char * const smb_clk_groups[] = {\n\t\"gpio133\",\n};\nstatic const char * const smb_dat_groups[] = {\n\t\"gpio132\",\n};\nstatic const char * const tb_trig_groups[] = {\n\t\"gpio114\",\n};\nstatic const char * const tgu_ch0_groups[] = {\n\t\"gpio6\",\n};\nstatic const char * const tgu_ch1_groups[] = {\n\t\"gpio7\",\n};\nstatic const char * const tgu_ch2_groups[] = {\n\t\"gpio8\",\n};\nstatic const char * const tgu_ch3_groups[] = {\n\t\"gpio9\",\n};\nstatic const char * const tgu_ch4_groups[] = {\n\t\"gpio44\",\n};\nstatic const char * const tgu_ch5_groups[] = {\n\t\"gpio45\",\n};\nstatic const char * const tgu_ch6_groups[] = {\n\t\"gpio46\",\n};\nstatic const char * const tgu_ch7_groups[] = {\n\t\"gpio47\",\n};\nstatic const char * const tmess_prng0_groups[] = {\n\t\"gpio33\",\n};\nstatic const char * const tmess_prng1_groups[] = {\n\t\"gpio32\",\n};\nstatic const char * const tmess_prng2_groups[] = {\n\t\"gpio31\",\n};\nstatic const char * const tmess_prng3_groups[] = {\n\t\"gpio30\",\n};\nstatic const char * const tod_pps_in_groups[] = {\n\t\"gpio48\",\n};\nstatic const char * const tsense_pwm1_groups[] = {\n\t\"gpio2\",\n};\nstatic const char * const tsense_pwm2_groups[] = {\n\t\"gpio3\",\n};\nstatic const char * const usb2phy_ac_groups[] = {\n\t\"gpio90\",\n};\nstatic const char * const usb_con_det_groups[] = {\n\t\"gpio42\",\n};\nstatic const char * const usb_dfp_en_groups[] = {\n\t\"gpio43\",\n};\nstatic const char * const usb_phy_groups[] = {\n\t\"gpio91\",\n};\nstatic const char * const vfr_0_groups[] = {\n\t\"gpio93\",\n};\nstatic const char * const vfr_1_groups[] = {\n\t\"gpio94\",\n};\nstatic const char * const vsense_trigger_groups[] = {\n\t\"gpio135\",\n};\n\nstatic const struct pinfunction qdu1000_functions[] = {\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(cmo_pri),\n\tMSM_PIN_FUNCTION(si5518_int),\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_usb),\n\tMSM_PIN_FUNCTION(char_exec),\n\tMSM_PIN_FUNCTION(cmu_rng),\n\tMSM_PIN_FUNCTION(dbg_out_clk),\n\tMSM_PIN_FUNCTION(ddr_bist),\n\tMSM_PIN_FUNCTION(ddr_pxi0),\n\tMSM_PIN_FUNCTION(ddr_pxi1),\n\tMSM_PIN_FUNCTION(ddr_pxi2),\n\tMSM_PIN_FUNCTION(ddr_pxi3),\n\tMSM_PIN_FUNCTION(ddr_pxi4),\n\tMSM_PIN_FUNCTION(ddr_pxi5),\n\tMSM_PIN_FUNCTION(ddr_pxi6),\n\tMSM_PIN_FUNCTION(ddr_pxi7),\n\tMSM_PIN_FUNCTION(eth012_int_n),\n\tMSM_PIN_FUNCTION(eth345_int_n),\n\tMSM_PIN_FUNCTION(eth6_int_n),\n\tMSM_PIN_FUNCTION(gcc_gp1),\n\tMSM_PIN_FUNCTION(gcc_gp2),\n\tMSM_PIN_FUNCTION(gcc_gp3),\n\tMSM_PIN_FUNCTION(gps_pps_in),\n\tMSM_PIN_FUNCTION(hardsync_pps_in),\n\tMSM_PIN_FUNCTION(intr_c),\n\tMSM_PIN_FUNCTION(jitter_bist_ref),\n\tMSM_PIN_FUNCTION(pcie_clkreqn),\n\tMSM_PIN_FUNCTION(phase_flag),\n\tMSM_PIN_FUNCTION(pll_bist),\n\tMSM_PIN_FUNCTION(pll_clk),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(qdss_cti),\n\tMSM_PIN_FUNCTION(qdss_gpio),\n\tMSM_PIN_FUNCTION(qlink0_enable),\n\tMSM_PIN_FUNCTION(qlink0_request),\n\tMSM_PIN_FUNCTION(qlink0_wmss),\n\tMSM_PIN_FUNCTION(qlink1_enable),\n\tMSM_PIN_FUNCTION(qlink1_request),\n\tMSM_PIN_FUNCTION(qlink1_wmss),\n\tMSM_PIN_FUNCTION(qlink2_enable),\n\tMSM_PIN_FUNCTION(qlink2_request),\n\tMSM_PIN_FUNCTION(qlink2_wmss),\n\tMSM_PIN_FUNCTION(qlink3_enable),\n\tMSM_PIN_FUNCTION(qlink3_request),\n\tMSM_PIN_FUNCTION(qlink3_wmss),\n\tMSM_PIN_FUNCTION(qlink4_enable),\n\tMSM_PIN_FUNCTION(qlink4_request),\n\tMSM_PIN_FUNCTION(qlink4_wmss),\n\tMSM_PIN_FUNCTION(qlink5_enable),\n\tMSM_PIN_FUNCTION(qlink5_request),\n\tMSM_PIN_FUNCTION(qlink5_wmss),\n\tMSM_PIN_FUNCTION(qlink6_enable),\n\tMSM_PIN_FUNCTION(qlink6_request),\n\tMSM_PIN_FUNCTION(qlink6_wmss),\n\tMSM_PIN_FUNCTION(qlink7_enable),\n\tMSM_PIN_FUNCTION(qlink7_request),\n\tMSM_PIN_FUNCTION(qlink7_wmss),\n\tMSM_PIN_FUNCTION(qspi0),\n\tMSM_PIN_FUNCTION(qspi1),\n\tMSM_PIN_FUNCTION(qspi2),\n\tMSM_PIN_FUNCTION(qspi3),\n\tMSM_PIN_FUNCTION(qspi_clk),\n\tMSM_PIN_FUNCTION(qspi_cs),\n\tMSM_PIN_FUNCTION(qup00),\n\tMSM_PIN_FUNCTION(qup01),\n\tMSM_PIN_FUNCTION(qup02),\n\tMSM_PIN_FUNCTION(qup03),\n\tMSM_PIN_FUNCTION(qup04),\n\tMSM_PIN_FUNCTION(qup05),\n\tMSM_PIN_FUNCTION(qup06),\n\tMSM_PIN_FUNCTION(qup07),\n\tMSM_PIN_FUNCTION(qup08),\n\tMSM_PIN_FUNCTION(qup10),\n\tMSM_PIN_FUNCTION(qup11),\n\tMSM_PIN_FUNCTION(qup12),\n\tMSM_PIN_FUNCTION(qup13),\n\tMSM_PIN_FUNCTION(qup14),\n\tMSM_PIN_FUNCTION(qup15),\n\tMSM_PIN_FUNCTION(qup16),\n\tMSM_PIN_FUNCTION(qup17),\n\tMSM_PIN_FUNCTION(qup20),\n\tMSM_PIN_FUNCTION(qup21),\n\tMSM_PIN_FUNCTION(qup22),\n\tMSM_PIN_FUNCTION(smb_alert),\n\tMSM_PIN_FUNCTION(smb_clk),\n\tMSM_PIN_FUNCTION(smb_dat),\n\tMSM_PIN_FUNCTION(tb_trig),\n\tMSM_PIN_FUNCTION(tgu_ch0),\n\tMSM_PIN_FUNCTION(tgu_ch1),\n\tMSM_PIN_FUNCTION(tgu_ch2),\n\tMSM_PIN_FUNCTION(tgu_ch3),\n\tMSM_PIN_FUNCTION(tgu_ch4),\n\tMSM_PIN_FUNCTION(tgu_ch5),\n\tMSM_PIN_FUNCTION(tgu_ch6),\n\tMSM_PIN_FUNCTION(tgu_ch7),\n\tMSM_PIN_FUNCTION(tmess_prng0),\n\tMSM_PIN_FUNCTION(tmess_prng1),\n\tMSM_PIN_FUNCTION(tmess_prng2),\n\tMSM_PIN_FUNCTION(tmess_prng3),\n\tMSM_PIN_FUNCTION(tod_pps_in),\n\tMSM_PIN_FUNCTION(tsense_pwm1),\n\tMSM_PIN_FUNCTION(tsense_pwm2),\n\tMSM_PIN_FUNCTION(usb2phy_ac),\n\tMSM_PIN_FUNCTION(usb_con_det),\n\tMSM_PIN_FUNCTION(usb_dfp_en),\n\tMSM_PIN_FUNCTION(usb_phy),\n\tMSM_PIN_FUNCTION(vfr_0),\n\tMSM_PIN_FUNCTION(vfr_1),\n\tMSM_PIN_FUNCTION(vsense_trigger),\n};\n\n \nstatic const struct msm_pingroup qdu1000_groups[] = {\n\t[0] = PINGROUP(0, qup20, qup21, ddr_bist, _, _, _, _, _, _),\n\t[1] = PINGROUP(1, qup20, qup21, ddr_bist, _, _, _, _, _, _),\n\t[2] = PINGROUP(2, qup21, qup20, ddr_bist, _,\n\t\t       tsense_pwm1, _, _, _, _),\n\t[3] = PINGROUP(3, qup21, qup20, ddr_bist, _,\n\t\t       tsense_pwm2, _, _, _, _),\n\t[4] = PINGROUP(4, qup22, _, _, _, _, _, _, _, _),\n\t[5] = PINGROUP(5, qup22, _, _, _, _, _, _, _, _),\n\t[6] = PINGROUP(6, qup00, tgu_ch0, phase_flag, _,\n\t\t       qdss_gpio, _, _, _, _),\n\t[7] = PINGROUP(7, qup00, tgu_ch1, phase_flag, _,\n\t\t       qdss_gpio, _, _, _, _),\n\t[8] = PINGROUP(8, qup00, tgu_ch2, phase_flag, _,\n\t\t       qdss_gpio, _, _, _, _),\n\t[9] = PINGROUP(9, qup00, tgu_ch3, phase_flag, _,\n\t\t       qdss_gpio, _, _, _, _),\n\t[10] = PINGROUP(10, qup01, qup02, _, _, _, _, _, _, _),\n\t[11] = PINGROUP(11, qup01, qup02, _, _, _, _, _, _, _),\n\t[12] = PINGROUP(12, qup02, qup01, qup17, _, _, _, _, _, _),\n\t[13] = PINGROUP(13, qup02, qup01, qup17, _, _, _, _, _, _),\n\t[14] = PINGROUP(14, qup03, qup04, qup17, _, _, _, _, _, _),\n\t[15] = PINGROUP(15, qup03, qup04, _, _, _, _, _, _, _),\n\t[16] = PINGROUP(16, qup04, qup03, phase_flag, _,\n\t\t\tqdss_gpio, _, _, _, _),\n\t[17] = PINGROUP(17, qup04, qup03, phase_flag, _,\n\t\t\tqdss_gpio, _, _, _, _),\n\t[18] = PINGROUP(18, qup10, prng_rosc, phase_flag,\n\t\t\t_, qdss_gpio, _, _, _, _),\n\t[19] = PINGROUP(19, qup10, prng_rosc, phase_flag,\n\t\t\t_, qdss_gpio, _, _, _, _),\n\t[20] = PINGROUP(20, qup10, prng_rosc, pll_bist,\n\t\t\tphase_flag, _, qdss_gpio, _, _, _),\n\t[21] = PINGROUP(21, qup10, prng_rosc, phase_flag,\n\t\t\t_, qdss_gpio, _, _, _, _),\n\t[22] = PINGROUP(22, qup11, qup12, phase_flag, _,\n\t\t\tqdss_gpio, _, _, _, _),\n\t[23] = PINGROUP(23, qup11, qup12, phase_flag, _,\n\t\t\tqdss_gpio, _, _, _, _),\n\t[24] = PINGROUP(24, qup12, qup11, phase_flag, _,\n\t\t\tqdss_gpio, _, _, _, _),\n\t[25] = PINGROUP(25, qup12, qup11, phase_flag, _,\n\t\t\tqdss_gpio, _, _, _, _),\n\t[26] = PINGROUP(26, qup13, qup14, intr_c,\n\t\t\tphase_flag, _, qdss_gpio, _, _, _),\n\t[27] = PINGROUP(27, qup13, qup14, intr_c,\n\t\t\tphase_flag, _, qdss_gpio, _, _, _),\n\t[28] = PINGROUP(28, qup14, qup13, intr_c,\n\t\t\tphase_flag, _, qdss_gpio, _, _, _),\n\t[29] = PINGROUP(29, qup14, qup13, qup16,\n\t\t\tphase_flag, _, qdss_gpio, _, _, _),\n\t[30] = PINGROUP(30, qup17, qup15, tmess_prng3,\n\t\t\tphase_flag, _, qdss_gpio, _, _, _),\n\t[31] = PINGROUP(31, qup17, qup15, tmess_prng2,\n\t\t\tphase_flag, _, qdss_gpio, _, _, _),\n\t[32] = PINGROUP(32, qup15, tmess_prng1, phase_flag,\n\t\t\t_, qdss_gpio, _, _, _, _),\n\t[33] = PINGROUP(33, qup15, tmess_prng0, phase_flag,\n\t\t\t_, qdss_gpio, _, _, _, _),\n\t[34] = PINGROUP(34, qup16, qdss_gpio, _, _, _, _, _, _, _),\n\t[35] = PINGROUP(35, qup16, qdss_gpio, _, _, _, _, _, _, _),\n\t[36] = PINGROUP(36, qup16, qdss_cti, _, _, _, _, _, _, _),\n\t[37] = PINGROUP(37, qup16, qdss_cti, _, _, _, _, _, _, _),\n\t[38] = PINGROUP(38, qup16, qdss_cti, _, _, _, _, _, _, _),\n\t[39] = PINGROUP(39, qup16, qdss_cti, _, _, _, _, _, _, _),\n\t[40] = PINGROUP(40, qup17, qdss_cti, _, _, _, _, _, _, _),\n\t[41] = PINGROUP(41, qup17, qdss_cti, _, _, _, _, _, _, _),\n\t[42] = PINGROUP(42, usb_con_det, phase_flag, _,\n\t\t\tqdss_gpio, _, _, _, _, _),\n\t[43] = PINGROUP(43, usb_dfp_en, phase_flag, _,\n\t\t\tqdss_gpio, _, _, _, _, _),\n\t[44] = PINGROUP(44, si5518_int, tgu_ch4, _, _, _, _, _, _, _),\n\t[45] = PINGROUP(45, tgu_ch5, _, _, _, _, _, _, _, _),\n\t[46] = PINGROUP(46, tgu_ch6, _, _, _, _, _, _, _, _),\n\t[47] = PINGROUP(47, hardsync_pps_in, tgu_ch7, _, _, _, _, _, _, _),\n\t[48] = PINGROUP(48, tod_pps_in, qdss_cti, _, _, _, _, _, _, _),\n\t[49] = PINGROUP(49, gps_pps_in, qdss_cti, _, _, _, _, _, _, _),\n\t[50] = PINGROUP(50, _, _, _, _, _, _, _, _, _),\n\t[51] = PINGROUP(51, _, _, _, _, _, _, _, _, _),\n\t[52] = PINGROUP(52, _, _, _, _, _, _, _, _, _),\n\t[53] = PINGROUP(53, _, _, _, _, _, _, _, _, _),\n\t[54] = PINGROUP(54, _, _, _, _, _, _, _, _, _),\n\t[55] = PINGROUP(55, _, _, _, _, _, _, _, _, _),\n\t[56] = PINGROUP(56, _, qlink6_wmss, _, _, _, _, _, _, _),\n\t[57] = PINGROUP(57, _, qlink7_wmss, _, _, _, _, _, _, _),\n\t[58] = PINGROUP(58, _, _, _, _, _, _, _, _, _),\n\t[59] = PINGROUP(59, _, _, _, _, _, _, _, _, _),\n\t[60] = PINGROUP(60, _, _, _, _, _, _, _, _, _),\n\t[61] = PINGROUP(61, _, _, _, _, _, _, _, _, _),\n\t[62] = PINGROUP(62, _, _, _, _, _, _, _, _, _),\n\t[63] = PINGROUP(63, _, _, _, _, _, _, _, _, _),\n\t[64] = PINGROUP(64, _, _, _, _, _, _, _, _, _),\n\t[65] = PINGROUP(65, _, _, _, _, _, _, _, _, _),\n\t[66] = PINGROUP(66, qlink0_request, _, _, _, _, _, _, _, _),\n\t[67] = PINGROUP(67, qlink0_enable, _, _, _, _, _, _, _, _),\n\t[68] = PINGROUP(68, qlink1_request, _, _, _, _, _, _, _, _),\n\t[69] = PINGROUP(69, qlink1_enable, _, _, _, _, _, _, _, _),\n\t[70] = PINGROUP(70, qlink2_request, _, _, _, _, _, _, _, _),\n\t[71] = PINGROUP(71, qlink2_enable, _, _, _, _, _, _, _, _),\n\t[72] = PINGROUP(72, qlink3_request, _, _, _, _, _, _, _, _),\n\t[73] = PINGROUP(73, qlink3_enable, _, _, _, _, _, _, _, _),\n\t[74] = PINGROUP(74, qlink4_request, _, _, _, _, _, _, _, _),\n\t[75] = PINGROUP(75, qlink4_enable, _, _, _, _, _, _, _, _),\n\t[76] = PINGROUP(76, qlink5_request, _, _, _, _, _, _, _, _),\n\t[77] = PINGROUP(77, qlink5_enable, _, _, _, _, _, _, _, _),\n\t[78] = PINGROUP(78, qlink6_request, _, _, _, _, _, _, _, _),\n\t[79] = PINGROUP(79, qlink6_enable, _, _, _, _, _, _, _, _),\n\t[80] = PINGROUP(80, qlink7_request, _, _, _, _, _, _, _, _),\n\t[81] = PINGROUP(81, qlink7_enable, _, _, _, _, _, _, _, _),\n\t[82] = PINGROUP(82, qlink0_wmss, _, _, _, _, _, _, _, _),\n\t[83] = PINGROUP(83, qlink1_wmss, _, _, _, _, _, _, _, _),\n\t[84] = PINGROUP(84, qlink4_wmss, _, _, _, _, _, _, _, _),\n\t[85] = PINGROUP(85, qlink5_wmss, _, _, _, _, _, _, _, _),\n\t[86] = PINGROUP(86, eth012_int_n, gcc_gp1, _, qdss_cti, _, _, _, _, _),\n\t[87] = PINGROUP(87, eth345_int_n, gcc_gp2, _, qdss_cti, _, _, _, _, _),\n\t[88] = PINGROUP(88, eth6_int_n, smb_alert, gcc_gp3, _,\n\t\t\tqdss_gpio, _, _, _, _),\n\t[89] = PINGROUP(89, phase_flag, cmu_rng, _,\n\t\t\tqdss_gpio, atest_char, _, _, _, _),\n\t[90] = PINGROUP(90, usb2phy_ac, phase_flag,\n\t\t\tcmu_rng, _, qdss_gpio,\n\t\t\tatest_char, _, _, _),\n\t[91] = PINGROUP(91, usb_phy, phase_flag, cmu_rng,\n\t\t\t_, qdss_gpio, atest_char, _, _, _),\n\t[92] = PINGROUP(92, phase_flag, cmu_rng, _,\n\t\t\tqdss_gpio, atest_char, _, _, _, _),\n\t[93] = PINGROUP(93, vfr_0, qdss_cti, _, _, _, _, _, _, _),\n\t[94] = PINGROUP(94, vfr_1, qdss_cti, _, _, _, _, _, _, _),\n\t[95] = PINGROUP(95, phase_flag, _, qdss_gpio,\n\t\t\tatest_char, _, _, _, _, _),\n\t[96] = PINGROUP(96, phase_flag, _, qdss_gpio, _, _, _, _, _, _),\n\t[97] = PINGROUP(97, phase_flag, _, qdss_gpio, _, _, _, _, _, _),\n\t[98] = PINGROUP(98, pll_clk, _, _, _, _, _, _, _, _),\n\t[99] = PINGROUP(99, pcie_clkreqn, char_exec, _, _, _, _, _, _, _),\n\t[100] = PINGROUP(100, char_exec, _, _, _, _, _, _, _, _),\n\t[101] = PINGROUP(101, smb_alert, _, _, _, _, _, _, _, _),\n\t[102] = PINGROUP(102, phase_flag, _, qdss_gpio, _, _, _, _, _, _),\n\t[103] = PINGROUP(103, cmo_pri, qdss_gpio, _, _, _, _, _, _, _),\n\t[104] = PINGROUP(104, _, _, _, _, _, _, _, _, _),\n\t[105] = PINGROUP(105, _, _, _, _, _, _, _, _, _),\n\t[106] = PINGROUP(106, _, _, _, _, _, _, _, _, _),\n\t[107] = PINGROUP(107, _, _, _, _, _, _, _, _, _),\n\t[108] = PINGROUP(108, _, _, _, _, _, _, _, _, _),\n\t[109] = PINGROUP(109, _, _, _, _, _, _, _, _, _),\n\t[110] = PINGROUP(110, _, _, _, _, _, _, _, _, _),\n\t[111] = PINGROUP(111, _, _, _, _, _, _, _, _, _),\n\t[112] = PINGROUP(112, _, _, _, _, _, _, _, _, _),\n\t[113] = PINGROUP(113, _, _, _, _, _, _, _, _, _),\n\t[114] = PINGROUP(114, qspi0, tb_trig, _,\n\t\t\t atest_usb, ddr_pxi0, _, _, _, _),\n\t[115] = PINGROUP(115, qspi1, _, atest_usb,\n\t\t\t ddr_pxi0, _, _, _, _, _),\n\t[116] = PINGROUP(116, qspi2, _, atest_usb,\n\t\t\t ddr_pxi1, _, _, _, _, _),\n\t[117] = PINGROUP(117, qspi3, _, atest_usb,\n\t\t\t ddr_pxi1, _, _, _, _, _),\n\t[118] = PINGROUP(118, _, atest_usb, ddr_pxi2, _, _, _, _, _, _),\n\t[119] = PINGROUP(119, _, _, ddr_pxi2, _, _, _, _, _, _),\n\t[120] = PINGROUP(120, _, _, ddr_pxi3, _, _, _, _, _, _),\n\t[121] = PINGROUP(121, _, ddr_pxi3, _, _, _, _, _, _, _),\n\t[122] = PINGROUP(122, _, ddr_pxi4, _, _, _, _, _, _, _),\n\t[123] = PINGROUP(123, _, ddr_pxi4, _, _, _, _, _, _, _),\n\t[124] = PINGROUP(124, _, ddr_pxi5, _, _, _, _, _, _, _),\n\t[125] = PINGROUP(125, qspi_cs, _, ddr_pxi5, _, _, _, _, _, _),\n\t[126] = PINGROUP(126, qspi_clk, _, ddr_pxi6, _, _, _, _, _, _),\n\t[127] = PINGROUP(127, _, ddr_pxi6, _, _, _, _, _, _, _),\n\t[128] = PINGROUP(128, qup22, _, ddr_pxi7, _, _, _, _, _, _),\n\t[129] = PINGROUP(129, qup22, ddr_pxi7, _, _, _, _, _, _, _),\n\t[130] = PINGROUP(130, qup05, qup06, jitter_bist_ref,\n\t\t\t qdss_cti, _, _, _, _, _),\n\t[131] = PINGROUP(131, qup05, qup06, qdss_cti, _, _, _, _, _, _),\n\t[132] = PINGROUP(132, qup06, qup05, smb_dat,\n\t\t\t qdss_cti, _, _, _, _, _),\n\t[133] = PINGROUP(133, qup06, qup05, smb_clk,\n\t\t\t qdss_cti, _, _, _, _, _),\n\t[134] = PINGROUP(134, qup08, qup07, gcc_gp1, _,\n\t\t\t qdss_cti, _, _, _, _),\n\t[135] = PINGROUP(135, qup08, qup07, gcc_gp2, _,\n\t\t\t qdss_cti, vsense_trigger, _, _, _),\n\t[136] = PINGROUP(136, gcc_gp3, dbg_out_clk, _, _, _, _, _, _, _),\n\t[137] = PINGROUP(137, _, _, _, _, _, _, _, _, _),\n\t[138] = PINGROUP(138, qlink2_wmss, _, _, _, _, _, _, _, _),\n\t[139] = PINGROUP(139, qlink3_wmss, _, _, _, _, _, _, _, _),\n\t[140] = PINGROUP(140, _, _, _, _, _, _, _, _, _),\n\t[141] = PINGROUP(141, intr_c, _, _, _, _, _, _, _, _),\n\t[142] = PINGROUP(142, intr_c, _, _, _, _, _, _, _, _),\n\t[143] = PINGROUP(143, intr_c, _, _, _, _, _, _, _, _),\n\t[144] = PINGROUP(144, qdss_cti, _, _, _, _, _, _, _, _),\n\t[145] = PINGROUP(145, qdss_cti, _, _, _, _, _, _, _, _),\n\t[146] = PINGROUP(146, _, _, _, _, _, _, _, _, _),\n\t[147] = PINGROUP(147, _, _, _, _, _, _, _, _, _),\n\t[148] = PINGROUP(148, _, _, _, _, _, _, _, _, _),\n\t[149] = PINGROUP(149, _, _, _, _, _, _, _, _, _),\n\t[150] = PINGROUP(150, _, _, _, _, _, _, _, _, _),\n\t[151] = SDC_QDSD_PINGROUP(sdc1_rclk, 0x9e000, 0, 0),\n\t[152] = SDC_QDSD_PINGROUP(sdc1_clk, 0x9d000, 13, 6),\n\t[153] = SDC_QDSD_PINGROUP(sdc1_cmd, 0x9d000, 11, 3),\n\t[154] = SDC_QDSD_PINGROUP(sdc1_data, 0x9d000, 9, 0),\n};\nstatic const struct msm_pinctrl_soc_data qdu1000_tlmm = {\n\t.pins = qdu1000_pins,\n\t.npins = ARRAY_SIZE(qdu1000_pins),\n\t.functions = qdu1000_functions,\n\t.nfunctions = ARRAY_SIZE(qdu1000_functions),\n\t.groups = qdu1000_groups,\n\t.ngroups = ARRAY_SIZE(qdu1000_groups),\n\t.ngpios = 151,\n};\n\nstatic int qdu1000_tlmm_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &qdu1000_tlmm);\n}\n\nstatic const struct of_device_id qdu1000_tlmm_of_match[] = {\n\t{ .compatible = \"qcom,qdu1000-tlmm\", },\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, qdu1000_tlmm_of_match);\n\nstatic struct platform_driver qdu1000_tlmm_driver = {\n\t.driver = {\n\t\t.name = \"qdu1000-tlmm\",\n\t\t.of_match_table = qdu1000_tlmm_of_match,\n\t},\n\t.probe = qdu1000_tlmm_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init qdu1000_tlmm_init(void)\n{\n\treturn platform_driver_register(&qdu1000_tlmm_driver);\n}\narch_initcall(qdu1000_tlmm_init);\n\nstatic void __exit qdu1000_tlmm_exit(void)\n{\n\tplatform_driver_unregister(&qdu1000_tlmm_driver);\n}\nmodule_exit(qdu1000_tlmm_exit);\n\nMODULE_DESCRIPTION(\"QTI QDU1000 TLMM driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}