{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452221911110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452221911110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 18:58:30 2016 " "Processing started: Thu Jan 07 18:58:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452221911110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452221911110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phase3 -c phase3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off phase3 -c phase3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452221911126 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1452221912000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase3-structural " "Found design unit 1: phase3-structural" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452221913326 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase3 " "Found entity 1: phase3" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452221913326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452221913326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxim/documents/github/vhdl/lab1/task3.1/state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxim/documents/github/vhdl/lab1/task3.1/state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-behavioural " "Found design unit 1: state_machine-behavioural" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452221913326 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452221913326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452221913326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phase3 " "Elaborating entity \"phase3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1452221913388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:u0 " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:u0\"" {  } { { "phase3.vhd" "u0" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452221913404 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex0 state_machine.vhd(100) " "VHDL Process Statement warning at state_machine.vhd(100): inferring latch(es) for signal or variable \"hex0\", which holds its previous value in one or more paths through the process" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1452221913404 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] state_machine.vhd(100) " "Inferred latch for \"hex0\[0\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221913404 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] state_machine.vhd(100) " "Inferred latch for \"hex0\[1\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221913404 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] state_machine.vhd(100) " "Inferred latch for \"hex0\[2\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221913404 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] state_machine.vhd(100) " "Inferred latch for \"hex0\[3\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221913404 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] state_machine.vhd(100) " "Inferred latch for \"hex0\[4\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221913404 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] state_machine.vhd(100) " "Inferred latch for \"hex0\[5\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221913404 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] state_machine.vhd(100) " "Inferred latch for \"hex0\[6\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221913404 "|phase3|state_machine:u0"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state\[2\] state_machine.vhd(111) " "Can't resolve multiple constant drivers for net \"current_state\[2\]\" at state_machine.vhd(111)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221913404 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "state_machine.vhd(104) " "Constant driver at state_machine.vhd(104)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 104 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1452221913404 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state\[1\] state_machine.vhd(111) " "Can't resolve multiple constant drivers for net \"current_state\[1\]\" at state_machine.vhd(111)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221913404 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state\[0\] state_machine.vhd(111) " "Can't resolve multiple constant drivers for net \"current_state\[0\]\" at state_machine.vhd(111)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221913404 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "state_machine:u0 " "Can't elaborate user hierarchy \"state_machine:u0\"" {  } { { "phase3.vhd" "u0" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 88 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221913404 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452221913700 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 07 18:58:33 2016 " "Processing ended: Thu Jan 07 18:58:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452221913700 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452221913700 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452221913700 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452221913700 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 2 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452221914605 ""}
