m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vsomador_subtrator
!s110 1694783740
!i10b 1
!s100 [0<Tg<cD_<0DlQcbk[X5[0
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ij3V@R@JT<9kDkCBSJP@J70
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Pedro/Desktop/Sap1Verilog/SomadorSubtrator
w1694783683
Z3 8C:/Users/Pedro/Desktop/Sap1Verilog/SomadorSubtrator/SomadorSubtrator.v
Z4 FC:/Users/Pedro/Desktop/Sap1Verilog/SomadorSubtrator/SomadorSubtrator.v
!i122 2
Z5 L0 1 29
Z6 OV;L;2020.1;71
r1
!s85 0
31
!s108 1694783740.000000
Z7 !s107 C:/Users/Pedro/Desktop/Sap1Verilog/SomadorSubtrator/SomadorSubtrator.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Pedro/Desktop/Sap1Verilog/SomadorSubtrator/SomadorSubtrator.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vSomadorSubtrator
Z11 !s110 1694785025
!i10b 1
!s100 lj`Cn7fFi0jaKWIm3CjZ`0
R0
IN=dmR8nAZ]bnbZkj2z`><1
R1
R2
w1694785009
R3
R4
!i122 12
R5
R6
r1
!s85 0
31
Z12 !s108 1694785025.000000
R7
R8
!i113 1
R9
R10
n@somador@subtrator
vtestbench
R11
!i10b 1
!s100 [1Io9e>4hll2eekZ6f2YA1
R0
IziAYKEc1X:WJFFf=ZI7Q:0
R1
R2
w1694784315
8C:/Users/Pedro/Desktop/Sap1Verilog/SomadorSubtrator/testbench.v
FC:/Users/Pedro/Desktop/Sap1Verilog/SomadorSubtrator/testbench.v
!i122 13
L0 1 42
R6
r1
!s85 0
31
R12
!s107 C:/Users/Pedro/Desktop/Sap1Verilog/SomadorSubtrator/testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Pedro/Desktop/Sap1Verilog/SomadorSubtrator/testbench.v|
!i113 1
R9
R10
