<stg><name>fc_layer3</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="8">
<condition id="35">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="3" to="4">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="4" to="5">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="6">
<condition id="27">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="5" to="2">
<condition id="33">
<or_exp><and_exp><literal name="exitcond16_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="6" to="7">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="7" to="3">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="8" to="9">
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="9" to="8">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader64.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str174, i32 0, i32 0, [1 x i8]* @p_str175, [1 x i8]* @p_str176, [1 x i8]* @p_str177, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str178, [1 x i8]* @p_str179)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader64.preheader:1  %empty_498 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str187, i32 0, i32 0, [1 x i8]* @p_str188, [1 x i8]* @p_str189, [1 x i8]* @p_str190, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str191, [1 x i8]* @p_str192)

]]></Node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
.preheader64.preheader:2  %output_V = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader64.preheader:3  %output_V_addr = getelementptr [10 x i16]* %output_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.preheader64.preheader:4  store i16 0, i16* %output_V_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
.preheader64.preheader:5  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader64:0  %j = phi i7 [ %j_1, %3 ], [ 0, %.preheader64.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:1  %exitcond1 = icmp eq i7 %j, -44

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader64:2  %empty_499 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)

]]></Node>
<StgValue><ssdm name="empty_499"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:3  %j_1 = add i7 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader64:4  br i1 %exitcond1, label %.preheader.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str51) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_V_712 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_712"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:3  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %j, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="10">
<![CDATA[
:4  %p_shl_cast = zext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:5  %tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %j, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="8">
<![CDATA[
:6  %p_shl1_cast = zext i8 %tmp_6 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_11 = add i11 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="28" op_0_bw="16">
<![CDATA[
:8  %tmp_2 = sext i16 %tmp_V_712 to i28

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i3 = phi i4 [ 0, %0 ], [ %i_4_3, %2 ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="4">
<![CDATA[
:3  %tmp_3_cast = zext i4 %i3 to i11

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %tmp_12 = add i11 %tmp_3_cast, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_12_cast = zext i11 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fc_layer3_weights_V_s = getelementptr [840 x i12]* @fc_layer3_weights_V, i64 0, i64 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_s"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="10">
<![CDATA[
:7  %fc_layer3_weights_V_1 = load i12* %fc_layer3_weights_V_s, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:16  %i_4_s = or i4 %i3, 1

]]></Node>
<StgValue><ssdm name="i_4_s"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="4">
<![CDATA[
:18  %tmp_28_1_cast = zext i4 %i_4_s to i11

]]></Node>
<StgValue><ssdm name="tmp_28_1_cast"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:19  %tmp_13 = add i11 %tmp_28_1_cast, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="11">
<![CDATA[
:20  %tmp_13_cast = zext i11 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %fc_layer3_weights_V_2 = getelementptr [840 x i12]* @fc_layer3_weights_V, i64 0, i64 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="10">
<![CDATA[
:22  %fc_layer3_weights_V_3 = load i12* %fc_layer3_weights_V_2, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_3 = zext i4 %i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="10">
<![CDATA[
:7  %fc_layer3_weights_V_1 = load i12* %fc_layer3_weights_V_s, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_V_addr_2 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="output_V_addr_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="4">
<![CDATA[
:10  %output_V_load = load i16* %output_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="4">
<![CDATA[
:17  %tmp_28_1 = zext i4 %i_4_s to i64

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="10">
<![CDATA[
:22  %fc_layer3_weights_V_3 = load i12* %fc_layer3_weights_V_2, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %output_V_addr_3 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_28_1

]]></Node>
<StgValue><ssdm name="output_V_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="4">
<![CDATA[
:25  %output_V_load_1 = load i16* %output_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str52) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="12">
<![CDATA[
:8  %tmp_4 = sext i12 %fc_layer3_weights_V_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="4">
<![CDATA[
:10  %output_V_load = load i16* %output_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:11  %tmp_5 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:12  %tmp_313_cast = mul i28 %tmp_2, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_313_cast"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:13  %p_Val2_5 = add i28 %tmp_313_cast, %tmp_5

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_7 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:15  store i16 %tmp_7, i16* %output_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="12">
<![CDATA[
:23  %tmp_8 = sext i12 %fc_layer3_weights_V_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="4">
<![CDATA[
:25  %output_V_load_1 = load i16* %output_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_1"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:26  %tmp_30_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_1, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:27  %tmp_313_1_cast = mul i28 %tmp_2, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_313_1_cast"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:28  %p_Val2_5_1 = add i28 %tmp_313_1_cast, %tmp_30_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %tmp_33_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:30  store i16 %tmp_33_1, i16* %output_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %i_4_1 = or i4 %i3, 2

]]></Node>
<StgValue><ssdm name="i_4_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %exitcond16_2 = icmp eq i4 %i_4_1, -6

]]></Node>
<StgValue><ssdm name="exitcond16_2"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:33  %empty_500 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_500"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:34  br i1 %exitcond16_2, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="4">
<![CDATA[
:1  %tmp_28_2_cast = zext i4 %i_4_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_28_2_cast"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_14 = add i11 %tmp_11, %tmp_28_2_cast

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="11">
<![CDATA[
:3  %tmp_14_cast = zext i11 %tmp_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fc_layer3_weights_V_4 = getelementptr [840 x i12]* @fc_layer3_weights_V, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_4"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="10">
<![CDATA[
:5  %fc_layer3_weights_V_5 = load i12* %fc_layer3_weights_V_4, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_5"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="4">
<![CDATA[
:14  %tmp_17 = trunc i4 %i3 to i3

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  %i_4_2 = or i3 %tmp_17, 3

]]></Node>
<StgValue><ssdm name="i_4_2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="3">
<![CDATA[
:17  %tmp_28_3_cast = zext i3 %i_4_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_28_3_cast"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:18  %tmp_15 = add i11 %tmp_11, %tmp_28_3_cast

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="11">
<![CDATA[
:19  %tmp_15_cast = zext i11 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %fc_layer3_weights_V_6 = getelementptr [840 x i12]* @fc_layer3_weights_V, i64 0, i64 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_6"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="10">
<![CDATA[
:21  %fc_layer3_weights_V_7 = load i12* %fc_layer3_weights_V_6, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_7"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %i_4_3 = add i4 4, %i3

]]></Node>
<StgValue><ssdm name="i_4_3"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond16_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_501 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str51, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_501"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond16_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_28_2 = zext i4 %i_4_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="10">
<![CDATA[
:5  %fc_layer3_weights_V_5 = load i12* %fc_layer3_weights_V_4, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_5"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_V_addr_4 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_28_2

]]></Node>
<StgValue><ssdm name="output_V_addr_4"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="4">
<![CDATA[
:8  %output_V_load_2 = load i16* %output_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_2"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="3">
<![CDATA[
:16  %tmp_28_3 = zext i3 %i_4_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="10">
<![CDATA[
:21  %fc_layer3_weights_V_7 = load i12* %fc_layer3_weights_V_6, align 2

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_7"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %output_V_addr_5 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_28_3

]]></Node>
<StgValue><ssdm name="output_V_addr_5"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="4">
<![CDATA[
:24  %output_V_load_3 = load i16* %output_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="28" op_0_bw="12">
<![CDATA[
:6  %tmp_9 = sext i12 %fc_layer3_weights_V_5 to i28

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="4">
<![CDATA[
:8  %output_V_load_2 = load i16* %output_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_2"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:9  %tmp_30_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_2, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:10  %tmp_313_2_cast = mul i28 %tmp_9, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_313_2_cast"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:11  %p_Val2_5_2 = add i28 %tmp_30_2, %tmp_313_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_2"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_33_2 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_33_2"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:13  store i16 %tmp_33_2, i16* %output_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="12">
<![CDATA[
:22  %tmp_10 = sext i12 %fc_layer3_weights_V_7 to i28

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="4">
<![CDATA[
:24  %output_V_load_3 = load i16* %output_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="output_V_load_3"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:25  %tmp_30_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_3, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_30_3"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:26  %tmp_313_3_cast = mul i28 %tmp_10, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_313_3_cast"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:27  %p_Val2_5_3 = add i28 %tmp_30_3, %tmp_313_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_3"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %tmp_33_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_33_3"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:29  store i16 %tmp_33_3, i16* %output_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %i1 = phi i4 [ %i, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %i1, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_502 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_502"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i = add i4 %i1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_s = zext i4 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_V_addr_1 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_V_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="4">
<![CDATA[
:3  %p_Val2_s = load i16* %output_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str53) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="4">
<![CDATA[
:3  %p_Val2_s = load i16* %output_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="16">
<![CDATA[
:4  %tmp_16 = trunc i16 %p_Val2_s to i15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_i = icmp sgt i16 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:6  %tmp_V = select i1 %tmp_i, i15 %tmp_16, i15 0

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="15">
<![CDATA[
:7  %tmp_V_1 = zext i15 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
