[{"id": "1", "content": "Define the module TopModule with input ports clk, reset, and in, and output port done.", "source": "I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified.\n\n - input  clk\n - input  reset\n - input  in\n - output done", "parent_tasks": []}, {"id": "2", "content": "Determine the number of states for the finite state machine (FSM) to identify the start bit, 8 data bits, and the stop bit.", "source": "Implement a finite state machine that will identify when bytes have been correctly received when given a stream of bits. It needs to identify the start bit, wait for all 8 data bits, then verify that the stop bit was correct.", "parent_tasks": ["1"]}, {"id": "3", "content": "Define the initial state logic with synchronous reset to set the FSM to an appropriate initial state.", "source": "Include a active-high synchronous reset. Assume all sequential logic is triggered on the positive edge of the clock.", "parent_tasks": ["2"]}, {"id": "4", "content": "Implement the next state logic for the FSM to transition between states based on the input bit stream. Ensure that the FSM waits for a stop bit if it does not appear when expected.", "source": "If the stop bit does not appear when expected, the FSM must wait until it finds a stop bit before attempting to receive the next byte.", "parent_tasks": ["3"]}, {"id": "5", "content": "Implement the output logic for the FSM to set the done signal high when a byte has been correctly received.", "source": "Implement a finite state machine that will identify when bytes have been correctly received when given a stream of bits.", "parent_tasks": ["4"]}]