//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	convolute

.visible .entry convolute(
	.param .u64 convolute_param_0,
	.param .u64 convolute_param_1,
	.param .u64 convolute_param_2,
	.param .u32 convolute_param_3,
	.param .u32 convolute_param_4,
	.param .u32 convolute_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<41>;
	.reg .b32 	%r<66>;
	.reg .b64 	%rd<34>;


	ld.param.u64 	%rd10, [convolute_param_0];
	ld.param.u64 	%rd8, [convolute_param_1];
	ld.param.u64 	%rd9, [convolute_param_2];
	ld.param.u32 	%r13, [convolute_param_4];
	ld.param.u32 	%r14, [convolute_param_5];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.f32 	%f39, 0f00000000;
	setp.lt.s32	%p1, %r13, 1;
	@%p1 bra 	BB0_15;

	mov.u32 	%r16, %tid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %ntid.y;
	mad.lo.s32 	%r19, %r18, %r17, %r16;
	mov.u32 	%r20, %tid.x;
	mov.u32 	%r21, %ctaid.x;
	mov.u32 	%r22, %ntid.x;
	mad.lo.s32 	%r23, %r22, %r21, %r20;
	mad.lo.s32 	%r24, %r19, %r14, %r23;
	mul.lo.s32 	%r25, %r13, %r13;
	mul.lo.s32 	%r1, %r25, %r24;
	mov.u32 	%r26, %tid.z;
	mov.u32 	%r27, %ctaid.z;
	mov.u32 	%r28, %ntid.z;
	mad.lo.s32 	%r29, %r28, %r27, %r26;
	mul.lo.s32 	%r2, %r25, %r29;
	mov.f32 	%f14, 0f00000000;
	mov.u32 	%r15, 0;
	mov.u32 	%r61, %r15;
	mov.f32 	%f39, %f14;

BB0_2:
	mul.lo.s32 	%r4, %r61, %r13;
	and.b32  	%r33, %r13, 3;
	setp.eq.s32	%p2, %r33, 0;
	@%p2 bra 	BB0_3;

	setp.eq.s32	%p3, %r33, 1;
	@%p3 bra 	BB0_5;
	bra.uni 	BB0_6;

BB0_5:
	mov.u32 	%r63, %r15;
	bra.uni 	BB0_10;

BB0_3:
	mov.u32 	%r65, %r15;
	mov.f32 	%f36, %f39;
	mov.f32 	%f39, %f14;
	bra.uni 	BB0_11;

BB0_6:
	setp.eq.s32	%p4, %r33, 2;
	@%p4 bra 	BB0_7;
	bra.uni 	BB0_8;

BB0_7:
	mov.u32 	%r62, %r15;
	bra.uni 	BB0_9;

BB0_8:
	add.s32 	%r35, %r4, %r1;
	mul.wide.s32 	%rd11, %r35, 4;
	add.s64 	%rd12, %rd1, %rd11;
	add.s32 	%r36, %r4, %r2;
	cvta.to.global.u64 	%rd13, %rd8;
	mul.wide.s32 	%rd14, %r36, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.f32 	%f16, [%rd15];
	ld.global.f32 	%f17, [%rd12];
	fma.rn.f32 	%f39, %f17, %f16, %f39;
	mov.u32 	%r62, 1;

BB0_9:
	add.s32 	%r37, %r62, %r4;
	add.s32 	%r38, %r37, %r1;
	add.s32 	%r39, %r37, %r2;
	mul.wide.s32 	%rd16, %r38, 4;
	add.s64 	%rd17, %rd1, %rd16;
	cvta.to.global.u64 	%rd18, %rd8;
	mul.wide.s32 	%rd19, %r39, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.f32 	%f18, [%rd20];
	ld.global.f32 	%f19, [%rd17];
	fma.rn.f32 	%f39, %f19, %f18, %f39;
	add.s32 	%r63, %r62, 1;

BB0_10:
	add.s32 	%r40, %r63, %r4;
	add.s32 	%r41, %r40, %r1;
	add.s32 	%r42, %r40, %r2;
	mul.wide.s32 	%rd21, %r41, 4;
	add.s64 	%rd22, %rd1, %rd21;
	cvta.to.global.u64 	%rd23, %rd8;
	mul.wide.s32 	%rd24, %r42, 4;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.f32 	%f20, [%rd25];
	ld.global.f32 	%f21, [%rd22];
	fma.rn.f32 	%f36, %f21, %f20, %f39;
	add.s32 	%r65, %r63, 1;
	mov.f32 	%f39, %f36;

BB0_11:
	setp.lt.u32	%p5, %r13, 4;
	@%p5 bra 	BB0_14;

	add.s32 	%r43, %r2, %r4;
	add.s32 	%r44, %r65, %r43;
	cvta.to.global.u64 	%rd26, %rd8;
	mul.wide.s32 	%rd27, %r44, 4;
	add.s64 	%rd33, %rd26, %rd27;
	add.s32 	%r45, %r1, %r4;
	add.s32 	%r46, %r65, %r45;
	mul.wide.s32 	%rd28, %r46, 4;
	add.s64 	%rd32, %rd1, %rd28;
	mov.f32 	%f39, %f36;

BB0_13:
	ld.global.f32 	%f22, [%rd33];
	ld.global.f32 	%f23, [%rd32];
	fma.rn.f32 	%f24, %f23, %f22, %f39;
	ld.global.f32 	%f25, [%rd33+4];
	ld.global.f32 	%f26, [%rd32+4];
	fma.rn.f32 	%f27, %f26, %f25, %f24;
	ld.global.f32 	%f28, [%rd33+8];
	ld.global.f32 	%f29, [%rd32+8];
	fma.rn.f32 	%f30, %f29, %f28, %f27;
	ld.global.f32 	%f31, [%rd33+12];
	ld.global.f32 	%f32, [%rd32+12];
	fma.rn.f32 	%f39, %f32, %f31, %f30;
	add.s64 	%rd33, %rd33, 16;
	add.s64 	%rd32, %rd32, 16;
	add.s32 	%r65, %r65, 4;
	setp.lt.s32	%p6, %r65, %r13;
	@%p6 bra 	BB0_13;

BB0_14:
	add.s32 	%r61, %r61, 1;
	setp.lt.s32	%p7, %r61, %r13;
	@%p7 bra 	BB0_2;

BB0_15:
	mov.u32 	%r47, %ctaid.z;
	mov.u32 	%r48, %ntid.z;
	mov.u32 	%r49, %tid.z;
	mad.lo.s32 	%r50, %r48, %r47, %r49;
	mov.u32 	%r51, %ctaid.y;
	mov.u32 	%r52, %ntid.y;
	mov.u32 	%r53, %tid.y;
	mad.lo.s32 	%r54, %r52, %r51, %r53;
	mad.lo.s32 	%r55, %r50, %r14, %r54;
	mov.u32 	%r56, %ctaid.x;
	mov.u32 	%r57, %ntid.x;
	mov.u32 	%r58, %tid.x;
	mad.lo.s32 	%r59, %r57, %r56, %r58;
	mad.lo.s32 	%r60, %r55, %r14, %r59;
	cvta.to.global.u64 	%rd29, %rd9;
	mul.wide.s32 	%rd30, %r60, 4;
	add.s64 	%rd31, %rd29, %rd30;
	st.global.f32 	[%rd31], %f39;
	ret;
}

	// .globl	relu
.visible .entry relu(
	.param .u64 relu_param_0,
	.param .u64 relu_param_1,
	.param .u32 relu_param_2
)
{
	.reg .pred 	%p<15>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd3, [relu_param_0];
	ld.param.u64 	%rd4, [relu_param_1];
	ld.param.u32 	%r10, [relu_param_2];
	setp.lt.s32	%p1, %r10, 1;
	@%p1 bra 	BB1_11;

	mov.u32 	%r12, %tid.x;
	mov.u32 	%r13, %tid.z;
	mov.u32 	%r14, %ctaid.z;
	mov.u32 	%r15, %ntid.z;
	mad.lo.s32 	%r16, %r15, %r14, %r13;
	mov.u32 	%r17, %tid.y;
	mov.u32 	%r18, %ctaid.y;
	mov.u32 	%r19, %ntid.y;
	mad.lo.s32 	%r20, %r19, %r18, %r17;
	mad.lo.s32 	%r21, %r16, %r10, %r20;
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r22, %r23, %r12;
	mad.lo.s32 	%r25, %r21, %r10, %r24;
	cvta.to.global.u64 	%rd5, %rd3;
	mul.wide.s32 	%rd6, %r25, 4;
	add.s64 	%rd1, %rd5, %rd6;
	cvta.to.global.u64 	%rd7, %rd4;
	add.s64 	%rd2, %rd7, %rd6;
	and.b32  	%r1, %r10, 3;
	mov.u32 	%r11, 0;
	mov.u32 	%r30, %r11;

BB1_2:
	mov.u32 	%r31, 1;
	setp.eq.s32	%p2, %r1, 0;
	mov.u32 	%r34, %r11;
	@%p2 bra 	BB1_8;

	setp.eq.s32	%p3, %r1, 1;
	mov.u32 	%r32, %r11;
	@%p3 bra 	BB1_7;

	setp.eq.s32	%p4, %r1, 2;
	@%p4 bra 	BB1_6;

	ld.global.f32 	%f1, [%rd1];
	setp.lt.f32	%p5, %f1, 0f00000000;
	selp.f32	%f2, 0f00000000, %f1, %p5;
	st.global.f32 	[%rd2], %f2;
	mov.u32 	%r31, 2;

BB1_6:
	ld.global.f32 	%f3, [%rd1];
	setp.lt.f32	%p6, %f3, 0f00000000;
	selp.f32	%f4, 0f00000000, %f3, %p6;
	st.global.f32 	[%rd2], %f4;
	mov.u32 	%r32, %r31;

BB1_7:
	ld.global.f32 	%f5, [%rd1];
	setp.lt.f32	%p7, %f5, 0f00000000;
	selp.f32	%f6, 0f00000000, %f5, %p7;
	st.global.f32 	[%rd2], %f6;
	add.s32 	%r34, %r32, 1;

BB1_8:
	setp.lt.u32	%p8, %r10, 4;
	@%p8 bra 	BB1_10;

BB1_9:
	ld.global.f32 	%f7, [%rd1];
	setp.lt.f32	%p9, %f7, 0f00000000;
	selp.f32	%f8, 0f00000000, %f7, %p9;
	st.global.f32 	[%rd2], %f8;
	ld.global.f32 	%f9, [%rd1];
	setp.lt.f32	%p10, %f9, 0f00000000;
	selp.f32	%f10, 0f00000000, %f9, %p10;
	st.global.f32 	[%rd2], %f10;
	ld.global.f32 	%f11, [%rd1];
	setp.lt.f32	%p11, %f11, 0f00000000;
	selp.f32	%f12, 0f00000000, %f11, %p11;
	st.global.f32 	[%rd2], %f12;
	ld.global.f32 	%f13, [%rd1];
	setp.lt.f32	%p12, %f13, 0f00000000;
	selp.f32	%f14, 0f00000000, %f13, %p12;
	st.global.f32 	[%rd2], %f14;
	add.s32 	%r34, %r34, 4;
	setp.lt.s32	%p13, %r34, %r10;
	@%p13 bra 	BB1_9;

BB1_10:
	add.s32 	%r30, %r30, 1;
	setp.lt.s32	%p14, %r30, %r10;
	@%p14 bra 	BB1_2;

BB1_11:
	ret;
}

	// .globl	output
.visible .entry output(
	.param .u64 output_param_0,
	.param .u64 output_param_1,
	.param .u64 output_param_2,
	.param .u32 output_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<36>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd10, [output_param_0];
	ld.param.u64 	%rd11, [output_param_1];
	ld.param.u64 	%rd9, [output_param_2];
	ld.param.u32 	%r13, [output_param_3];
	cvta.to.global.u64 	%rd1, %rd10;
	cvta.to.global.u64 	%rd2, %rd11;
	mov.u32 	%r1, %ntid.z;
	mov.u32 	%r2, %ctaid.z;
	mov.u32 	%r3, %tid.z;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.f32 	%f35, 0f00000000;
	setp.lt.s32	%p1, %r13, 1;
	@%p1 bra 	BB2_10;

	mul.lo.s32 	%r5, %r4, %r13;
	and.b32  	%r17, %r13, 3;
	mov.f32 	%f35, 0f00000000;
	mov.u32 	%r25, 0;
	setp.eq.s32	%p2, %r17, 0;
	@%p2 bra 	BB2_7;

	setp.eq.s32	%p3, %r17, 1;
	@%p3 bra 	BB2_6;

	setp.eq.s32	%p4, %r17, 2;
	@%p4 bra 	BB2_5;

	mul.wide.s32 	%rd12, %r5, 4;
	add.s64 	%rd13, %rd2, %rd12;
	ld.global.f32 	%f14, [%rd1];
	ld.global.f32 	%f15, [%rd13];
	fma.rn.f32 	%f35, %f15, %f14, 0f00000000;
	mov.u32 	%r25, 1;

BB2_5:
	add.s32 	%r19, %r25, %r5;
	mul.wide.s32 	%rd14, %r19, 4;
	add.s64 	%rd15, %rd2, %rd14;
	mul.wide.u32 	%rd16, %r25, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.f32 	%f16, [%rd17];
	ld.global.f32 	%f17, [%rd15];
	fma.rn.f32 	%f35, %f17, %f16, %f35;
	add.s32 	%r25, %r25, 1;

BB2_6:
	add.s32 	%r20, %r25, %r5;
	mul.wide.s32 	%rd18, %r20, 4;
	add.s64 	%rd19, %rd2, %rd18;
	mul.wide.s32 	%rd20, %r25, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.f32 	%f18, [%rd21];
	ld.global.f32 	%f19, [%rd19];
	fma.rn.f32 	%f35, %f19, %f18, %f35;
	add.s32 	%r25, %r25, 1;

BB2_7:
	setp.lt.u32	%p5, %r13, 4;
	@%p5 bra 	BB2_10;

	mul.wide.s32 	%rd22, %r25, 4;
	add.s64 	%rd28, %rd1, %rd22;
	mad.lo.s32 	%r22, %r13, %r4, %r25;
	mul.wide.s32 	%rd23, %r22, 4;
	add.s64 	%rd27, %rd2, %rd23;

BB2_9:
	ld.global.f32 	%f20, [%rd28];
	ld.global.f32 	%f21, [%rd27];
	fma.rn.f32 	%f22, %f21, %f20, %f35;
	ld.global.f32 	%f23, [%rd28+4];
	ld.global.f32 	%f24, [%rd27+4];
	fma.rn.f32 	%f25, %f24, %f23, %f22;
	ld.global.f32 	%f26, [%rd28+8];
	ld.global.f32 	%f27, [%rd27+8];
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	ld.global.f32 	%f29, [%rd28+12];
	ld.global.f32 	%f30, [%rd27+12];
	fma.rn.f32 	%f35, %f30, %f29, %f28;
	add.s64 	%rd28, %rd28, 16;
	add.s64 	%rd27, %rd27, 16;
	add.s32 	%r25, %r25, 4;
	setp.lt.s32	%p6, %r25, %r13;
	@%p6 bra 	BB2_9;

BB2_10:
	cvta.to.global.u64 	%rd24, %rd9;
	mul.wide.s32 	%rd25, %r4, 4;
	add.s64 	%rd26, %rd24, %rd25;
	st.global.f32 	[%rd26], %f35;
	ret;
}


