# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 12:50:15  February 05, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA4U23C6
set_global_assignment -name TOP_LEVEL_ENTITY Test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:50:15  FEBRUARY 05, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VHDL_FILE output_files/Test.vhd
set_location_assignment PIN_AE11 -to inputs[19]
set_location_assignment PIN_AF10 -to inputs[18]
set_location_assignment PIN_AE9 -to inputs[17]
set_location_assignment PIN_AE8 -to inputs[16]
set_location_assignment PIN_AG20 -to inputs[15]
set_location_assignment PIN_AE22 -to inputs[14]
set_location_assignment PIN_AH27 -to inputs[12]
set_location_assignment PIN_AH24 -to inputs[13]
set_location_assignment PIN_AD12 -to inputs[11]
set_location_assignment PIN_AD11 -to inputs[10]
set_location_assignment PIN_AD10 -to inputs[9]
set_location_assignment PIN_AF9 -to inputs[8]
set_location_assignment PIN_AF6 -to inputs[7]
set_location_assignment PIN_T13 -to inputs[6]
set_location_assignment PIN_AG26 -to inputs[5]
set_location_assignment PIN_AA15 -to inputs[4]
set_location_assignment PIN_AE12 -to inputs[3]
set_location_assignment PIN_AF11 -to inputs[2]
set_location_assignment PIN_Y15 -to inputs[1]
set_location_assignment PIN_AE7 -to inputs[0]
set_location_assignment PIN_AC22 -to outputs[19]
set_location_assignment PIN_AA18 -to outputs[18]
set_location_assignment PIN_AE23 -to outputs[17]
set_location_assignment PIN_AD23 -to outputs[16]
set_location_assignment PIN_AH18 -to outputs[15]
set_location_assignment PIN_AG21 -to outputs[14]
set_location_assignment PIN_Y8 -to outputs[13]
set_location_assignment PIN_AB4 -to outputs[12]
set_location_assignment PIN_W12 -to outputs[11]
set_location_assignment PIN_AF8 -to outputs[10]
set_location_assignment PIN_V12 -to outputs[9]
set_location_assignment PIN_AF7 -to outputs[8]
set_location_assignment PIN_AH21 -to outputs[7]
set_location_assignment PIN_AH19 -to outputs[6]
set_location_assignment PIN_AH22 -to outputs[5]
set_location_assignment PIN_AF22 -to outputs[4]
set_location_assignment PIN_Y5 -to outputs[3]
set_location_assignment PIN_U11 -to outputs[2]
set_location_assignment PIN_W8 -to outputs[1]
set_location_assignment PIN_Y4 -to outputs[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[19]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[18]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[17]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[16]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[19]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[18]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[17]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[16]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to outputs
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to inputs
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top