{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 23:25:47 2015 " "Info: Processing started: Mon Sep 21 23:25:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab2_dp -c lab2_dp " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2_dp -c lab2_dp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2_dp EP2C35U484C6 " "Info: Selected device EP2C35U484C6 for design \"lab2_dp\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50U484C6 " "Info: Device EP2C50U484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 141 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 142 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 143 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Critical Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\]\[0\] " "Info: Pin LEDR\[0\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[0][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 40 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\]\[1\] " "Info: Pin LEDR\[0\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[0][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 41 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\]\[2\] " "Info: Pin LEDR\[0\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[0][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 42 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\]\[0\] " "Info: Pin LEDR\[1\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[1][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 44 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\]\[1\] " "Info: Pin LEDR\[1\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[1][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 45 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\]\[2\] " "Info: Pin LEDR\[1\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[1][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 46 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\]\[0\] " "Info: Pin LEDR\[2\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[2][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 48 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\]\[1\] " "Info: Pin LEDR\[2\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[2][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 49 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\]\[2\] " "Info: Pin LEDR\[2\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[2][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 50 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\]\[0\] " "Info: Pin LEDR\[3\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[3][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 52 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\]\[1\] " "Info: Pin LEDR\[3\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[3][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 53 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\]\[2\] " "Info: Pin LEDR\[3\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[3][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 54 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\]\[0\] " "Info: Pin SW\[0\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[0][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 8 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { clk } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 55 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clear " "Info: Pin clear not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { clear } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 12 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 56 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\]\[2\] " "Info: Pin SW\[0\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[0][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 10 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\]\[1\] " "Info: Pin SW\[4\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[4][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 25 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\]\[0\] " "Info: Pin SW\[4\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[4][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 24 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\]\[2\] " "Info: Pin SW\[4\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[4][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 26 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\]\[1\] " "Info: Pin SW\[0\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[0][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 9 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\]\[0\] " "Info: Pin SW\[1\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[1][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 12 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\]\[2\] " "Info: Pin SW\[1\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[1][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 14 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\]\[1\] " "Info: Pin SW\[5\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[5][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 29 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\]\[0\] " "Info: Pin SW\[5\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[5][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 28 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\]\[2\] " "Info: Pin SW\[5\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[5][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 30 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\]\[1\] " "Info: Pin SW\[1\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[1][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 13 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\]\[2\] " "Info: Pin SW\[2\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[2][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 18 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\]\[1\] " "Info: Pin SW\[6\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[6][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[6][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 33 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\]\[0\] " "Info: Pin SW\[6\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[6][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 32 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\]\[2\] " "Info: Pin SW\[6\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[6][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[6][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 34 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\]\[1\] " "Info: Pin SW\[2\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[2][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 17 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\]\[0\] " "Info: Pin SW\[2\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[2][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 16 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\]\[2\] " "Info: Pin SW\[3\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[3][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 22 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\]\[1\] " "Info: Pin SW\[7\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[7][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[7][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 37 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\]\[0\] " "Info: Pin SW\[7\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[7][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 36 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\]\[2\] " "Info: Pin SW\[7\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[7][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[7][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 38 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\]\[1\] " "Info: Pin SW\[3\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[3][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 21 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\]\[0\] " "Info: Pin SW\[3\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[3][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 20 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { clk } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 55 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clear (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node clear (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { clear } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 12 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 56 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 24 12 0 " "Info: Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 24 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 44 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 37 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 39 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 36 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 39 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Warning: Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\]\[0\] 0 " "Info: Pin \"LEDR\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\]\[1\] 0 " "Info: Pin \"LEDR\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\]\[2\] 0 " "Info: Pin \"LEDR\[0\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\]\[0\] 0 " "Info: Pin \"LEDR\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\]\[1\] 0 " "Info: Pin \"LEDR\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\]\[2\] 0 " "Info: Pin \"LEDR\[1\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\]\[0\] 0 " "Info: Pin \"LEDR\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\]\[1\] 0 " "Info: Pin \"LEDR\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\]\[2\] 0 " "Info: Pin \"LEDR\[2\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\]\[0\] 0 " "Info: Pin \"LEDR\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\]\[1\] 0 " "Info: Pin \"LEDR\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\]\[2\] 0 " "Info: Pin \"LEDR\[3\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/lab2_dp.fit.smsg " "Info: Generated suppressed messages file /home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/lab2_dp.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Info: Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 23:25:55 2015 " "Info: Processing ended: Mon Sep 21 23:25:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
