Loading plugins phase: Elapsed time ==> 0s.234ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p \\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FluxEngine.cyprj -d CY8C5888LTI-LP097 -s \\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.327ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.437ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FluxEngine.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FluxEngine.cyprj -dcpsoc3 FluxEngine.v -verilog
======================================================================

======================================================================
Compiling:  FluxEngine.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FluxEngine.cyprj -dcpsoc3 FluxEngine.v -verilog
======================================================================

======================================================================
Compiling:  FluxEngine.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FluxEngine.cyprj -dcpsoc3 -verilog FluxEngine.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Oct 19 21:50:38 2021


======================================================================
Compiling:  FluxEngine.v
Program  :   vpp
Options  :    -yv2 -q10 FluxEngine.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Oct 19 21:50:38 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Sequencer\Sequencer.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FIFOin\FIFOin.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FIFOout\FIFOout.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Sampler\Sampler.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FluxEngine.ctl'.
\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Sequencer\Sequencer.v (line 71, col 54):  Note: Substituting module 'sub_vi_vv' for '-'.
\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Sequencer\Sequencer.v (line 84, col 52):  Note: Substituting module 'sub_vi_vv' for '-'.
\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Sampler\Sampler.v (line 62, col 36):  Note: Substituting module 'add_vi_vv' for '+'.
\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Sampler\Sampler.v (line 76, col 44):  Note: Substituting module 'cmp_vv_vv' for '/='.
FluxEngine.v (line 3344, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  FluxEngine.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FluxEngine.cyprj -dcpsoc3 -verilog FluxEngine.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Oct 19 21:50:39 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\codegentemp\FluxEngine.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\codegentemp\FluxEngine.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Sequencer\Sequencer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FIFOin\FIFOin.v'.
Linking '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FIFOout\FIFOout.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Sampler\Sampler.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Sampler\Sampler.v (line 8, col 15):  Warning: (W460) 'debug_state(2)' unassigned in module 'Sampler'.
\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Sampler\Sampler.v (line 8, col 15):  Warning: (W460) 'debug_state(1)' unassigned in module 'Sampler'.
\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Sampler\Sampler.v (line 8, col 15):  Warning: (W460) 'debug_state(0)' unassigned in module 'Sampler'.

tovif:  No errors.  3 warnings.


======================================================================
Compiling:  FluxEngine.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FluxEngine.cyprj -dcpsoc3 -verilog FluxEngine.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Oct 19 21:50:40 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\codegentemp\FluxEngine.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\codegentemp\FluxEngine.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Sequencer\Sequencer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FIFOin\FIFOin.v'.
Linking '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FIFOout\FIFOout.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking '\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\Sampler\Sampler.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\
	Net_3300
	Net_3301
	Net_3302
	Net_3303
	Net_3304
	Net_3305
	Net_3306
	Net_188
	Net_189
	Net_191
	Net_192
	Net_193
	Net_194
	Net_3581
	Net_3582
	Net_3583
	Net_3584
	Net_3585
	Net_3586
	Net_3587
	Net_3562_2
	Net_3562_1
	Net_3562_0
	\Sequencer_1:indexed\
	\Sequencer_1:MODULE_1:b_31\
	\Sequencer_1:MODULE_1:b_30\
	\Sequencer_1:MODULE_1:b_29\
	\Sequencer_1:MODULE_1:b_28\
	\Sequencer_1:MODULE_1:b_27\
	\Sequencer_1:MODULE_1:b_26\
	\Sequencer_1:MODULE_1:b_25\
	\Sequencer_1:MODULE_1:b_24\
	\Sequencer_1:MODULE_1:b_23\
	\Sequencer_1:MODULE_1:b_22\
	\Sequencer_1:MODULE_1:b_21\
	\Sequencer_1:MODULE_1:b_20\
	\Sequencer_1:MODULE_1:b_19\
	\Sequencer_1:MODULE_1:b_18\
	\Sequencer_1:MODULE_1:b_17\
	\Sequencer_1:MODULE_1:b_16\
	\Sequencer_1:MODULE_1:b_15\
	\Sequencer_1:MODULE_1:b_14\
	\Sequencer_1:MODULE_1:b_13\
	\Sequencer_1:MODULE_1:b_12\
	\Sequencer_1:MODULE_1:b_11\
	\Sequencer_1:MODULE_1:b_10\
	\Sequencer_1:MODULE_1:b_9\
	\Sequencer_1:MODULE_1:b_8\
	\Sequencer_1:MODULE_1:b_7\
	\Sequencer_1:MODULE_1:b_6\
	\Sequencer_1:MODULE_1:b_5\
	\Sequencer_1:MODULE_1:b_4\
	\Sequencer_1:MODULE_1:b_3\
	\Sequencer_1:MODULE_1:b_2\
	\Sequencer_1:MODULE_1:b_1\
	\Sequencer_1:MODULE_1:b_0\
	\Sequencer_1:MODULE_1:g2:a0:a_31\
	\Sequencer_1:MODULE_1:g2:a0:a_30\
	\Sequencer_1:MODULE_1:g2:a0:a_29\
	\Sequencer_1:MODULE_1:g2:a0:a_28\
	\Sequencer_1:MODULE_1:g2:a0:a_27\
	\Sequencer_1:MODULE_1:g2:a0:a_26\
	\Sequencer_1:MODULE_1:g2:a0:a_25\
	\Sequencer_1:MODULE_1:g2:a0:a_24\
	\Sequencer_1:MODULE_1:g2:a0:b_31\
	\Sequencer_1:MODULE_1:g2:a0:b_30\
	\Sequencer_1:MODULE_1:g2:a0:b_29\
	\Sequencer_1:MODULE_1:g2:a0:b_28\
	\Sequencer_1:MODULE_1:g2:a0:b_27\
	\Sequencer_1:MODULE_1:g2:a0:b_26\
	\Sequencer_1:MODULE_1:g2:a0:b_25\
	\Sequencer_1:MODULE_1:g2:a0:b_24\
	\Sequencer_1:MODULE_1:g2:a0:b_23\
	\Sequencer_1:MODULE_1:g2:a0:b_22\
	\Sequencer_1:MODULE_1:g2:a0:b_21\
	\Sequencer_1:MODULE_1:g2:a0:b_20\
	\Sequencer_1:MODULE_1:g2:a0:b_19\
	\Sequencer_1:MODULE_1:g2:a0:b_18\
	\Sequencer_1:MODULE_1:g2:a0:b_17\
	\Sequencer_1:MODULE_1:g2:a0:b_16\
	\Sequencer_1:MODULE_1:g2:a0:b_15\
	\Sequencer_1:MODULE_1:g2:a0:b_14\
	\Sequencer_1:MODULE_1:g2:a0:b_13\
	\Sequencer_1:MODULE_1:g2:a0:b_12\
	\Sequencer_1:MODULE_1:g2:a0:b_11\
	\Sequencer_1:MODULE_1:g2:a0:b_10\
	\Sequencer_1:MODULE_1:g2:a0:b_9\
	\Sequencer_1:MODULE_1:g2:a0:b_8\
	\Sequencer_1:MODULE_1:g2:a0:b_7\
	\Sequencer_1:MODULE_1:g2:a0:b_6\
	\Sequencer_1:MODULE_1:g2:a0:b_5\
	\Sequencer_1:MODULE_1:g2:a0:b_4\
	\Sequencer_1:MODULE_1:g2:a0:b_3\
	\Sequencer_1:MODULE_1:g2:a0:b_2\
	\Sequencer_1:MODULE_1:g2:a0:b_1\
	\Sequencer_1:MODULE_1:g2:a0:b_0\
	\Sequencer_1:MODULE_1:g2:a0:d_31\
	\Sequencer_1:MODULE_1:g2:a0:d_30\
	\Sequencer_1:MODULE_1:g2:a0:d_29\
	\Sequencer_1:MODULE_1:g2:a0:d_28\
	\Sequencer_1:MODULE_1:g2:a0:d_27\
	\Sequencer_1:MODULE_1:g2:a0:d_26\
	\Sequencer_1:MODULE_1:g2:a0:d_25\
	\Sequencer_1:MODULE_1:g2:a0:d_24\
	\Sequencer_1:MODULE_1:g2:a0:d_23\
	\Sequencer_1:MODULE_1:g2:a0:d_22\
	\Sequencer_1:MODULE_1:g2:a0:d_21\
	\Sequencer_1:MODULE_1:g2:a0:d_20\
	\Sequencer_1:MODULE_1:g2:a0:d_19\
	\Sequencer_1:MODULE_1:g2:a0:d_18\
	\Sequencer_1:MODULE_1:g2:a0:d_17\
	\Sequencer_1:MODULE_1:g2:a0:d_16\
	\Sequencer_1:MODULE_1:g2:a0:d_15\
	\Sequencer_1:MODULE_1:g2:a0:d_14\
	\Sequencer_1:MODULE_1:g2:a0:d_13\
	\Sequencer_1:MODULE_1:g2:a0:d_12\
	\Sequencer_1:MODULE_1:g2:a0:d_11\
	\Sequencer_1:MODULE_1:g2:a0:d_10\
	\Sequencer_1:MODULE_1:g2:a0:d_9\
	\Sequencer_1:MODULE_1:g2:a0:d_8\
	\Sequencer_1:MODULE_1:g2:a0:d_7\
	\Sequencer_1:MODULE_1:g2:a0:d_6\
	\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Sequencer_1:MODULE_2:b_31\
	\Sequencer_1:MODULE_2:b_30\
	\Sequencer_1:MODULE_2:b_29\
	\Sequencer_1:MODULE_2:b_28\
	\Sequencer_1:MODULE_2:b_27\
	\Sequencer_1:MODULE_2:b_26\
	\Sequencer_1:MODULE_2:b_25\
	\Sequencer_1:MODULE_2:b_24\
	\Sequencer_1:MODULE_2:b_23\
	\Sequencer_1:MODULE_2:b_22\
	\Sequencer_1:MODULE_2:b_21\
	\Sequencer_1:MODULE_2:b_20\
	\Sequencer_1:MODULE_2:b_19\
	\Sequencer_1:MODULE_2:b_18\
	\Sequencer_1:MODULE_2:b_17\
	\Sequencer_1:MODULE_2:b_16\
	\Sequencer_1:MODULE_2:b_15\
	\Sequencer_1:MODULE_2:b_14\
	\Sequencer_1:MODULE_2:b_13\
	\Sequencer_1:MODULE_2:b_12\
	\Sequencer_1:MODULE_2:b_11\
	\Sequencer_1:MODULE_2:b_10\
	\Sequencer_1:MODULE_2:b_9\
	\Sequencer_1:MODULE_2:b_8\
	\Sequencer_1:MODULE_2:b_7\
	\Sequencer_1:MODULE_2:b_6\
	\Sequencer_1:MODULE_2:b_5\
	\Sequencer_1:MODULE_2:b_4\
	\Sequencer_1:MODULE_2:b_3\
	\Sequencer_1:MODULE_2:b_2\
	\Sequencer_1:MODULE_2:b_1\
	\Sequencer_1:MODULE_2:b_0\
	\Sequencer_1:MODULE_2:g2:a0:a_31\
	\Sequencer_1:MODULE_2:g2:a0:a_30\
	\Sequencer_1:MODULE_2:g2:a0:a_29\
	\Sequencer_1:MODULE_2:g2:a0:a_28\
	\Sequencer_1:MODULE_2:g2:a0:a_27\
	\Sequencer_1:MODULE_2:g2:a0:a_26\
	\Sequencer_1:MODULE_2:g2:a0:a_25\
	\Sequencer_1:MODULE_2:g2:a0:a_24\
	\Sequencer_1:MODULE_2:g2:a0:b_31\
	\Sequencer_1:MODULE_2:g2:a0:b_30\
	\Sequencer_1:MODULE_2:g2:a0:b_29\
	\Sequencer_1:MODULE_2:g2:a0:b_28\
	\Sequencer_1:MODULE_2:g2:a0:b_27\
	\Sequencer_1:MODULE_2:g2:a0:b_26\
	\Sequencer_1:MODULE_2:g2:a0:b_25\
	\Sequencer_1:MODULE_2:g2:a0:b_24\
	\Sequencer_1:MODULE_2:g2:a0:b_23\
	\Sequencer_1:MODULE_2:g2:a0:b_22\
	\Sequencer_1:MODULE_2:g2:a0:b_21\
	\Sequencer_1:MODULE_2:g2:a0:b_20\
	\Sequencer_1:MODULE_2:g2:a0:b_19\
	\Sequencer_1:MODULE_2:g2:a0:b_18\
	\Sequencer_1:MODULE_2:g2:a0:b_17\
	\Sequencer_1:MODULE_2:g2:a0:b_16\
	\Sequencer_1:MODULE_2:g2:a0:b_15\
	\Sequencer_1:MODULE_2:g2:a0:b_14\
	\Sequencer_1:MODULE_2:g2:a0:b_13\
	\Sequencer_1:MODULE_2:g2:a0:b_12\
	\Sequencer_1:MODULE_2:g2:a0:b_11\
	\Sequencer_1:MODULE_2:g2:a0:b_10\
	\Sequencer_1:MODULE_2:g2:a0:b_9\
	\Sequencer_1:MODULE_2:g2:a0:b_8\
	\Sequencer_1:MODULE_2:g2:a0:b_7\
	\Sequencer_1:MODULE_2:g2:a0:b_6\
	\Sequencer_1:MODULE_2:g2:a0:b_5\
	\Sequencer_1:MODULE_2:g2:a0:b_4\
	\Sequencer_1:MODULE_2:g2:a0:b_3\
	\Sequencer_1:MODULE_2:g2:a0:b_2\
	\Sequencer_1:MODULE_2:g2:a0:b_1\
	\Sequencer_1:MODULE_2:g2:a0:b_0\
	\Sequencer_1:MODULE_2:g2:a0:d_31\
	\Sequencer_1:MODULE_2:g2:a0:d_30\
	\Sequencer_1:MODULE_2:g2:a0:d_29\
	\Sequencer_1:MODULE_2:g2:a0:d_28\
	\Sequencer_1:MODULE_2:g2:a0:d_27\
	\Sequencer_1:MODULE_2:g2:a0:d_26\
	\Sequencer_1:MODULE_2:g2:a0:d_25\
	\Sequencer_1:MODULE_2:g2:a0:d_24\
	\Sequencer_1:MODULE_2:g2:a0:d_23\
	\Sequencer_1:MODULE_2:g2:a0:d_22\
	\Sequencer_1:MODULE_2:g2:a0:d_21\
	\Sequencer_1:MODULE_2:g2:a0:d_20\
	\Sequencer_1:MODULE_2:g2:a0:d_19\
	\Sequencer_1:MODULE_2:g2:a0:d_18\
	\Sequencer_1:MODULE_2:g2:a0:d_17\
	\Sequencer_1:MODULE_2:g2:a0:d_16\
	\Sequencer_1:MODULE_2:g2:a0:d_15\
	\Sequencer_1:MODULE_2:g2:a0:d_14\
	\Sequencer_1:MODULE_2:g2:a0:d_13\
	\Sequencer_1:MODULE_2:g2:a0:d_12\
	\Sequencer_1:MODULE_2:g2:a0:d_11\
	\Sequencer_1:MODULE_2:g2:a0:d_10\
	\Sequencer_1:MODULE_2:g2:a0:d_9\
	\Sequencer_1:MODULE_2:g2:a0:d_8\
	\Sequencer_1:MODULE_2:g2:a0:d_7\
	\Sequencer_1:MODULE_2:g2:a0:d_6\
	\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1466
	Net_1467
	Net_1468
	Net_1470
	Net_1471
	Net_1472
	Net_1473
	Net_2471
	Net_2472
	Net_2474
	Net_2475
	Net_2476
	Net_2477
	Net_3090
	Net_3091
	Net_3092
	Net_3093
	Net_3094
	Net_3095
	Net_3096
	Net_3061_6
	Net_3309
	Net_3310
	Net_3311
	Net_3312
	Net_3313
	Net_3314
	Net_3315
	\Sampler_1:MODULE_3:b_31\
	\Sampler_1:MODULE_3:b_30\
	\Sampler_1:MODULE_3:b_29\
	\Sampler_1:MODULE_3:b_28\
	\Sampler_1:MODULE_3:b_27\
	\Sampler_1:MODULE_3:b_26\
	\Sampler_1:MODULE_3:b_25\
	\Sampler_1:MODULE_3:b_24\
	\Sampler_1:MODULE_3:b_23\
	\Sampler_1:MODULE_3:b_22\
	\Sampler_1:MODULE_3:b_21\
	\Sampler_1:MODULE_3:b_20\
	\Sampler_1:MODULE_3:b_19\
	\Sampler_1:MODULE_3:b_18\
	\Sampler_1:MODULE_3:b_17\
	\Sampler_1:MODULE_3:b_16\
	\Sampler_1:MODULE_3:b_15\
	\Sampler_1:MODULE_3:b_14\
	\Sampler_1:MODULE_3:b_13\
	\Sampler_1:MODULE_3:b_12\
	\Sampler_1:MODULE_3:b_11\
	\Sampler_1:MODULE_3:b_10\
	\Sampler_1:MODULE_3:b_9\
	\Sampler_1:MODULE_3:b_8\
	\Sampler_1:MODULE_3:b_7\
	\Sampler_1:MODULE_3:b_6\
	\Sampler_1:MODULE_3:b_5\
	\Sampler_1:MODULE_3:b_4\
	\Sampler_1:MODULE_3:b_3\
	\Sampler_1:MODULE_3:b_2\
	\Sampler_1:MODULE_3:b_1\
	\Sampler_1:MODULE_3:b_0\
	\Sampler_1:MODULE_3:g2:a0:a_31\
	\Sampler_1:MODULE_3:g2:a0:a_30\
	\Sampler_1:MODULE_3:g2:a0:a_29\
	\Sampler_1:MODULE_3:g2:a0:a_28\
	\Sampler_1:MODULE_3:g2:a0:a_27\
	\Sampler_1:MODULE_3:g2:a0:a_26\
	\Sampler_1:MODULE_3:g2:a0:a_25\
	\Sampler_1:MODULE_3:g2:a0:a_24\
	\Sampler_1:MODULE_3:g2:a0:b_31\
	\Sampler_1:MODULE_3:g2:a0:b_30\
	\Sampler_1:MODULE_3:g2:a0:b_29\
	\Sampler_1:MODULE_3:g2:a0:b_28\
	\Sampler_1:MODULE_3:g2:a0:b_27\
	\Sampler_1:MODULE_3:g2:a0:b_26\
	\Sampler_1:MODULE_3:g2:a0:b_25\
	\Sampler_1:MODULE_3:g2:a0:b_24\
	\Sampler_1:MODULE_3:g2:a0:b_23\
	\Sampler_1:MODULE_3:g2:a0:b_22\
	\Sampler_1:MODULE_3:g2:a0:b_21\
	\Sampler_1:MODULE_3:g2:a0:b_20\
	\Sampler_1:MODULE_3:g2:a0:b_19\
	\Sampler_1:MODULE_3:g2:a0:b_18\
	\Sampler_1:MODULE_3:g2:a0:b_17\
	\Sampler_1:MODULE_3:g2:a0:b_16\
	\Sampler_1:MODULE_3:g2:a0:b_15\
	\Sampler_1:MODULE_3:g2:a0:b_14\
	\Sampler_1:MODULE_3:g2:a0:b_13\
	\Sampler_1:MODULE_3:g2:a0:b_12\
	\Sampler_1:MODULE_3:g2:a0:b_11\
	\Sampler_1:MODULE_3:g2:a0:b_10\
	\Sampler_1:MODULE_3:g2:a0:b_9\
	\Sampler_1:MODULE_3:g2:a0:b_8\
	\Sampler_1:MODULE_3:g2:a0:b_7\
	\Sampler_1:MODULE_3:g2:a0:b_6\
	\Sampler_1:MODULE_3:g2:a0:b_5\
	\Sampler_1:MODULE_3:g2:a0:b_4\
	\Sampler_1:MODULE_3:g2:a0:b_3\
	\Sampler_1:MODULE_3:g2:a0:b_2\
	\Sampler_1:MODULE_3:g2:a0:b_1\
	\Sampler_1:MODULE_3:g2:a0:b_0\
	\Sampler_1:MODULE_3:g2:a0:s_31\
	\Sampler_1:MODULE_3:g2:a0:s_30\
	\Sampler_1:MODULE_3:g2:a0:s_29\
	\Sampler_1:MODULE_3:g2:a0:s_28\
	\Sampler_1:MODULE_3:g2:a0:s_27\
	\Sampler_1:MODULE_3:g2:a0:s_26\
	\Sampler_1:MODULE_3:g2:a0:s_25\
	\Sampler_1:MODULE_3:g2:a0:s_24\
	\Sampler_1:MODULE_3:g2:a0:s_23\
	\Sampler_1:MODULE_3:g2:a0:s_22\
	\Sampler_1:MODULE_3:g2:a0:s_21\
	\Sampler_1:MODULE_3:g2:a0:s_20\
	\Sampler_1:MODULE_3:g2:a0:s_19\
	\Sampler_1:MODULE_3:g2:a0:s_18\
	\Sampler_1:MODULE_3:g2:a0:s_17\
	\Sampler_1:MODULE_3:g2:a0:s_16\
	\Sampler_1:MODULE_3:g2:a0:s_15\
	\Sampler_1:MODULE_3:g2:a0:s_14\
	\Sampler_1:MODULE_3:g2:a0:s_13\
	\Sampler_1:MODULE_3:g2:a0:s_12\
	\Sampler_1:MODULE_3:g2:a0:s_11\
	\Sampler_1:MODULE_3:g2:a0:s_10\
	\Sampler_1:MODULE_3:g2:a0:s_9\
	\Sampler_1:MODULE_3:g2:a0:s_8\
	\Sampler_1:MODULE_3:g2:a0:s_7\
	\Sampler_1:MODULE_3:g2:a0:s_6\
	\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Sampler_1:MODULE_4:g1:a0:gx:u0:albi_1\
	\Sampler_1:MODULE_4:g1:a0:gx:u0:agbi_1\
	\Sampler_1:MODULE_4:g1:a0:gx:u0:lt_0\
	\Sampler_1:MODULE_4:g1:a0:gx:u0:gt_0\
	\Sampler_1:MODULE_4:g1:a0:gx:u0:lti_0\
	\Sampler_1:MODULE_4:g1:a0:gx:u0:gti_0\
	\Sampler_1:MODULE_4:g1:a0:gx:u0:albi_0\
	\Sampler_1:MODULE_4:g1:a0:gx:u0:agbi_0\
	\Sampler_1:MODULE_4:g1:a0:xeq\
	\Sampler_1:MODULE_4:g1:a0:xlt\
	\Sampler_1:MODULE_4:g1:a0:xlte\
	\Sampler_1:MODULE_4:g1:a0:xgt\
	\Sampler_1:MODULE_4:g1:a0:xgte\
	\Sampler_1:MODULE_4:lt\
	\Sampler_1:MODULE_4:eq\
	\Sampler_1:MODULE_4:gt\
	\Sampler_1:MODULE_4:gte\
	\Sampler_1:MODULE_4:lte\
	Net_3256
	Net_3257
	Net_3265
	Net_3259
	Net_3260
	Net_3261
	Net_3262
	Net_3549
	Net_3550
	Net_3552
	Net_3553
	Net_3554
	Net_3555
	\INDEX_REG:control_bus_7\
	\INDEX_REG:control_bus_6\
	\INDEX_REG:control_bus_5\
	\INDEX_REG:control_bus_4\
	\INDEX_REG:control_bus_3\
	\INDEX_REG:control_bus_2\
	Net_3567
	Net_3565_2
	Net_3565_1
	Net_3565_0
	Net_3590
	Net_3591
	Net_3592
	Net_3594
	Net_3595
	Net_3596
	Net_3597
	\MODULE_5:g1:a0:newa_2\
	\MODULE_5:g1:a0:newa_1\
	\MODULE_5:g1:a0:newa_0\
	\MODULE_5:g1:a0:newb_2\
	\MODULE_5:g1:a0:newb_1\
	\MODULE_5:g1:a0:newb_0\
	\MODULE_5:g1:a0:dataa_2\
	\MODULE_5:g1:a0:dataa_1\
	\MODULE_5:g1:a0:dataa_0\
	\MODULE_5:g1:a0:datab_2\
	\MODULE_5:g1:a0:datab_1\
	\MODULE_5:g1:a0:datab_0\
	\MODULE_5:g1:a0:gx:u0:a_2\
	\MODULE_5:g1:a0:gx:u0:a_1\
	\MODULE_5:g1:a0:gx:u0:a_0\
	\MODULE_5:g1:a0:gx:u0:b_2\
	\MODULE_5:g1:a0:gx:u0:b_1\
	\MODULE_5:g1:a0:gx:u0:b_0\
	\MODULE_5:g1:a0:gx:u0:xnor_array_2\
	\MODULE_5:g1:a0:gx:u0:xnor_array_1\
	\MODULE_5:g1:a0:gx:u0:xnor_array_0\
	\MODULE_5:g1:a0:gx:u0:aeqb_0\
	\MODULE_5:g1:a0:gx:u0:eq_0\
	\MODULE_5:g1:a0:gx:u0:eq_1\
	\MODULE_5:g1:a0:gx:u0:eq_2\
	\MODULE_5:g1:a0:gx:u0:eqi_0\
	\MODULE_5:g1:a0:gx:u0:aeqb_1\
	\MODULE_5:g1:a0:gx:u0:albi_1\
	\MODULE_5:g1:a0:gx:u0:agbi_1\
	\MODULE_5:g1:a0:gx:u0:lt_0\
	\MODULE_5:g1:a0:gx:u0:gt_0\
	\MODULE_5:g1:a0:gx:u0:lt_1\
	\MODULE_5:g1:a0:gx:u0:gt_1\
	\MODULE_5:g1:a0:gx:u0:lt_2\
	\MODULE_5:g1:a0:gx:u0:gt_2\
	\MODULE_5:g1:a0:gx:u0:lti_0\
	\MODULE_5:g1:a0:gx:u0:gti_0\
	\MODULE_5:g1:a0:gx:u0:albi_0\
	\MODULE_5:g1:a0:gx:u0:agbi_0\
	\MODULE_5:g1:a0:xeq\
	\MODULE_5:g1:a0:xneq\
	\MODULE_5:g1:a0:xlt\
	\MODULE_5:g1:a0:xlte\
	\MODULE_5:g1:a0:xgt\
	\MODULE_5:g1:a0:xgte\
	\MODULE_5:lt\
	\MODULE_5:gt\
	\MODULE_5:gte\
	\MODULE_5:lte\
	\MODULE_5:neq\

    Synthesized names
	\Sequencer_1:sub_vi_vv_MODGEN_1_31\
	\Sequencer_1:sub_vi_vv_MODGEN_1_30\
	\Sequencer_1:sub_vi_vv_MODGEN_1_29\
	\Sequencer_1:sub_vi_vv_MODGEN_1_28\
	\Sequencer_1:sub_vi_vv_MODGEN_1_27\
	\Sequencer_1:sub_vi_vv_MODGEN_1_26\
	\Sequencer_1:sub_vi_vv_MODGEN_1_25\
	\Sequencer_1:sub_vi_vv_MODGEN_1_24\
	\Sequencer_1:sub_vi_vv_MODGEN_1_23\
	\Sequencer_1:sub_vi_vv_MODGEN_1_22\
	\Sequencer_1:sub_vi_vv_MODGEN_1_21\
	\Sequencer_1:sub_vi_vv_MODGEN_1_20\
	\Sequencer_1:sub_vi_vv_MODGEN_1_19\
	\Sequencer_1:sub_vi_vv_MODGEN_1_18\
	\Sequencer_1:sub_vi_vv_MODGEN_1_17\
	\Sequencer_1:sub_vi_vv_MODGEN_1_16\
	\Sequencer_1:sub_vi_vv_MODGEN_1_15\
	\Sequencer_1:sub_vi_vv_MODGEN_1_14\
	\Sequencer_1:sub_vi_vv_MODGEN_1_13\
	\Sequencer_1:sub_vi_vv_MODGEN_1_12\
	\Sequencer_1:sub_vi_vv_MODGEN_1_11\
	\Sequencer_1:sub_vi_vv_MODGEN_1_10\
	\Sequencer_1:sub_vi_vv_MODGEN_1_9\
	\Sequencer_1:sub_vi_vv_MODGEN_1_8\
	\Sequencer_1:sub_vi_vv_MODGEN_1_7\
	\Sequencer_1:sub_vi_vv_MODGEN_1_6\
	\Sequencer_1:sub_vi_vv_MODGEN_2_31\
	\Sequencer_1:sub_vi_vv_MODGEN_2_30\
	\Sequencer_1:sub_vi_vv_MODGEN_2_29\
	\Sequencer_1:sub_vi_vv_MODGEN_2_28\
	\Sequencer_1:sub_vi_vv_MODGEN_2_27\
	\Sequencer_1:sub_vi_vv_MODGEN_2_26\
	\Sequencer_1:sub_vi_vv_MODGEN_2_25\
	\Sequencer_1:sub_vi_vv_MODGEN_2_24\
	\Sequencer_1:sub_vi_vv_MODGEN_2_23\
	\Sequencer_1:sub_vi_vv_MODGEN_2_22\
	\Sequencer_1:sub_vi_vv_MODGEN_2_21\
	\Sequencer_1:sub_vi_vv_MODGEN_2_20\
	\Sequencer_1:sub_vi_vv_MODGEN_2_19\
	\Sequencer_1:sub_vi_vv_MODGEN_2_18\
	\Sequencer_1:sub_vi_vv_MODGEN_2_17\
	\Sequencer_1:sub_vi_vv_MODGEN_2_16\
	\Sequencer_1:sub_vi_vv_MODGEN_2_15\
	\Sequencer_1:sub_vi_vv_MODGEN_2_14\
	\Sequencer_1:sub_vi_vv_MODGEN_2_13\
	\Sequencer_1:sub_vi_vv_MODGEN_2_12\
	\Sequencer_1:sub_vi_vv_MODGEN_2_11\
	\Sequencer_1:sub_vi_vv_MODGEN_2_10\
	\Sequencer_1:sub_vi_vv_MODGEN_2_9\
	\Sequencer_1:sub_vi_vv_MODGEN_2_8\
	\Sequencer_1:sub_vi_vv_MODGEN_2_7\
	\Sequencer_1:sub_vi_vv_MODGEN_2_6\
	\Sampler_1:add_vi_vv_MODGEN_3_31\
	\Sampler_1:add_vi_vv_MODGEN_3_30\
	\Sampler_1:add_vi_vv_MODGEN_3_29\
	\Sampler_1:add_vi_vv_MODGEN_3_28\
	\Sampler_1:add_vi_vv_MODGEN_3_27\
	\Sampler_1:add_vi_vv_MODGEN_3_26\
	\Sampler_1:add_vi_vv_MODGEN_3_25\
	\Sampler_1:add_vi_vv_MODGEN_3_24\
	\Sampler_1:add_vi_vv_MODGEN_3_23\
	\Sampler_1:add_vi_vv_MODGEN_3_22\
	\Sampler_1:add_vi_vv_MODGEN_3_21\
	\Sampler_1:add_vi_vv_MODGEN_3_20\
	\Sampler_1:add_vi_vv_MODGEN_3_19\
	\Sampler_1:add_vi_vv_MODGEN_3_18\
	\Sampler_1:add_vi_vv_MODGEN_3_17\
	\Sampler_1:add_vi_vv_MODGEN_3_16\
	\Sampler_1:add_vi_vv_MODGEN_3_15\
	\Sampler_1:add_vi_vv_MODGEN_3_14\
	\Sampler_1:add_vi_vv_MODGEN_3_13\
	\Sampler_1:add_vi_vv_MODGEN_3_12\
	\Sampler_1:add_vi_vv_MODGEN_3_11\
	\Sampler_1:add_vi_vv_MODGEN_3_10\
	\Sampler_1:add_vi_vv_MODGEN_3_9\
	\Sampler_1:add_vi_vv_MODGEN_3_8\
	\Sampler_1:add_vi_vv_MODGEN_3_7\
	\Sampler_1:add_vi_vv_MODGEN_3_6\
	cmp_vv_vv_MODGEN_5
	MODIN4_2
	MODIN4_1
	MODIN4_0
	MODIN5_2
	MODIN5_1
	MODIN5_0

Deleted 481 User equations/components.
Deleted 85 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__REDWC_net_0
Aliasing Net_3222 to zero
Aliasing tmpOE__INDEX_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__MOTEA_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__DRVSB_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__DRVSA_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__MOTEB_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__DIR_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__STEP_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__WDATA_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__WGATE_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__TRK00_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__WPT_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__RDATA_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__SIDE1_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__DSKCHG_net_0 to tmpOE__REDWC_net_0
Aliasing \USBFS:tmpOE__Dm_net_0\ to tmpOE__REDWC_net_0
Aliasing \USBFS:tmpOE__Dp_net_0\ to tmpOE__REDWC_net_0
Aliasing \MOTOR_REG:clk\ to zero
Aliasing \MOTOR_REG:rst\ to zero
Aliasing \TRACK0_REG:status_1\ to zero
Aliasing \TRACK0_REG:status_2\ to zero
Aliasing \TRACK0_REG:status_3\ to zero
Aliasing \TRACK0_REG:status_4\ to zero
Aliasing \TRACK0_REG:status_5\ to zero
Aliasing \TRACK0_REG:status_6\ to zero
Aliasing \TRACK0_REG:status_7\ to zero
Aliasing Net_1007 to zero
Aliasing \STEP_REG:clk\ to zero
Aliasing \STEP_REG:rst\ to zero
Aliasing \SIDE_REG:clk\ to zero
Aliasing \SIDE_REG:rst\ to zero
Aliasing \DISKSTATUS_REG:status_2\ to zero
Aliasing \DISKSTATUS_REG:status_3\ to zero
Aliasing \DISKSTATUS_REG:status_4\ to zero
Aliasing \DISKSTATUS_REG:status_5\ to zero
Aliasing \DISKSTATUS_REG:status_6\ to zero
Aliasing \DISKSTATUS_REG:status_7\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__REDWC_net_0
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__REDWC_net_0
Aliasing \ERASE_REG:clk\ to zero
Aliasing \ERASE_REG:rst\ to zero
Aliasing \DRIVESELECT_REG:clk\ to zero
Aliasing \DRIVESELECT_REG:rst\ to zero
Aliasing \PulseGen_1:Datapath_1_d0_load\ to zero
Aliasing \PulseGen_1:Datapath_1_d1_load\ to zero
Aliasing \PulseGen_1:Datapath_1_f0_load\ to zero
Aliasing \PulseGen_1:Datapath_1_f1_load\ to zero
Aliasing \PulseGen_1:Datapath_1_route_si\ to zero
Aliasing \PulseGen_1:Datapath_1_route_ci\ to zero
Aliasing \PulseGen_1:Datapath_1_select_0\ to Net_2676
Aliasing \PulseGen_1:Datapath_1_select_2\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__REDWC_net_0
Aliasing \SEQUENCER_CONTROL:clk\ to zero
Aliasing \SEQUENCER_CONTROL:rst\ to zero
Aliasing \OUTPUT_VOLTAGE_ADC:vp_ctl_0\ to zero
Aliasing \OUTPUT_VOLTAGE_ADC:vp_ctl_2\ to zero
Aliasing \OUTPUT_VOLTAGE_ADC:vn_ctl_1\ to zero
Aliasing \OUTPUT_VOLTAGE_ADC:vn_ctl_3\ to zero
Aliasing \OUTPUT_VOLTAGE_ADC:vp_ctl_1\ to zero
Aliasing \OUTPUT_VOLTAGE_ADC:vp_ctl_3\ to zero
Aliasing \OUTPUT_VOLTAGE_ADC:vn_ctl_0\ to zero
Aliasing \OUTPUT_VOLTAGE_ADC:vn_ctl_2\ to zero
Aliasing Net_3123 to zero
Aliasing \OUTPUT_VOLTAGE_ADC:Net_383\ to zero
Aliasing \INPUT_VOLTAGE_ADC:vp_ctl_0\ to zero
Aliasing \INPUT_VOLTAGE_ADC:vp_ctl_2\ to zero
Aliasing \INPUT_VOLTAGE_ADC:vn_ctl_1\ to zero
Aliasing \INPUT_VOLTAGE_ADC:vn_ctl_3\ to zero
Aliasing \INPUT_VOLTAGE_ADC:vp_ctl_1\ to zero
Aliasing \INPUT_VOLTAGE_ADC:vp_ctl_3\ to zero
Aliasing \INPUT_VOLTAGE_ADC:vn_ctl_0\ to zero
Aliasing \INPUT_VOLTAGE_ADC:vn_ctl_2\ to zero
Aliasing Net_3133 to zero
Aliasing \INPUT_VOLTAGE_ADC:Net_383\ to zero
Aliasing \DENSITY_REG:clk\ to zero
Aliasing \DENSITY_REG:rst\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_23\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_22\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_21\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_20\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_19\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_18\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_17\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_16\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_15\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_14\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_13\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_12\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_11\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_10\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_9\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_8\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_7\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:a_6\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__REDWC_net_0
Aliasing \Sampler_1:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__REDWC_net_0
Aliasing \SAMPLER_CONTROL:clk\ to zero
Aliasing \SAMPLER_CONTROL:rst\ to zero
Aliasing \FAKE_INDEX_GENERATOR_REG:clk\ to zero
Aliasing \FAKE_INDEX_GENERATOR_REG:rst\ to zero
Aliasing tmpOE__INDEX300_net_0 to tmpOE__REDWC_net_0
Aliasing tmpOE__INDEX360_net_0 to tmpOE__REDWC_net_0
Aliasing Net_3516 to zero
Aliasing \INDEX_REG:clk\ to zero
Aliasing \INDEX_REG:rst\ to zero
Aliasing tmpOE__LED_net_0 to tmpOE__REDWC_net_0
Aliasing \TK43_REG:clk\ to zero
Aliasing \TK43_REG:rst\ to zero
Aliasing tmpOE__TK43_net_0 to tmpOE__REDWC_net_0
Removing Lhs of wire one[7] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire Net_3222[9] = zero[6]
Removing Lhs of wire tmpOE__INDEX_net_0[11] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire tmpOE__MOTEA_net_0[17] = tmpOE__REDWC_net_0[1]
Removing Rhs of wire Net_3270[18] = \LUT_1:tmp__LUT_1_reg_0\[1312]
Removing Lhs of wire tmpOE__DRVSB_net_0[24] = tmpOE__REDWC_net_0[1]
Removing Rhs of wire Net_3288[25] = \LUT_1:tmp__LUT_1_reg_1\[1311]
Removing Lhs of wire tmpOE__DRVSA_net_0[31] = tmpOE__REDWC_net_0[1]
Removing Rhs of wire Net_3287[32] = \LUT_1:tmp__LUT_1_reg_2\[1310]
Removing Lhs of wire tmpOE__MOTEB_net_0[38] = tmpOE__REDWC_net_0[1]
Removing Rhs of wire Net_3289[39] = \LUT_1:tmp__LUT_1_reg_3\[1309]
Removing Lhs of wire tmpOE__DIR_net_0[45] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire tmpOE__STEP_net_0[52] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire tmpOE__WDATA_net_0[59] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire tmpOE__WGATE_net_0[66] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire tmpOE__TRK00_net_0[73] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire tmpOE__WPT_net_0[80] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire tmpOE__RDATA_net_0[86] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire tmpOE__SIDE1_net_0[92] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire tmpOE__DSKCHG_net_0[100] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[121] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[128] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire \MOTOR_REG:clk\[175] = zero[6]
Removing Lhs of wire \MOTOR_REG:rst\[176] = zero[6]
Removing Rhs of wire Net_3201[177] = \MOTOR_REG:control_out_0\[178]
Removing Rhs of wire Net_3201[177] = \MOTOR_REG:control_0\[201]
Removing Lhs of wire \TRACK0_REG:status_0\[202] = Net_3221[203]
Removing Lhs of wire \TRACK0_REG:status_1\[204] = zero[6]
Removing Lhs of wire \TRACK0_REG:status_2\[205] = zero[6]
Removing Lhs of wire \TRACK0_REG:status_3\[206] = zero[6]
Removing Lhs of wire \TRACK0_REG:status_4\[207] = zero[6]
Removing Lhs of wire \TRACK0_REG:status_5\[208] = zero[6]
Removing Lhs of wire \TRACK0_REG:status_6\[209] = zero[6]
Removing Lhs of wire \TRACK0_REG:status_7\[210] = zero[6]
Removing Lhs of wire Net_1007[212] = zero[6]
Removing Lhs of wire \STEP_REG:clk\[213] = zero[6]
Removing Lhs of wire \STEP_REG:rst\[214] = zero[6]
Removing Rhs of wire Net_3602[215] = \STEP_REG:control_out_0\[216]
Removing Rhs of wire Net_3602[215] = \STEP_REG:control_0\[239]
Removing Rhs of wire Net_203[217] = \STEP_REG:control_out_1\[218]
Removing Rhs of wire Net_203[217] = \STEP_REG:control_1\[238]
Removing Rhs of wire INDEX_WIRE[241] = \mux_1:tmp__mux_1_reg\[1352]
Removing Lhs of wire \SIDE_REG:clk\[243] = zero[6]
Removing Lhs of wire \SIDE_REG:rst\[244] = zero[6]
Removing Rhs of wire Net_293[245] = \SIDE_REG:control_out_0\[246]
Removing Rhs of wire Net_293[245] = \SIDE_REG:control_0\[269]
Removing Rhs of wire Net_2634[270] = \ERASE_REG:control_out_0\[734]
Removing Rhs of wire Net_2634[270] = \ERASE_REG:control_0\[757]
Removing Lhs of wire \DISKSTATUS_REG:status_0\[273] = Net_749[81]
Removing Lhs of wire \DISKSTATUS_REG:status_1\[274] = Net_746[272]
Removing Lhs of wire \DISKSTATUS_REG:status_2\[275] = zero[6]
Removing Lhs of wire \DISKSTATUS_REG:status_3\[276] = zero[6]
Removing Lhs of wire \DISKSTATUS_REG:status_4\[277] = zero[6]
Removing Lhs of wire \DISKSTATUS_REG:status_5\[278] = zero[6]
Removing Lhs of wire \DISKSTATUS_REG:status_6\[279] = zero[6]
Removing Lhs of wire \DISKSTATUS_REG:status_7\[280] = zero[6]
Removing Rhs of wire Net_3065[289] = \SEQUENCER_CONTROL:control_out_0\[868]
Removing Rhs of wire Net_3065[289] = \SEQUENCER_CONTROL:control_0\[891]
Removing Rhs of wire Net_3061_5[309] = \REPLAY_FIFO:po_5\[896]
Removing Rhs of wire Net_3061_4[310] = \REPLAY_FIFO:po_4\[897]
Removing Rhs of wire Net_3061_3[311] = \REPLAY_FIFO:po_3\[898]
Removing Rhs of wire Net_3061_2[312] = \REPLAY_FIFO:po_2\[899]
Removing Rhs of wire Net_3061_1[313] = \REPLAY_FIFO:po_1\[900]
Removing Rhs of wire Net_3061_0[314] = \REPLAY_FIFO:po_0\[901]
Removing Lhs of wire \Sequencer_1:sub_vi_vv_MODGEN_1_5\[315] = \Sequencer_1:MODULE_1:g2:a0:d_5\[484]
Removing Lhs of wire \Sequencer_1:sub_vi_vv_MODGEN_2_5\[316] = \Sequencer_1:MODULE_2:g2:a0:d_5\[683]
Removing Lhs of wire \Sequencer_1:sub_vi_vv_MODGEN_1_4\[317] = \Sequencer_1:MODULE_1:g2:a0:d_4\[485]
Removing Lhs of wire \Sequencer_1:sub_vi_vv_MODGEN_2_4\[318] = \Sequencer_1:MODULE_2:g2:a0:d_4\[684]
Removing Lhs of wire \Sequencer_1:sub_vi_vv_MODGEN_1_3\[319] = \Sequencer_1:MODULE_1:g2:a0:d_3\[486]
Removing Lhs of wire \Sequencer_1:sub_vi_vv_MODGEN_2_3\[320] = \Sequencer_1:MODULE_2:g2:a0:d_3\[685]
Removing Lhs of wire \Sequencer_1:sub_vi_vv_MODGEN_1_2\[321] = \Sequencer_1:MODULE_1:g2:a0:d_2\[487]
Removing Lhs of wire \Sequencer_1:sub_vi_vv_MODGEN_2_2\[322] = \Sequencer_1:MODULE_2:g2:a0:d_2\[686]
Removing Lhs of wire \Sequencer_1:sub_vi_vv_MODGEN_1_1\[323] = \Sequencer_1:MODULE_1:g2:a0:d_1\[488]
Removing Lhs of wire \Sequencer_1:sub_vi_vv_MODGEN_2_1\[324] = \Sequencer_1:MODULE_2:g2:a0:d_1\[687]
Removing Lhs of wire \Sequencer_1:sub_vi_vv_MODGEN_1_0\[325] = \Sequencer_1:MODULE_1:g2:a0:d_0\[489]
Removing Lhs of wire \Sequencer_1:sub_vi_vv_MODGEN_2_0\[326] = \Sequencer_1:MODULE_2:g2:a0:d_0\[688]
Removing Rhs of wire Net_3061_7[327] = \REPLAY_FIFO:po_7\[893]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_23\[370] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_22\[371] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_21\[372] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_20\[373] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_19\[374] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_18\[375] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_17\[376] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_16\[377] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_15\[378] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_14\[379] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_13\[380] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_12\[381] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_11\[382] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_10\[383] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_9\[384] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_8\[385] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_7\[386] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_6\[387] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_5\[388] = \Sequencer_1:MODIN1_5\[389]
Removing Lhs of wire \Sequencer_1:MODIN1_5\[389] = Net_3061_5[309]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_4\[390] = \Sequencer_1:MODIN1_4\[391]
Removing Lhs of wire \Sequencer_1:MODIN1_4\[391] = Net_3061_4[310]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_3\[392] = \Sequencer_1:MODIN1_3\[393]
Removing Lhs of wire \Sequencer_1:MODIN1_3\[393] = Net_3061_3[311]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_2\[394] = \Sequencer_1:MODIN1_2\[395]
Removing Lhs of wire \Sequencer_1:MODIN1_2\[395] = Net_3061_2[312]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_1\[396] = \Sequencer_1:MODIN1_1\[397]
Removing Lhs of wire \Sequencer_1:MODIN1_1\[397] = Net_3061_1[313]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:a_0\[398] = \Sequencer_1:MODIN1_0\[399]
Removing Lhs of wire \Sequencer_1:MODIN1_0\[399] = Net_3061_0[314]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[527] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire \Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[528] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_23\[569] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_22\[570] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_21\[571] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_20\[572] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_19\[573] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_18\[574] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_17\[575] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_16\[576] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_15\[577] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_14\[578] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_13\[579] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_12\[580] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_11\[581] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_10\[582] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_9\[583] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_8\[584] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_7\[585] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_6\[586] = zero[6]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_5\[587] = \Sequencer_1:MODIN2_5\[588]
Removing Lhs of wire \Sequencer_1:MODIN2_5\[588] = \Sequencer_1:countdown_5\[292]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_4\[589] = \Sequencer_1:MODIN2_4\[590]
Removing Lhs of wire \Sequencer_1:MODIN2_4\[590] = \Sequencer_1:countdown_4\[293]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_3\[591] = \Sequencer_1:MODIN2_3\[592]
Removing Lhs of wire \Sequencer_1:MODIN2_3\[592] = \Sequencer_1:countdown_3\[294]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_2\[593] = \Sequencer_1:MODIN2_2\[594]
Removing Lhs of wire \Sequencer_1:MODIN2_2\[594] = \Sequencer_1:countdown_2\[295]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_1\[595] = \Sequencer_1:MODIN2_1\[596]
Removing Lhs of wire \Sequencer_1:MODIN2_1\[596] = \Sequencer_1:countdown_1\[296]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:a_0\[597] = \Sequencer_1:MODIN2_0\[598]
Removing Lhs of wire \Sequencer_1:MODIN2_0\[598] = \Sequencer_1:countdown_0\[297]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[726] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire \Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[727] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire \ERASE_REG:clk\[732] = zero[6]
Removing Lhs of wire \ERASE_REG:rst\[733] = zero[6]
Removing Lhs of wire \DRIVESELECT_REG:clk\[761] = zero[6]
Removing Lhs of wire \DRIVESELECT_REG:rst\[762] = zero[6]
Removing Rhs of wire Net_3286[763] = \DRIVESELECT_REG:control_out_0\[764]
Removing Rhs of wire Net_3286[763] = \DRIVESELECT_REG:control_0\[787]
Removing Rhs of wire Net_3206[765] = \DRIVESELECT_REG:control_out_1\[766]
Removing Rhs of wire Net_3206[765] = \DRIVESELECT_REG:control_1\[786]
Removing Lhs of wire \SAMPLER_FIFO:pi_7\[788] = Net_3237_7[789]
Removing Lhs of wire \SAMPLER_FIFO:pi_6\[790] = Net_3237_6[791]
Removing Lhs of wire \SAMPLER_FIFO:pi_5\[792] = Net_3237_5[793]
Removing Lhs of wire \SAMPLER_FIFO:pi_4\[794] = Net_3237_4[795]
Removing Lhs of wire \SAMPLER_FIFO:pi_3\[796] = Net_3237_3[797]
Removing Lhs of wire \SAMPLER_FIFO:pi_2\[798] = Net_3237_2[799]
Removing Lhs of wire \SAMPLER_FIFO:pi_1\[800] = Net_3237_1[801]
Removing Lhs of wire \SAMPLER_FIFO:pi_0\[802] = Net_3237_0[803]
Removing Lhs of wire \SAMPLER_FIFO:load\[804] = Net_3343[805]
Removing Lhs of wire \PulseGen_1:Datapath_1_d0_load\[816] = zero[6]
Removing Lhs of wire \PulseGen_1:Datapath_1_d1_load\[817] = zero[6]
Removing Lhs of wire \PulseGen_1:Datapath_1_f0_load\[818] = zero[6]
Removing Lhs of wire \PulseGen_1:Datapath_1_f1_load\[819] = zero[6]
Removing Lhs of wire \PulseGen_1:Datapath_1_route_si\[820] = zero[6]
Removing Lhs of wire \PulseGen_1:Datapath_1_route_ci\[821] = zero[6]
Removing Lhs of wire \PulseGen_1:Datapath_1_select_0\[822] = Net_2676[814]
Removing Lhs of wire \PulseGen_1:Datapath_1_select_1\[823] = Net_3047[291]
Removing Lhs of wire \PulseGen_1:Datapath_1_select_2\[824] = zero[6]
Removing Rhs of wire Net_2705[857] = \DENSITY_REG:control_out_0\[1007]
Removing Rhs of wire Net_2705[857] = \DENSITY_REG:control_0\[1030]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[859] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire \SEQUENCER_CONTROL:clk\[866] = zero[6]
Removing Lhs of wire \SEQUENCER_CONTROL:rst\[867] = zero[6]
Removing Lhs of wire \OUTPUT_VOLTAGE_ADC:vp_ctl_0\[912] = zero[6]
Removing Lhs of wire \OUTPUT_VOLTAGE_ADC:vp_ctl_2\[913] = zero[6]
Removing Lhs of wire \OUTPUT_VOLTAGE_ADC:vn_ctl_1\[914] = zero[6]
Removing Lhs of wire \OUTPUT_VOLTAGE_ADC:vn_ctl_3\[915] = zero[6]
Removing Lhs of wire \OUTPUT_VOLTAGE_ADC:vp_ctl_1\[916] = zero[6]
Removing Lhs of wire \OUTPUT_VOLTAGE_ADC:vp_ctl_3\[917] = zero[6]
Removing Lhs of wire \OUTPUT_VOLTAGE_ADC:vn_ctl_0\[918] = zero[6]
Removing Lhs of wire \OUTPUT_VOLTAGE_ADC:vn_ctl_2\[919] = zero[6]
Removing Rhs of wire \OUTPUT_VOLTAGE_ADC:Net_188\[923] = \OUTPUT_VOLTAGE_ADC:Net_221\[924]
Removing Lhs of wire Net_3123[929] = zero[6]
Removing Lhs of wire \OUTPUT_VOLTAGE_ADC:Net_383\[955] = zero[6]
Removing Lhs of wire \INPUT_VOLTAGE_ADC:vp_ctl_0\[961] = zero[6]
Removing Lhs of wire \INPUT_VOLTAGE_ADC:vp_ctl_2\[962] = zero[6]
Removing Lhs of wire \INPUT_VOLTAGE_ADC:vn_ctl_1\[963] = zero[6]
Removing Lhs of wire \INPUT_VOLTAGE_ADC:vn_ctl_3\[964] = zero[6]
Removing Lhs of wire \INPUT_VOLTAGE_ADC:vp_ctl_1\[965] = zero[6]
Removing Lhs of wire \INPUT_VOLTAGE_ADC:vp_ctl_3\[966] = zero[6]
Removing Lhs of wire \INPUT_VOLTAGE_ADC:vn_ctl_0\[967] = zero[6]
Removing Lhs of wire \INPUT_VOLTAGE_ADC:vn_ctl_2\[968] = zero[6]
Removing Rhs of wire \INPUT_VOLTAGE_ADC:Net_188\[972] = \INPUT_VOLTAGE_ADC:Net_221\[973]
Removing Lhs of wire Net_3133[978] = zero[6]
Removing Lhs of wire \INPUT_VOLTAGE_ADC:Net_383\[1004] = zero[6]
Removing Lhs of wire \DENSITY_REG:clk\[1005] = zero[6]
Removing Lhs of wire \DENSITY_REG:rst\[1006] = zero[6]
Removing Rhs of wire Net_3580[1032] = \SAMPLER_CONTROL:control_out_0\[1282]
Removing Rhs of wire Net_3580[1032] = \SAMPLER_CONTROL:control_0\[1305]
Removing Lhs of wire \Sampler_1:add_vi_vv_MODGEN_3_5\[1042] = \Sampler_1:MODULE_3:g2:a0:s_5\[1205]
Removing Lhs of wire \Sampler_1:add_vi_vv_MODGEN_3_4\[1043] = \Sampler_1:MODULE_3:g2:a0:s_4\[1206]
Removing Lhs of wire \Sampler_1:add_vi_vv_MODGEN_3_3\[1044] = \Sampler_1:MODULE_3:g2:a0:s_3\[1207]
Removing Lhs of wire \Sampler_1:add_vi_vv_MODGEN_3_2\[1045] = \Sampler_1:MODULE_3:g2:a0:s_2\[1208]
Removing Lhs of wire \Sampler_1:add_vi_vv_MODGEN_3_1\[1046] = \Sampler_1:MODULE_3:g2:a0:s_1\[1209]
Removing Lhs of wire \Sampler_1:add_vi_vv_MODGEN_3_0\[1047] = \Sampler_1:MODULE_3:g2:a0:s_0\[1210]
Removing Lhs of wire \Sampler_1:cmp_vv_vv_MODGEN_4\[1050] = \Sampler_1:MODULE_4:g1:a0:xneq\[1270]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_23\[1091] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_22\[1092] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_21\[1093] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_20\[1094] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_19\[1095] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_18\[1096] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_17\[1097] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_16\[1098] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_15\[1099] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_14\[1100] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_13\[1101] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_12\[1102] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_11\[1103] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_10\[1104] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_9\[1105] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_8\[1106] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_7\[1107] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_6\[1108] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_5\[1109] = \Sampler_1:MODIN3_5\[1110]
Removing Lhs of wire \Sampler_1:MODIN3_5\[1110] = \Sampler_1:counter_5\[1036]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_4\[1111] = \Sampler_1:MODIN3_4\[1112]
Removing Lhs of wire \Sampler_1:MODIN3_4\[1112] = \Sampler_1:counter_4\[1037]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_3\[1113] = \Sampler_1:MODIN3_3\[1114]
Removing Lhs of wire \Sampler_1:MODIN3_3\[1114] = \Sampler_1:counter_3\[1038]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_2\[1115] = \Sampler_1:MODIN3_2\[1116]
Removing Lhs of wire \Sampler_1:MODIN3_2\[1116] = \Sampler_1:counter_2\[1039]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_1\[1117] = \Sampler_1:MODIN3_1\[1118]
Removing Lhs of wire \Sampler_1:MODIN3_1\[1118] = \Sampler_1:counter_1\[1040]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:a_0\[1119] = \Sampler_1:MODIN3_0\[1120]
Removing Lhs of wire \Sampler_1:MODIN3_0\[1120] = \Sampler_1:counter_0\[1041]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1248] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1249] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire \Sampler_1:MODULE_4:g1:a0:newa_0\[1250] = \Sampler_1:req_toggle\[1048]
Removing Lhs of wire \Sampler_1:MODULE_4:g1:a0:newb_0\[1251] = \Sampler_1:req_toggle_q\[1049]
Removing Lhs of wire \Sampler_1:MODULE_4:g1:a0:dataa_0\[1252] = \Sampler_1:req_toggle\[1048]
Removing Lhs of wire \Sampler_1:MODULE_4:g1:a0:datab_0\[1253] = \Sampler_1:req_toggle_q\[1049]
Removing Lhs of wire \Sampler_1:MODULE_4:g1:a0:gx:u0:a_0\[1254] = \Sampler_1:req_toggle\[1048]
Removing Lhs of wire \Sampler_1:MODULE_4:g1:a0:gx:u0:b_0\[1255] = \Sampler_1:req_toggle_q\[1049]
Removing Lhs of wire \Sampler_1:MODULE_4:g1:a0:gx:u0:aeqb_0\[1257] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire \Sampler_1:MODULE_4:g1:a0:gx:u0:eq_0\[1258] = \Sampler_1:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1256]
Removing Lhs of wire \Sampler_1:MODULE_4:g1:a0:gx:u0:eqi_0\[1259] = \Sampler_1:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1256]
Removing Lhs of wire \SAMPLER_CONTROL:clk\[1280] = zero[6]
Removing Lhs of wire \SAMPLER_CONTROL:rst\[1281] = zero[6]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_2\[1306] = Net_3206[765]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_1\[1307] = Net_3286[763]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_0\[1308] = Net_3201[177]
Removing Lhs of wire \FAKE_INDEX_GENERATOR_REG:clk\[1313] = zero[6]
Removing Lhs of wire \FAKE_INDEX_GENERATOR_REG:rst\[1314] = zero[6]
Removing Rhs of wire FAKE_INDEX_300[1315] = \FAKE_INDEX_GENERATOR_REG:control_out_0\[1316]
Removing Rhs of wire FAKE_INDEX_300[1315] = \FAKE_INDEX_GENERATOR_REG:control_0\[1339]
Removing Rhs of wire FAKE_INDEX_360[1317] = \FAKE_INDEX_GENERATOR_REG:control_out_1\[1318]
Removing Rhs of wire FAKE_INDEX_360[1317] = \FAKE_INDEX_GENERATOR_REG:control_1\[1338]
Removing Lhs of wire tmpOE__INDEX300_net_0[1341] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire tmpOE__INDEX360_net_0[1347] = tmpOE__REDWC_net_0[1]
Removing Rhs of wire Net_3536_1[1353] = \INDEX_REG:control_out_1\[1370]
Removing Rhs of wire Net_3536_1[1353] = \INDEX_REG:control_1\[1379]
Removing Rhs of wire Net_3536_0[1354] = \INDEX_REG:control_out_0\[1371]
Removing Rhs of wire Net_3536_0[1354] = \INDEX_REG:control_0\[1380]
Removing Lhs of wire Net_3516[1355] = zero[6]
Removing Lhs of wire \INDEX_REG:clk\[1356] = zero[6]
Removing Lhs of wire \INDEX_REG:rst\[1357] = zero[6]
Removing Lhs of wire tmpOE__LED_net_0[1382] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire \TK43_REG:clk\[1392] = zero[6]
Removing Lhs of wire \TK43_REG:rst\[1393] = zero[6]
Removing Rhs of wire Net_3600[1394] = \TK43_REG:control_out_0\[1395]
Removing Rhs of wire Net_3600[1394] = \TK43_REG:control_0\[1418]
Removing Lhs of wire tmpOE__TK43_net_0[1420] = tmpOE__REDWC_net_0[1]
Removing Lhs of wire \Sequencer_1:olddataclock\\D\[1489] = Net_3102[304]
Removing Lhs of wire \Sequencer_1:oldindex\\D\[1490] = INDEX_WIRE[241]

------------------------------------------------------
Aliased 0 equations, 274 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__REDWC_net_0' (cost = 0):
tmpOE__REDWC_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_2676' (cost = 0):
Net_2676 <= (not \PulseGen_1:zero\);

Note:  Expanding virtual equation for 'Net_3513' (cost = 0):
Net_3513 <= (not Net_223);

Note:  Expanding virtual equation for 'Net_3338' (cost = 0):
Net_3338 <= (not RDATA_WIRE);

Note:  Expanding virtual equation for 'Net_3103' (cost = 2):
Net_3103 <= ((not Net_3065 and not \Sequencer_1:state\));

Note:  Expanding virtual equation for 'Net_3102' (cost = 1):
Net_3102 <= ((not \REPLAY_FIFO:state_0\ and \REPLAY_FIFO:state_1\));

Note:  Virtual signal \Sequencer_1:dataclocked\ with ( cost: 472 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Sequencer_1:dataclocked\ <= ((not \Sequencer_1:olddataclock\ and not \REPLAY_FIFO:state_0\ and \REPLAY_FIFO:state_1\));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not Net_3061_0);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:d_0\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:d_0\ <= (not Net_3061_0);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not \Sequencer_1:countdown_0\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:d_0\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:d_0\ <= (not \Sequencer_1:countdown_0\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Sampler_1:counter_0\);

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:s_0\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:s_0\ <= (not \Sampler_1:counter_0\);

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Sampler_1:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\Sampler_1:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not \Sampler_1:req_toggle\ and not \Sampler_1:req_toggle_q\)
	OR (\Sampler_1:req_toggle\ and \Sampler_1:req_toggle_q\));

Note:  Expanding virtual equation for '\Sampler_1:MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\Sampler_1:MODULE_4:g1:a0:gx:u0:aeqb_1\ <= ((not \Sampler_1:req_toggle\ and not \Sampler_1:req_toggle_q\)
	OR (\Sampler_1:req_toggle\ and \Sampler_1:req_toggle_q\));

Note:  Expanding virtual equation for '\Sampler_1:MODULE_4:g1:a0:xneq\' (cost = 2):
\Sampler_1:MODULE_4:g1:a0:xneq\ <= ((not \Sampler_1:req_toggle_q\ and \Sampler_1:req_toggle\)
	OR (not \Sampler_1:req_toggle\ and \Sampler_1:req_toggle_q\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'INDEX_WIRE' (cost = 6):
INDEX_WIRE <= ((not Net_223 and not Net_3536_1 and not Net_3536_0)
	OR (not Net_3536_0 and FAKE_INDEX_360 and Net_3536_1)
	OR (not Net_3536_1 and FAKE_INDEX_300 and Net_3536_0));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not Net_3061_1 and not Net_3061_0));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:d_1\' (cost = 12):
\Sequencer_1:MODULE_1:g2:a0:d_1\ <= ((Net_3061_1 and Net_3061_0)
	OR (not Net_3061_1 and not Net_3061_0));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not \Sequencer_1:countdown_1\ and not \Sequencer_1:countdown_0\));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:d_1\' (cost = 12):
\Sequencer_1:MODULE_2:g2:a0:d_1\ <= ((\Sequencer_1:countdown_1\ and \Sequencer_1:countdown_0\)
	OR (not \Sequencer_1:countdown_1\ and not \Sequencer_1:countdown_0\));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Sampler_1:counter_1\ and \Sampler_1:counter_0\));

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:s_1\' (cost = 12):
\Sampler_1:MODULE_3:g2:a0:s_1\ <= ((not \Sampler_1:counter_0\ and \Sampler_1:counter_1\)
	OR (not \Sampler_1:counter_1\ and \Sampler_1:counter_0\));

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not Net_3061_2 and not Net_3061_1 and not Net_3061_0));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:d_2\' (cost = 18):
\Sequencer_1:MODULE_1:g2:a0:d_2\ <= ((Net_3061_2 and Net_3061_1)
	OR (Net_3061_2 and Net_3061_0)
	OR (not Net_3061_2 and not Net_3061_1 and not Net_3061_0));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not \Sequencer_1:countdown_2\ and not \Sequencer_1:countdown_1\ and not \Sequencer_1:countdown_0\));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:d_2\' (cost = 18):
\Sequencer_1:MODULE_2:g2:a0:d_2\ <= ((\Sequencer_1:countdown_2\ and \Sequencer_1:countdown_1\)
	OR (\Sequencer_1:countdown_2\ and \Sequencer_1:countdown_0\)
	OR (not \Sequencer_1:countdown_2\ and not \Sequencer_1:countdown_1\ and not \Sequencer_1:countdown_0\));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\Sampler_1:counter_2\ and \Sampler_1:counter_1\ and \Sampler_1:counter_0\));

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:s_2\' (cost = 18):
\Sampler_1:MODULE_3:g2:a0:s_2\ <= ((not \Sampler_1:counter_1\ and \Sampler_1:counter_2\)
	OR (not \Sampler_1:counter_0\ and \Sampler_1:counter_2\)
	OR (not \Sampler_1:counter_2\ and \Sampler_1:counter_1\ and \Sampler_1:counter_0\));

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not Net_3061_3 and not Net_3061_2 and not Net_3061_1 and not Net_3061_0));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:d_3\' (cost = 24):
\Sequencer_1:MODULE_1:g2:a0:d_3\ <= ((Net_3061_3 and Net_3061_2)
	OR (Net_3061_3 and Net_3061_1)
	OR (Net_3061_3 and Net_3061_0)
	OR (not Net_3061_3 and not Net_3061_2 and not Net_3061_1 and not Net_3061_0));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not \Sequencer_1:countdown_3\ and not \Sequencer_1:countdown_2\ and not \Sequencer_1:countdown_1\ and not \Sequencer_1:countdown_0\));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:d_3\' (cost = 24):
\Sequencer_1:MODULE_2:g2:a0:d_3\ <= ((\Sequencer_1:countdown_3\ and \Sequencer_1:countdown_2\)
	OR (\Sequencer_1:countdown_3\ and \Sequencer_1:countdown_1\)
	OR (\Sequencer_1:countdown_3\ and \Sequencer_1:countdown_0\)
	OR (not \Sequencer_1:countdown_3\ and not \Sequencer_1:countdown_2\ and not \Sequencer_1:countdown_1\ and not \Sequencer_1:countdown_0\));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\Sampler_1:counter_3\ and \Sampler_1:counter_2\ and \Sampler_1:counter_1\ and \Sampler_1:counter_0\));

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:s_3\' (cost = 24):
\Sampler_1:MODULE_3:g2:a0:s_3\ <= ((not \Sampler_1:counter_2\ and \Sampler_1:counter_3\)
	OR (not \Sampler_1:counter_1\ and \Sampler_1:counter_3\)
	OR (not \Sampler_1:counter_0\ and \Sampler_1:counter_3\)
	OR (not \Sampler_1:counter_3\ and \Sampler_1:counter_2\ and \Sampler_1:counter_1\ and \Sampler_1:counter_0\));

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not Net_3061_4 and not Net_3061_3 and not Net_3061_2 and not Net_3061_1 and not Net_3061_0));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:d_4\' (cost = 30):
\Sequencer_1:MODULE_1:g2:a0:d_4\ <= ((Net_3061_4 and Net_3061_3)
	OR (Net_3061_4 and Net_3061_2)
	OR (Net_3061_4 and Net_3061_1)
	OR (Net_3061_4 and Net_3061_0)
	OR (not Net_3061_4 and not Net_3061_3 and not Net_3061_2 and not Net_3061_1 and not Net_3061_0));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not Net_3061_5 and not Net_3061_4 and not Net_3061_3 and not Net_3061_2 and not Net_3061_1 and not Net_3061_0));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not \Sequencer_1:countdown_4\ and not \Sequencer_1:countdown_3\ and not \Sequencer_1:countdown_2\ and not \Sequencer_1:countdown_1\ and not \Sequencer_1:countdown_0\));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:d_4\' (cost = 30):
\Sequencer_1:MODULE_2:g2:a0:d_4\ <= ((\Sequencer_1:countdown_4\ and \Sequencer_1:countdown_3\)
	OR (\Sequencer_1:countdown_4\ and \Sequencer_1:countdown_2\)
	OR (\Sequencer_1:countdown_4\ and \Sequencer_1:countdown_1\)
	OR (\Sequencer_1:countdown_4\ and \Sequencer_1:countdown_0\)
	OR (not \Sequencer_1:countdown_4\ and not \Sequencer_1:countdown_3\ and not \Sequencer_1:countdown_2\ and not \Sequencer_1:countdown_1\ and not \Sequencer_1:countdown_0\));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not \Sequencer_1:countdown_5\ and not \Sequencer_1:countdown_4\ and not \Sequencer_1:countdown_3\ and not \Sequencer_1:countdown_2\ and not \Sequencer_1:countdown_1\ and not \Sequencer_1:countdown_0\));

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\Sampler_1:counter_4\ and \Sampler_1:counter_3\ and \Sampler_1:counter_2\ and \Sampler_1:counter_1\ and \Sampler_1:counter_0\));

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:s_4\' (cost = 30):
\Sampler_1:MODULE_3:g2:a0:s_4\ <= ((not \Sampler_1:counter_3\ and \Sampler_1:counter_4\)
	OR (not \Sampler_1:counter_2\ and \Sampler_1:counter_4\)
	OR (not \Sampler_1:counter_1\ and \Sampler_1:counter_4\)
	OR (not \Sampler_1:counter_0\ and \Sampler_1:counter_4\)
	OR (not \Sampler_1:counter_4\ and \Sampler_1:counter_3\ and \Sampler_1:counter_2\ and \Sampler_1:counter_1\ and \Sampler_1:counter_0\));

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\Sampler_1:counter_5\ and \Sampler_1:counter_4\ and \Sampler_1:counter_3\ and \Sampler_1:counter_2\ and \Sampler_1:counter_1\ and \Sampler_1:counter_0\));


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:d_5\' (cost = 36):
\Sequencer_1:MODULE_1:g2:a0:d_5\ <= ((Net_3061_5 and Net_3061_4)
	OR (Net_3061_5 and Net_3061_3)
	OR (Net_3061_5 and Net_3061_2)
	OR (Net_3061_5 and Net_3061_1)
	OR (Net_3061_5 and Net_3061_0)
	OR (not Net_3061_5 and not Net_3061_4 and not Net_3061_3 and not Net_3061_2 and not Net_3061_1 and not Net_3061_0));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not Net_3061_5 and not Net_3061_4 and not Net_3061_3 and not Net_3061_2 and not Net_3061_1 and not Net_3061_0));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:d_5\' (cost = 36):
\Sequencer_1:MODULE_2:g2:a0:d_5\ <= ((\Sequencer_1:countdown_5\ and \Sequencer_1:countdown_4\)
	OR (\Sequencer_1:countdown_5\ and \Sequencer_1:countdown_3\)
	OR (\Sequencer_1:countdown_5\ and \Sequencer_1:countdown_2\)
	OR (\Sequencer_1:countdown_5\ and \Sequencer_1:countdown_1\)
	OR (\Sequencer_1:countdown_5\ and \Sequencer_1:countdown_0\)
	OR (not \Sequencer_1:countdown_5\ and not \Sequencer_1:countdown_4\ and not \Sequencer_1:countdown_3\ and not \Sequencer_1:countdown_2\ and not \Sequencer_1:countdown_1\ and not \Sequencer_1:countdown_0\));

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not \Sequencer_1:countdown_5\ and not \Sequencer_1:countdown_4\ and not \Sequencer_1:countdown_3\ and not \Sequencer_1:countdown_2\ and not \Sequencer_1:countdown_1\ and not \Sequencer_1:countdown_0\));

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:s_5\' (cost = 36):
\Sampler_1:MODULE_3:g2:a0:s_5\ <= ((not \Sampler_1:counter_4\ and \Sampler_1:counter_5\)
	OR (not \Sampler_1:counter_3\ and \Sampler_1:counter_5\)
	OR (not \Sampler_1:counter_2\ and \Sampler_1:counter_5\)
	OR (not \Sampler_1:counter_1\ and \Sampler_1:counter_5\)
	OR (not \Sampler_1:counter_0\ and \Sampler_1:counter_5\)
	OR (not \Sampler_1:counter_5\ and \Sampler_1:counter_4\ and \Sampler_1:counter_3\ and \Sampler_1:counter_2\ and \Sampler_1:counter_1\ and \Sampler_1:counter_0\));

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 92 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Rhs of wire WDATA_WIRE[60] = \PulseGen_1:zero\[815]
Removing Rhs of wire \Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[498] = \Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\[507]
Removing Rhs of wire \Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[508] = \Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\[517]
Removing Rhs of wire \Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[697] = \Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\[706]
Removing Rhs of wire \Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[707] = \Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\[716]
Removing Lhs of wire \OUTPUT_VOLTAGE_ADC:Net_188\[923] = \OUTPUT_VOLTAGE_ADC:Net_385\[921]
Removing Lhs of wire \INPUT_VOLTAGE_ADC:Net_188\[972] = \INPUT_VOLTAGE_ADC:Net_385\[970]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1219] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1229] = zero[6]
Removing Lhs of wire \Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1239] = zero[6]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FluxEngine.cyprj -dcpsoc3 FluxEngine.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.250ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 19 October 2021 21:50:43
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FluxEngine.cyprj -d CY8C5888LTI-LP097 FluxEngine.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
    Removed wire end \Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \Sequencer_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\
    Removed wire end \Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \Sequencer_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Sampler_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_7 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CounterClock'. Fanout=1, Signal=Net_1515
    Analog  Clock 0: Automatic-assigning  clock 'OUTPUT_VOLTAGE_ADC_theACLK'. Fanout=2, Signal=\OUTPUT_VOLTAGE_ADC:Net_385\
    Analog  Clock 1: Automatic-assigning  clock 'INPUT_VOLTAGE_ADC_theACLK'. Fanout=2, Signal=\INPUT_VOLTAGE_ADC:Net_385\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Sync_1:genblk1[0]:INST\:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: \Sync_1:genblk1[0]:INST\:synccell.out
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = REDWC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => REDWC(0)__PA ,
            pin_input => Net_536 ,
            pad => REDWC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INDEX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => INDEX(0)__PA ,
            fb => Net_223 ,
            pad => INDEX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTEA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTEA(0)__PA ,
            pin_input => Net_3270 ,
            pad => MOTEA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DRVSB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DRVSB(0)__PA ,
            pin_input => Net_3288 ,
            pad => DRVSB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DRVSA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DRVSA(0)__PA ,
            pin_input => Net_3287 ,
            pad => DRVSA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTEB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTEB(0)__PA ,
            pin_input => Net_3289 ,
            pad => MOTEB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DIR(0)__PA ,
            pin_input => Net_185 ,
            pad => DIR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = STEP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => STEP(0)__PA ,
            pin_input => Net_186 ,
            pad => STEP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WDATA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => WDATA(0)__PA ,
            pin_input => WDATA_WIRE ,
            pad => WDATA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WGATE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => WGATE(0)__PA ,
            pin_input => ERASE_WIRE ,
            pad => WGATE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TRK00(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ANALOG, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TRK00(0)__PA ,
            fb => Net_183 ,
            analog_term => Net_3131 ,
            pad => TRK00(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WPT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => WPT(0)__PA ,
            fb => Net_749 ,
            pad => WPT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RDATA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RDATA(0)__PA ,
            fb => RDATA_WIRE ,
            pad => RDATA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SIDE1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ANALOG, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SIDE1(0)__PA ,
            pin_input => Net_294 ,
            analog_term => Net_3224 ,
            pad => SIDE1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DSKCHG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DSKCHG(0)__PA ,
            fb => Net_1631 ,
            pad => DSKCHG(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = INDEX300(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INDEX300(0)__PA ,
            pin_input => FAKE_INDEX_300 ,
            pad => INDEX300(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INDEX360(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INDEX360(0)__PA ,
            pin_input => FAKE_INDEX_360 ,
            pad => INDEX360(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_3103 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TK43(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TK43(0)__PA ,
            pin_input => Net_3600 ,
            pad => TK43(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Sequencer_1:countdown_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_3065
            + !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_5
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_5\
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_4\ * 
              !\Sequencer_1:countdown_3\ * !\Sequencer_1:countdown_2\ * 
              !\Sequencer_1:countdown_1\ * !\Sequencer_1:countdown_0\ * 
              \Sequencer_1:sampleclocked\
            + !\Sequencer_1:countdown_5\ * !\Sequencer_1:dataclocked\
        );
        Output = \Sequencer_1:countdown_5_split\ (fanout=1)

    MacroCell: Name=Net_3221, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_183_SYNCOUT
        );
        Output = Net_3221 (fanout=1)

    MacroCell: Name=Net_186, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_203
        );
        Output = Net_186 (fanout=1)

    MacroCell: Name=Net_294, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_293
        );
        Output = Net_294 (fanout=1)

    MacroCell: Name=ERASE_WIRE, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2634
        );
        Output = ERASE_WIRE (fanout=1)

    MacroCell: Name=Net_746, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1631_SYNCOUT
        );
        Output = Net_746 (fanout=1)

    MacroCell: Name=Net_3103, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3065 * !\Sequencer_1:state\
        );
        Output = Net_3103 (fanout=1)

    MacroCell: Name=Net_3047, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3065 * \Sequencer_1:state\ * !\Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_4\ * !\Sequencer_1:countdown_3\ * 
              !\Sequencer_1:countdown_2\ * !\Sequencer_1:countdown_1\ * 
              !\Sequencer_1:countdown_0\ * \Sequencer_1:pulsepending\
        );
        Output = Net_3047 (fanout=1)

    MacroCell: Name=\Sequencer_1:dataclocked\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Sequencer_1:olddataclock\ * \REPLAY_FIFO:state_1\ * 
              !\REPLAY_FIFO:state_0\
        );
        Output = \Sequencer_1:dataclocked\ (fanout=14)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_2676, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !WDATA_WIRE
        );
        Output = Net_2676 (fanout=1)

    MacroCell: Name=Net_536, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2705
        );
        Output = Net_536 (fanout=1)

    MacroCell: Name=\REPLAY_FIFO:readfromfifo\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\REPLAY_FIFO:state_1\ * \REPLAY_FIFO:state_0\
        );
        Output = \REPLAY_FIFO:readfromfifo\ (fanout=1)

    MacroCell: Name=\Sequencer_1:countdown_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              Net_3065
            + !\Sequencer_1:state\ * !\Sequencer_1:countdown_0\ * 
              !\Sequencer_1:dataclocked\
            + !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * Net_3061_0
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_4\ * !\Sequencer_1:countdown_3\ * 
              !\Sequencer_1:countdown_2\ * !\Sequencer_1:countdown_1\ * 
              !\Sequencer_1:countdown_0\
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_0\ * 
              !\Sequencer_1:sampleclocked\
            + \Sequencer_1:state\ * \Sequencer_1:countdown_0\ * 
              \Sequencer_1:sampleclocked\
        );
        Output = \Sequencer_1:countdown_0_split\ (fanout=1)

    MacroCell: Name=\Sequencer_1:countdown_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Sequencer_1:state\ * !\Sequencer_1:countdown_1\ * 
              !\Sequencer_1:dataclocked\
            + !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_5 * 
              !Net_3061_4 * !Net_3061_3 * !Net_3061_2 * !Net_3061_1
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_4\ * !\Sequencer_1:countdown_3\ * 
              !\Sequencer_1:countdown_2\ * !\Sequencer_1:countdown_1\
        );
        Output = \Sequencer_1:countdown_1_split\ (fanout=1)

    MacroCell: Name=\Sequencer_1:countdown_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_5 * 
              !Net_3061_4 * !Net_3061_3 * !Net_3061_2
            + !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_2 * 
              Net_3061_1
            + !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_2 * 
              Net_3061_0
            + !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * Net_3061_2 * 
              !Net_3061_1 * !Net_3061_0
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_2\ * 
              \Sequencer_1:countdown_1\
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_2\ * 
              \Sequencer_1:countdown_0\
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_2\ * 
              !\Sequencer_1:sampleclocked\
            + \Sequencer_1:state\ * \Sequencer_1:countdown_2\ * 
              !\Sequencer_1:countdown_1\ * !\Sequencer_1:countdown_0\ * 
              \Sequencer_1:sampleclocked\
        );
        Output = \Sequencer_1:countdown_2_split\ (fanout=1)

    MacroCell: Name=\Sequencer_1:countdown_3_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:countdown_3\ * 
              !\Sequencer_1:dataclocked\
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_3 * Net_3061_0
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_3\ * !\Sequencer_1:countdown_2\ * 
              !\Sequencer_1:countdown_1\ * !\Sequencer_1:countdown_0\ * 
              \Sequencer_1:sampleclocked\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              !\Sequencer_1:countdown_3\ * !\Sequencer_1:countdown_2\ * 
              !\Sequencer_1:countdown_1\ * !\Sequencer_1:countdown_0\ * 
              \Sequencer_1:sampleclocked\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_3\ * 
              \Sequencer_1:countdown_2\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_3\ * 
              \Sequencer_1:countdown_1\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_3\ * 
              \Sequencer_1:countdown_0\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_3\ * 
              !\Sequencer_1:sampleclocked\
        );
        Output = \Sequencer_1:countdown_3_split\ (fanout=1)

    MacroCell: Name=Net_3289, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3201 * Net_3286 * !Net_3206
        );
        Output = Net_3289 (fanout=1)

    MacroCell: Name=Net_3287, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3286 * Net_3206
        );
        Output = Net_3287 (fanout=1)

    MacroCell: Name=Net_3288, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3286 * !Net_3206
        );
        Output = Net_3288 (fanout=1)

    MacroCell: Name=Net_3270, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3201 * !Net_3286 * Net_3206
        );
        Output = Net_3270 (fanout=1)

    MacroCell: Name=INDEX_WIRE, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              FAKE_INDEX_300 * !Net_3536_1 * Net_3536_0
            + FAKE_INDEX_360 * Net_3536_1 * !Net_3536_0
            + !Net_3536_1 * !Net_3536_0 * !Net_223_SYNCOUT
        );
        Output = INDEX_WIRE (fanout=1)

    MacroCell: Name=Net_185, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3602
        );
        Output = Net_185 (fanout=1)

    MacroCell: Name=\Sequencer_1:countdown_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              !\Sequencer_1:dataclocked\
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_4 * Net_3061_0
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_4\ * !\Sequencer_1:countdown_3\ * 
              !\Sequencer_1:countdown_2\ * !\Sequencer_1:countdown_1\ * 
              !\Sequencer_1:countdown_0\ * \Sequencer_1:sampleclocked\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              \Sequencer_1:countdown_3\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              \Sequencer_1:countdown_2\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              \Sequencer_1:countdown_1\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              \Sequencer_1:countdown_0\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              !\Sequencer_1:sampleclocked\
        );
        Output = \Sequencer_1:countdown_4_split\ (fanout=1)

    MacroCell: Name=\Sequencer_1:state\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              Net_3065
            + !\Sequencer_1:state\ * !\Sequencer_1:dataclocked\
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_4\ * !\Sequencer_1:countdown_3\ * 
              !\Sequencer_1:countdown_2\ * !\Sequencer_1:countdown_1\ * 
              !\Sequencer_1:countdown_0\ * \Sequencer_1:sampleclocked\
        );
        Output = \Sequencer_1:state\ (fanout=19)

    MacroCell: Name=\Sequencer_1:countdown_5\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_4 * 
              !Net_3061_3 * !Net_3061_2 * !Net_3061_1 * !Net_3061_0
            + \Sequencer_1:countdown_5_split\
        );
        Output = \Sequencer_1:countdown_5\ (fanout=8)

    MacroCell: Name=\Sequencer_1:countdown_4\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_5 * !Net_3061_4 * !Net_3061_3 * !Net_3061_2 * 
              !Net_3061_1 * !Net_3061_0
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_4 * Net_3061_3
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_4 * Net_3061_2
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_4 * Net_3061_1
            + \Sequencer_1:countdown_4_split\
        );
        Output = \Sequencer_1:countdown_4\ (fanout=8)

    MacroCell: Name=\Sequencer_1:countdown_3\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_5 * !Net_3061_3 * !Net_3061_2 * !Net_3061_1 * 
              !Net_3061_0
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_4 * !Net_3061_3 * !Net_3061_2 * !Net_3061_1 * 
              !Net_3061_0
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_3 * Net_3061_2
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_3 * Net_3061_1
            + \Sequencer_1:countdown_3_split\
        );
        Output = \Sequencer_1:countdown_3\ (fanout=8)

    MacroCell: Name=\Sequencer_1:countdown_2\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_3065
            + !\Sequencer_1:state\ * !\Sequencer_1:countdown_2\ * 
              !\Sequencer_1:dataclocked\
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_4\ * !\Sequencer_1:countdown_3\ * 
              !\Sequencer_1:countdown_2\
            + \Sequencer_1:countdown_2_split\
        );
        Output = \Sequencer_1:countdown_2\ (fanout=9)

    MacroCell: Name=\Sequencer_1:countdown_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * !\Sequencer_1:dataclocked\ * 
              !\Sequencer_1:countdown_1_split\
            + !Net_3065 * !\Sequencer_1:state\ * !Net_3061_1 * !Net_3061_0 * 
              !\Sequencer_1:countdown_1_split\
            + !Net_3065 * !\Sequencer_1:state\ * Net_3061_1 * Net_3061_0 * 
              !\Sequencer_1:countdown_1_split\
            + !Net_3065 * \Sequencer_1:state\ * !\Sequencer_1:countdown_1\ * 
              !\Sequencer_1:countdown_0\ * \Sequencer_1:sampleclocked\ * 
              !\Sequencer_1:countdown_1_split\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_1\ * 
              \Sequencer_1:countdown_0\ * !\Sequencer_1:countdown_1_split\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_1\ * 
              !\Sequencer_1:sampleclocked\ * !\Sequencer_1:countdown_1_split\
        );
        Output = \Sequencer_1:countdown_1\ (fanout=9)

    MacroCell: Name=\Sequencer_1:countdown_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_5 * 
              !Net_3061_4 * !Net_3061_3 * !Net_3061_2 * !Net_3061_1
            + \Sequencer_1:countdown_0_split\
        );
        Output = \Sequencer_1:countdown_0\ (fanout=8)

    MacroCell: Name=\Sequencer_1:pulsepending\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_7
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:pulsepending\
            + !Net_3065 * \Sequencer_1:pulsepending\ * 
              !\Sequencer_1:dataclocked\
        );
        Output = \Sequencer_1:pulsepending\ (fanout=2)

    MacroCell: Name=\Sequencer_1:olddataclock\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \REPLAY_FIFO:state_1\ * !\REPLAY_FIFO:state_0\
        );
        Output = \Sequencer_1:olddataclock\ (fanout=1)

    MacroCell: Name=\Sequencer_1:sampleclocked\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:sampleclocked\
            + !Net_3065 * !\Sequencer_1:sampleclocked\ * 
              !\Sequencer_1:oldsampleclock\ * SAMPLE_CLOCK_WIRE
        );
        Output = \Sequencer_1:sampleclocked\ (fanout=8)

    MacroCell: Name=\Sequencer_1:oldsampleclock\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3065 * SAMPLE_CLOCK_WIRE
        );
        Output = \Sequencer_1:oldsampleclock\ (fanout=1)

    MacroCell: Name=Net_3237_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 3 pterms
        (
              !Net_3237_7 * !Net_3580 * \Sampler_1:rdata_edge\
            + Net_3237_7 * \Sampler_1:index_edge\ * !Net_3580 * 
              !\Sampler_1:rdata_edge\
            + Net_3237_7 * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_7 (fanout=2)

    MacroCell: Name=Net_3237_6, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 3 pterms
        (
              !Net_3237_6 * \Sampler_1:index_edge\ * !Net_3580
            + Net_3237_6 * !\Sampler_1:index_edge\ * !Net_3580 * 
              \Sampler_1:rdata_edge\
            + Net_3237_6 * !\Sampler_1:index_edge\ * !Net_3580 * 
              \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_6 (fanout=2)

    MacroCell: Name=Net_3237_5, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 5 pterms
        (
              Net_3237_5 * !\Sampler_1:index_edge\ * !\Sampler_1:rdata_edge\
            + Net_3237_5 * Net_3580
            + \Sampler_1:index_edge\ * !Net_3580 * \Sampler_1:counter_5\
            + !Net_3580 * \Sampler_1:rdata_edge\ * \Sampler_1:counter_5\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_5 (fanout=2)

    MacroCell: Name=Net_3237_4, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 5 pterms
        (
              Net_3237_4 * !\Sampler_1:index_edge\ * !\Sampler_1:rdata_edge\
            + Net_3237_4 * Net_3580
            + \Sampler_1:index_edge\ * !Net_3580 * \Sampler_1:counter_4\
            + !Net_3580 * \Sampler_1:rdata_edge\ * \Sampler_1:counter_4\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_4 (fanout=2)

    MacroCell: Name=Net_3237_3, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 5 pterms
        (
              Net_3237_3 * !\Sampler_1:index_edge\ * !\Sampler_1:rdata_edge\
            + Net_3237_3 * Net_3580
            + \Sampler_1:index_edge\ * !Net_3580 * \Sampler_1:counter_3\
            + !Net_3580 * \Sampler_1:rdata_edge\ * \Sampler_1:counter_3\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_3 (fanout=2)

    MacroCell: Name=Net_3237_2, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 5 pterms
        (
              Net_3237_2 * !\Sampler_1:index_edge\ * !\Sampler_1:rdata_edge\
            + Net_3237_2 * Net_3580
            + \Sampler_1:index_edge\ * !Net_3580 * \Sampler_1:counter_2\
            + !Net_3580 * \Sampler_1:rdata_edge\ * \Sampler_1:counter_2\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_2 (fanout=2)

    MacroCell: Name=Net_3237_1, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 5 pterms
        (
              Net_3237_1 * !\Sampler_1:index_edge\ * !\Sampler_1:rdata_edge\
            + Net_3237_1 * Net_3580
            + \Sampler_1:index_edge\ * !Net_3580 * \Sampler_1:counter_1\
            + !Net_3580 * \Sampler_1:rdata_edge\ * \Sampler_1:counter_1\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_1 (fanout=2)

    MacroCell: Name=Net_3237_0, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 5 pterms
        (
              Net_3237_0 * !\Sampler_1:index_edge\ * !\Sampler_1:rdata_edge\
            + Net_3237_0 * Net_3580
            + \Sampler_1:index_edge\ * !Net_3580 * \Sampler_1:counter_0\
            + !Net_3580 * \Sampler_1:rdata_edge\ * \Sampler_1:counter_0\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_0 (fanout=2)

    MacroCell: Name=Net_3343, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3580 * !\Sampler_1:req_toggle\ * \Sampler_1:req_toggle_q\
            + !Net_3580 * \Sampler_1:req_toggle\ * !\Sampler_1:req_toggle_q\
        );
        Output = Net_3343 (fanout=1)

    MacroCell: Name=\REPLAY_FIFO:state_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * \REPLAY_FIFO:state_1\
            + \REPLAY_FIFO:state_0\
        );
        Output = \REPLAY_FIFO:state_1\ (fanout=5)

    MacroCell: Name=\REPLAY_FIFO:state_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * !\REPLAY_FIFO:state_1\ * 
              !\REPLAY_FIFO:state_0\ * !Net_2958
            + \REPLAY_FIFO:state_1\ * \REPLAY_FIFO:state_0\
        );
        Output = \REPLAY_FIFO:state_0\ (fanout=5)

    MacroCell: Name=\Sampler_1:index_edge\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 3 pterms
        (
              !Net_3580 * !\Sampler_1:index_q\ * FAKE_INDEX_300 * !Net_3536_1 * 
              Net_3536_0
            + !Net_3580 * !\Sampler_1:index_q\ * FAKE_INDEX_360 * Net_3536_1 * 
              !Net_3536_0
            + !Net_3580 * !\Sampler_1:index_q\ * !Net_3536_1 * !Net_3536_0 * 
              !Net_223_SYNCOUT
        );
        Output = \Sampler_1:index_edge\ (fanout=15)

    MacroCell: Name=\Sampler_1:index_q\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 3 pterms
        (
              !Net_3580 * FAKE_INDEX_300 * !Net_3536_1 * Net_3536_0
            + !Net_3580 * FAKE_INDEX_360 * Net_3536_1 * !Net_3536_0
            + !Net_3580 * !Net_3536_1 * !Net_3536_0 * !Net_223_SYNCOUT
        );
        Output = \Sampler_1:index_q\ (fanout=1)

    MacroCell: Name=\Sampler_1:rdata_edge\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 1 pterm
        (
              !Net_3580 * !\Sampler_1:rdata_q\ * !RDATA_WIRE_SYNCOUT
        );
        Output = \Sampler_1:rdata_edge\ (fanout=15)

    MacroCell: Name=\Sampler_1:rdata_q\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 1 pterm
        (
              !Net_3580 * !RDATA_WIRE_SYNCOUT
        );
        Output = \Sampler_1:rdata_q\ (fanout=1)

    MacroCell: Name=\Sampler_1:counter_5\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 4 pterms
        (
              !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_4\ * \Sampler_1:counter_3\ * 
              \Sampler_1:counter_2\ * \Sampler_1:counter_1\ * 
              \Sampler_1:counter_0\
            + \Sampler_1:index_edge\ * \Sampler_1:counter_5\
            + Net_3580 * \Sampler_1:counter_5\
            + \Sampler_1:rdata_edge\ * \Sampler_1:counter_5\
        );
        Output = \Sampler_1:counter_5\ (fanout=11)

    MacroCell: Name=\Sampler_1:counter_4\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 4 pterms
        (
              !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
            + \Sampler_1:index_edge\ * \Sampler_1:counter_4\
            + Net_3580 * \Sampler_1:counter_4\
            + \Sampler_1:rdata_edge\ * \Sampler_1:counter_4\
        );
        Output = \Sampler_1:counter_4\ (fanout=12)

    MacroCell: Name=\Sampler_1:counter_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 4 pterms
        (
              !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              !\Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
            + !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_3\ * !\Sampler_1:counter_2\
            + !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_3\ * !\Sampler_1:counter_1\
            + !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_3\ * !\Sampler_1:counter_0\
        );
        Output = \Sampler_1:counter_3\ (fanout=13)

    MacroCell: Name=\Sampler_1:counter_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 3 pterms
        (
              !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              !\Sampler_1:counter_2\ * \Sampler_1:counter_1\ * 
              \Sampler_1:counter_0\
            + !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_2\ * !\Sampler_1:counter_1\
            + !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_2\ * !\Sampler_1:counter_0\
        );
        Output = \Sampler_1:counter_2\ (fanout=14)

    MacroCell: Name=\Sampler_1:counter_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 2 pterms
        (
              !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              !\Sampler_1:counter_1\ * \Sampler_1:counter_0\
            + !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_1\ * !\Sampler_1:counter_0\
        );
        Output = \Sampler_1:counter_1\ (fanout=15)

    MacroCell: Name=\Sampler_1:counter_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 4 pterms
        (
              \Sampler_1:index_edge\ * !Net_3580
            + !Net_3580 * \Sampler_1:rdata_edge\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\
            + !Net_3580 * !\Sampler_1:counter_0\
        );
        Output = \Sampler_1:counter_0\ (fanout=15)

    MacroCell: Name=\Sampler_1:req_toggle\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 4 pterms
        (
              \Sampler_1:index_edge\ * !Net_3580
            + !Net_3580 * \Sampler_1:rdata_edge\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
            + Net_3580 * \Sampler_1:req_toggle\
        );
        Output = \Sampler_1:req_toggle\ (fanout=3)

    MacroCell: Name=\Sampler_1:req_toggle_q\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3580 * \Sampler_1:req_toggle\
        );
        Output = \Sampler_1:req_toggle_q\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SAMPLER_FIFO:dp\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            f0_load => Net_3343 ,
            f0_bus_stat_comb => Net_2727 ,
            p_in_7 => Net_3237_7 ,
            p_in_6 => Net_3237_6 ,
            p_in_5 => Net_3237_5 ,
            p_in_4 => Net_3237_4 ,
            p_in_3 => Net_3237_3 ,
            p_in_2 => Net_3237_2 ,
            p_in_1 => Net_3237_1 ,
            p_in_0 => Net_3237_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PulseGen_1:Datapath_1:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => Net_3047 ,
            cs_addr_0 => Net_2676 ,
            z0_comb => WDATA_WIRE );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000010000000100000000000000100000000100000001000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000111100000001000000000000"
            d0_init = "00001010"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\REPLAY_FIFO:dp\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_0 => \REPLAY_FIFO:readfromfifo\ ,
            f0_bus_stat_comb => Net_2961 ,
            f0_blk_stat_comb => Net_2958 ,
            p_out_7 => Net_3061_7 ,
            p_out_5 => Net_3061_5 ,
            p_out_4 => Net_3061_4 ,
            p_out_3 => Net_3061_3 ,
            p_out_2 => Net_3061_2 ,
            p_out_1 => Net_3061_1 ,
            p_out_0 => Net_3061_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\TRACK0_REG:sts:sts_reg\
        PORT MAP (
            status_0 => Net_3221 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DISKSTATUS_REG:sts:sts_reg\
        PORT MAP (
            status_1 => Net_746 ,
            status_0 => Net_749_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =WPT(0)_SYNC
        PORT MAP (
            in => Net_749 ,
            out => Net_749_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =TRK00(0)_SYNC
        PORT MAP (
            in => Net_183 ,
            out => Net_183_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_1515_local ,
            out => SAMPLE_CLOCK_WIRE );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =DSKCHG(0)_SYNC
        PORT MAP (
            in => Net_1631 ,
            out => Net_1631_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RDATA(0)_SYNC
        PORT MAP (
            in => RDATA_WIRE ,
            out => RDATA_WIRE_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =INDEX(0)_SYNC
        PORT MAP (
            in => Net_223 ,
            out => Net_223_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MOTOR_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_REG:control_7\ ,
            control_6 => \MOTOR_REG:control_6\ ,
            control_5 => \MOTOR_REG:control_5\ ,
            control_4 => \MOTOR_REG:control_4\ ,
            control_3 => \MOTOR_REG:control_3\ ,
            control_2 => \MOTOR_REG:control_2\ ,
            control_1 => \MOTOR_REG:control_1\ ,
            control_0 => Net_3201 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STEP_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \STEP_REG:control_7\ ,
            control_6 => \STEP_REG:control_6\ ,
            control_5 => \STEP_REG:control_5\ ,
            control_4 => \STEP_REG:control_4\ ,
            control_3 => \STEP_REG:control_3\ ,
            control_2 => \STEP_REG:control_2\ ,
            control_1 => Net_203 ,
            control_0 => Net_3602 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SIDE_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SIDE_REG:control_7\ ,
            control_6 => \SIDE_REG:control_6\ ,
            control_5 => \SIDE_REG:control_5\ ,
            control_4 => \SIDE_REG:control_4\ ,
            control_3 => \SIDE_REG:control_3\ ,
            control_2 => \SIDE_REG:control_2\ ,
            control_1 => \SIDE_REG:control_1\ ,
            control_0 => Net_293 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ERASE_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ERASE_REG:control_7\ ,
            control_6 => \ERASE_REG:control_6\ ,
            control_5 => \ERASE_REG:control_5\ ,
            control_4 => \ERASE_REG:control_4\ ,
            control_3 => \ERASE_REG:control_3\ ,
            control_2 => \ERASE_REG:control_2\ ,
            control_1 => \ERASE_REG:control_1\ ,
            control_0 => Net_2634 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DRIVESELECT_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DRIVESELECT_REG:control_7\ ,
            control_6 => \DRIVESELECT_REG:control_6\ ,
            control_5 => \DRIVESELECT_REG:control_5\ ,
            control_4 => \DRIVESELECT_REG:control_4\ ,
            control_3 => \DRIVESELECT_REG:control_3\ ,
            control_2 => \DRIVESELECT_REG:control_2\ ,
            control_1 => Net_3206 ,
            control_0 => Net_3286 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SEQUENCER_CONTROL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SEQUENCER_CONTROL:control_7\ ,
            control_6 => \SEQUENCER_CONTROL:control_6\ ,
            control_5 => \SEQUENCER_CONTROL:control_5\ ,
            control_4 => \SEQUENCER_CONTROL:control_4\ ,
            control_3 => \SEQUENCER_CONTROL:control_3\ ,
            control_2 => \SEQUENCER_CONTROL:control_2\ ,
            control_1 => \SEQUENCER_CONTROL:control_1\ ,
            control_0 => Net_3065 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DENSITY_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DENSITY_REG:control_7\ ,
            control_6 => \DENSITY_REG:control_6\ ,
            control_5 => \DENSITY_REG:control_5\ ,
            control_4 => \DENSITY_REG:control_4\ ,
            control_3 => \DENSITY_REG:control_3\ ,
            control_2 => \DENSITY_REG:control_2\ ,
            control_1 => \DENSITY_REG:control_1\ ,
            control_0 => Net_2705 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SAMPLER_CONTROL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SAMPLER_CONTROL:control_7\ ,
            control_6 => \SAMPLER_CONTROL:control_6\ ,
            control_5 => \SAMPLER_CONTROL:control_5\ ,
            control_4 => \SAMPLER_CONTROL:control_4\ ,
            control_3 => \SAMPLER_CONTROL:control_3\ ,
            control_2 => \SAMPLER_CONTROL:control_2\ ,
            control_1 => \SAMPLER_CONTROL:control_1\ ,
            control_0 => Net_3580 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\FAKE_INDEX_GENERATOR_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \FAKE_INDEX_GENERATOR_REG:control_7\ ,
            control_6 => \FAKE_INDEX_GENERATOR_REG:control_6\ ,
            control_5 => \FAKE_INDEX_GENERATOR_REG:control_5\ ,
            control_4 => \FAKE_INDEX_GENERATOR_REG:control_4\ ,
            control_3 => \FAKE_INDEX_GENERATOR_REG:control_3\ ,
            control_2 => \FAKE_INDEX_GENERATOR_REG:control_2\ ,
            control_1 => FAKE_INDEX_360 ,
            control_0 => FAKE_INDEX_300 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\INDEX_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \INDEX_REG:control_7\ ,
            control_6 => \INDEX_REG:control_6\ ,
            control_5 => \INDEX_REG:control_5\ ,
            control_4 => \INDEX_REG:control_4\ ,
            control_3 => \INDEX_REG:control_3\ ,
            control_2 => \INDEX_REG:control_2\ ,
            control_1 => Net_3536_1 ,
            control_0 => Net_3536_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\TK43_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \TK43_REG:control_7\ ,
            control_6 => \TK43_REG:control_6\ ,
            control_5 => \TK43_REG:control_5\ ,
            control_4 => \TK43_REG:control_4\ ,
            control_3 => \TK43_REG:control_3\ ,
            control_2 => \TK43_REG:control_2\ ,
            control_1 => \TK43_REG:control_1\ ,
            control_0 => Net_3600 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\USBFS:ep4\
        PORT MAP (
            dmareq => \USBFS:dma_request_3\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1567\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep3\
        PORT MAP (
            dmareq => \USBFS:dma_request_2\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_request_1\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep1\
        PORT MAP (
            dmareq => \USBFS:dma_request_0\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =SAMPLER_DMA
        PORT MAP (
            dmareq => Net_2727 ,
            termin => zero ,
            termout => Net_1608 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =SEQUENCER_DMA
        PORT MAP (
            dmareq => Net_2961 ,
            termin => zero ,
            termout => Net_1906 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_57 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =INDEX_IRQ
        PORT MAP (
            interrupt => INDEX_WIRE );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SAMPLER_DMA_FINISHED_IRQ
        PORT MAP (
            interrupt => Net_1608 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SEQUENCER_DMA_FINISHED_IRQ
        PORT MAP (
            interrupt => Net_1906 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\OUTPUT_VOLTAGE_ADC:IRQ\
        PORT MAP (
            interrupt => Net_3115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\INPUT_VOLTAGE_ADC:IRQ\
        PORT MAP (
            interrupt => Net_3134 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   14 :   18 :   32 : 43.75 %
IO                            :   22 :   26 :   48 : 45.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    6 :   18 :   24 : 25.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   57 :  135 :  192 : 29.69 %
  Unique P-terms              :  155 :  229 :  384 : 40.36 %
  Total P-terms               :  167 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    Status Registers          :    2 :      :      :        
    Sync Cells (x6)           :    2 :      :      :        
    Datapath Parallel In      :    1 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :   11 :      :      :        
    Datapath Parallel Out     :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 27s.171ms
Tech Mapping phase: Elapsed time ==> 27s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : DIR(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : DRVSA(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : DRVSB(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : DSKCHG(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : INDEX(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : INDEX300(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : INDEX360(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : MOTEA(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : MOTEB(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : RDATA(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : REDWC(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SIDE1(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : STEP(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : TK43(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : TRK00(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : WDATA(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : WGATE(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : WPT(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : \UART:tx(0)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \INPUT_VOLTAGE_ADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \INPUT_VOLTAGE_ADC:vRef_Vdda_1\
SAR[0]@[FFB(SAR,0)] : \OUTPUT_VOLTAGE_ADC:ADC_SAR\
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : DIR(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : DRVSA(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : DRVSB(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : DSKCHG(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : INDEX(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : INDEX300(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : INDEX360(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : MOTEA(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : MOTEB(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : RDATA(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : REDWC(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SIDE1(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : STEP(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : TK43(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : TRK00(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : WDATA(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : WGATE(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : WPT(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : \UART:tx(0)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
SAR[0]@[FFB(SAR,0)] : \INPUT_VOLTAGE_ADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \INPUT_VOLTAGE_ADC:vRef_Vdda_1\
SAR[1]@[FFB(SAR,1)] : \OUTPUT_VOLTAGE_ADC:ADC_SAR\
USB[0]@[FFB(USB,0)] : \USBFS:USB\

Analog Placement phase: Elapsed time ==> 0s.812ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_3224 {
    sar_1_vplus
    agr2_x_sar_1_vplus
    agr2
    agr2_x_p1_6
    p1_6
  }
  Net: Net_3131 {
    sar_0_vplus
    agl3_x_sar_0_vplus
    agl3
    agl3_x_agr3
    agr3
    agr3_x_p1_3
    p1_3
  }
  Net: \INPUT_VOLTAGE_ADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \INPUT_VOLTAGE_ADC:Net_209\ {
  }
  Net: \INPUT_VOLTAGE_ADC:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \OUTPUT_VOLTAGE_ADC:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \OUTPUT_VOLTAGE_ADC:Net_209\ {
  }
}
Map of item to net {
  sar_1_vplus                                      -> Net_3224
  agr2_x_sar_1_vplus                               -> Net_3224
  agr2                                             -> Net_3224
  agr2_x_p1_6                                      -> Net_3224
  p1_6                                             -> Net_3224
  sar_0_vplus                                      -> Net_3131
  agl3_x_sar_0_vplus                               -> Net_3131
  agl3                                             -> Net_3131
  agl3_x_agr3                                      -> Net_3131
  agr3                                             -> Net_3131
  agr3_x_p1_3                                      -> Net_3131
  p1_3                                             -> Net_3131
  sar_0_vrefhi                                     -> \INPUT_VOLTAGE_ADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \INPUT_VOLTAGE_ADC:Net_126\
  sar_0_vminus                                     -> \INPUT_VOLTAGE_ADC:Net_126\
  sar_1_vref                                       -> \INPUT_VOLTAGE_ADC:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \INPUT_VOLTAGE_ADC:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \INPUT_VOLTAGE_ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \INPUT_VOLTAGE_ADC:Net_235\
  common_sar_vref_vdda/2                           -> \INPUT_VOLTAGE_ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \INPUT_VOLTAGE_ADC:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \INPUT_VOLTAGE_ADC:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \INPUT_VOLTAGE_ADC:Net_235\
  sar_0_vref                                       -> \INPUT_VOLTAGE_ADC:Net_235\
  sar_1_vrefhi                                     -> \OUTPUT_VOLTAGE_ADC:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \OUTPUT_VOLTAGE_ADC:Net_126\
  sar_1_vminus                                     -> \OUTPUT_VOLTAGE_ADC:Net_126\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.453ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   27 :   21 :   48 :  56.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.96
                   Pterms :            6.11
               Macrocells :            2.11
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :      12.93 :       4.07
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_746, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1631_SYNCOUT
        );
        Output = Net_746 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3287, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3286 * Net_3206
        );
        Output = Net_3287 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3288, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3286 * !Net_3206
        );
        Output = Net_3288 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\DISKSTATUS_REG:sts:sts_reg\
    PORT MAP (
        status_1 => Net_746 ,
        status_0 => Net_749_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\TK43_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \TK43_REG:control_7\ ,
        control_6 => \TK43_REG:control_6\ ,
        control_5 => \TK43_REG:control_5\ ,
        control_4 => \TK43_REG:control_4\ ,
        control_3 => \TK43_REG:control_3\ ,
        control_2 => \TK43_REG:control_2\ ,
        control_1 => \TK43_REG:control_1\ ,
        control_0 => Net_3600 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_3270, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3201 * !Net_3286 * Net_3206
        );
        Output = Net_3270 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_186, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_203
        );
        Output = Net_186 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_294, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_293
        );
        Output = Net_294 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3221, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_183_SYNCOUT
        );
        Output = Net_3221 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_185, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3602
        );
        Output = Net_185 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=ERASE_WIRE, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2634
        );
        Output = ERASE_WIRE (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3289, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3201 * Net_3286 * !Net_3206
        );
        Output = Net_3289 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\DRIVESELECT_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DRIVESELECT_REG:control_7\ ,
        control_6 => \DRIVESELECT_REG:control_6\ ,
        control_5 => \DRIVESELECT_REG:control_5\ ,
        control_4 => \DRIVESELECT_REG:control_4\ ,
        control_3 => \DRIVESELECT_REG:control_3\ ,
        control_2 => \DRIVESELECT_REG:control_2\ ,
        control_1 => Net_3206 ,
        control_0 => Net_3286 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =INDEX(0)_SYNC
    PORT MAP (
        in => Net_223 ,
        out => Net_223_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =DSKCHG(0)_SYNC
    PORT MAP (
        in => Net_1631 ,
        out => Net_1631_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =TRK00(0)_SYNC
    PORT MAP (
        in => Net_183 ,
        out => Net_183_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =WPT(0)_SYNC
    PORT MAP (
        in => Net_749 ,
        out => Net_749_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Sequencer_1:countdown_5_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_3065
            + !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_5
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_5\
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_4\ * 
              !\Sequencer_1:countdown_3\ * !\Sequencer_1:countdown_2\ * 
              !\Sequencer_1:countdown_1\ * !\Sequencer_1:countdown_0\ * 
              \Sequencer_1:sampleclocked\
            + !\Sequencer_1:countdown_5\ * !\Sequencer_1:dataclocked\
        );
        Output = \Sequencer_1:countdown_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3047, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3065 * \Sequencer_1:state\ * !\Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_4\ * !\Sequencer_1:countdown_3\ * 
              !\Sequencer_1:countdown_2\ * !\Sequencer_1:countdown_1\ * 
              !\Sequencer_1:countdown_0\ * \Sequencer_1:pulsepending\
        );
        Output = Net_3047 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Sequencer_1:countdown_4\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_5 * !Net_3061_4 * !Net_3061_3 * !Net_3061_2 * 
              !Net_3061_1 * !Net_3061_0
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_4 * Net_3061_3
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_4 * Net_3061_2
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_4 * Net_3061_1
            + \Sequencer_1:countdown_4_split\
        );
        Output = \Sequencer_1:countdown_4\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Sequencer_1:countdown_5\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_4 * 
              !Net_3061_3 * !Net_3061_2 * !Net_3061_1 * !Net_3061_0
            + \Sequencer_1:countdown_5_split\
        );
        Output = \Sequencer_1:countdown_5\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2676, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !WDATA_WIRE
        );
        Output = Net_2676 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PulseGen_1:Datapath_1:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => Net_3047 ,
        cs_addr_0 => Net_2676 ,
        z0_comb => WDATA_WIRE );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000010000000100000000000000100000000100000001000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000111100000001000000000000"
        d0_init = "00001010"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ERASE_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ERASE_REG:control_7\ ,
        control_6 => \ERASE_REG:control_6\ ,
        control_5 => \ERASE_REG:control_5\ ,
        control_4 => \ERASE_REG:control_4\ ,
        control_3 => \ERASE_REG:control_3\ ,
        control_2 => \ERASE_REG:control_2\ ,
        control_1 => \ERASE_REG:control_1\ ,
        control_0 => Net_2634 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\REPLAY_FIFO:readfromfifo\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\REPLAY_FIFO:state_1\ * \REPLAY_FIFO:state_0\
        );
        Output = \REPLAY_FIFO:readfromfifo\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\REPLAY_FIFO:state_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * !\REPLAY_FIFO:state_1\ * 
              !\REPLAY_FIFO:state_0\ * !Net_2958
            + \REPLAY_FIFO:state_1\ * \REPLAY_FIFO:state_0\
        );
        Output = \REPLAY_FIFO:state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Sequencer_1:pulsepending\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_7
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:pulsepending\
            + !Net_3065 * \Sequencer_1:pulsepending\ * 
              !\Sequencer_1:dataclocked\
        );
        Output = \Sequencer_1:pulsepending\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Sequencer_1:dataclocked\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Sequencer_1:olddataclock\ * \REPLAY_FIFO:state_1\ * 
              !\REPLAY_FIFO:state_0\
        );
        Output = \Sequencer_1:dataclocked\ (fanout=14)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Sequencer_1:olddataclock\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \REPLAY_FIFO:state_1\ * !\REPLAY_FIFO:state_0\
        );
        Output = \Sequencer_1:olddataclock\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\REPLAY_FIFO:state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * \REPLAY_FIFO:state_1\
            + \REPLAY_FIFO:state_0\
        );
        Output = \REPLAY_FIFO:state_1\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\REPLAY_FIFO:dp\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_0 => \REPLAY_FIFO:readfromfifo\ ,
        f0_bus_stat_comb => Net_2961 ,
        f0_blk_stat_comb => Net_2958 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Sequencer_1:countdown_1_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Sequencer_1:state\ * !\Sequencer_1:countdown_1\ * 
              !\Sequencer_1:dataclocked\
            + !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_5 * 
              !Net_3061_4 * !Net_3061_3 * !Net_3061_2 * !Net_3061_1
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_4\ * !\Sequencer_1:countdown_3\ * 
              !\Sequencer_1:countdown_2\ * !\Sequencer_1:countdown_1\
        );
        Output = \Sequencer_1:countdown_1_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Sequencer_1:sampleclocked\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:sampleclocked\
            + !Net_3065 * !\Sequencer_1:sampleclocked\ * 
              !\Sequencer_1:oldsampleclock\ * SAMPLE_CLOCK_WIRE
        );
        Output = \Sequencer_1:sampleclocked\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Sequencer_1:countdown_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * !\Sequencer_1:dataclocked\ * 
              !\Sequencer_1:countdown_1_split\
            + !Net_3065 * !\Sequencer_1:state\ * !Net_3061_1 * !Net_3061_0 * 
              !\Sequencer_1:countdown_1_split\
            + !Net_3065 * !\Sequencer_1:state\ * Net_3061_1 * Net_3061_0 * 
              !\Sequencer_1:countdown_1_split\
            + !Net_3065 * \Sequencer_1:state\ * !\Sequencer_1:countdown_1\ * 
              !\Sequencer_1:countdown_0\ * \Sequencer_1:sampleclocked\ * 
              !\Sequencer_1:countdown_1_split\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_1\ * 
              \Sequencer_1:countdown_0\ * !\Sequencer_1:countdown_1_split\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_1\ * 
              !\Sequencer_1:sampleclocked\ * !\Sequencer_1:countdown_1_split\
        );
        Output = \Sequencer_1:countdown_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\TRACK0_REG:sts:sts_reg\
    PORT MAP (
        status_0 => Net_3221 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\STEP_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \STEP_REG:control_7\ ,
        control_6 => \STEP_REG:control_6\ ,
        control_5 => \STEP_REG:control_5\ ,
        control_4 => \STEP_REG:control_4\ ,
        control_3 => \STEP_REG:control_3\ ,
        control_2 => \STEP_REG:control_2\ ,
        control_1 => Net_203 ,
        control_0 => Net_3602 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3103, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3065 * !\Sequencer_1:state\
        );
        Output = Net_3103 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Sequencer_1:countdown_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_3065
            + !\Sequencer_1:state\ * !\Sequencer_1:countdown_2\ * 
              !\Sequencer_1:dataclocked\
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_4\ * !\Sequencer_1:countdown_3\ * 
              !\Sequencer_1:countdown_2\
            + \Sequencer_1:countdown_2_split\
        );
        Output = \Sequencer_1:countdown_2\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3343, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3580 * !\Sampler_1:req_toggle\ * \Sampler_1:req_toggle_q\
            + !Net_3580 * \Sampler_1:req_toggle\ * !\Sampler_1:req_toggle_q\
        );
        Output = Net_3343 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Sampler_1:req_toggle_q\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3580 * \Sampler_1:req_toggle\
        );
        Output = \Sampler_1:req_toggle_q\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Sequencer_1:oldsampleclock\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3065 * SAMPLE_CLOCK_WIRE
        );
        Output = \Sequencer_1:oldsampleclock\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\SIDE_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SIDE_REG:control_7\ ,
        control_6 => \SIDE_REG:control_6\ ,
        control_5 => \SIDE_REG:control_5\ ,
        control_4 => \SIDE_REG:control_4\ ,
        control_3 => \SIDE_REG:control_3\ ,
        control_2 => \SIDE_REG:control_2\ ,
        control_1 => \SIDE_REG:control_1\ ,
        control_0 => Net_293 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_1515_local ,
        out => SAMPLE_CLOCK_WIRE );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_3237_4, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 5 pterms
        (
              Net_3237_4 * !\Sampler_1:index_edge\ * !\Sampler_1:rdata_edge\
            + Net_3237_4 * Net_3580
            + \Sampler_1:index_edge\ * !Net_3580 * \Sampler_1:counter_4\
            + !Net_3580 * \Sampler_1:rdata_edge\ * \Sampler_1:counter_4\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_4 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Sampler_1:counter_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 2 pterms
        (
              !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              !\Sampler_1:counter_1\ * \Sampler_1:counter_0\
            + !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_1\ * !\Sampler_1:counter_0\
        );
        Output = \Sampler_1:counter_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Sampler_1:req_toggle\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 4 pterms
        (
              \Sampler_1:index_edge\ * !Net_3580
            + !Net_3580 * \Sampler_1:rdata_edge\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
            + Net_3580 * \Sampler_1:req_toggle\
        );
        Output = \Sampler_1:req_toggle\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3237_1, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 5 pterms
        (
              Net_3237_1 * !\Sampler_1:index_edge\ * !\Sampler_1:rdata_edge\
            + Net_3237_1 * Net_3580
            + \Sampler_1:index_edge\ * !Net_3580 * \Sampler_1:counter_1\
            + !Net_3580 * \Sampler_1:rdata_edge\ * \Sampler_1:counter_1\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_1 (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\SAMPLER_CONTROL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SAMPLER_CONTROL:control_7\ ,
        control_6 => \SAMPLER_CONTROL:control_6\ ,
        control_5 => \SAMPLER_CONTROL:control_5\ ,
        control_4 => \SAMPLER_CONTROL:control_4\ ,
        control_3 => \SAMPLER_CONTROL:control_3\ ,
        control_2 => \SAMPLER_CONTROL:control_2\ ,
        control_1 => \SAMPLER_CONTROL:control_1\ ,
        control_0 => Net_3580 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3237_7, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 3 pterms
        (
              !Net_3237_7 * !Net_3580 * \Sampler_1:rdata_edge\
            + Net_3237_7 * \Sampler_1:index_edge\ * !Net_3580 * 
              !\Sampler_1:rdata_edge\
            + Net_3237_7 * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3237_3, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 5 pterms
        (
              Net_3237_3 * !\Sampler_1:index_edge\ * !\Sampler_1:rdata_edge\
            + Net_3237_3 * Net_3580
            + \Sampler_1:index_edge\ * !Net_3580 * \Sampler_1:counter_3\
            + !Net_3580 * \Sampler_1:rdata_edge\ * \Sampler_1:counter_3\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_3 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3237_2, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 5 pterms
        (
              Net_3237_2 * !\Sampler_1:index_edge\ * !\Sampler_1:rdata_edge\
            + Net_3237_2 * Net_3580
            + \Sampler_1:index_edge\ * !Net_3580 * \Sampler_1:counter_2\
            + !Net_3580 * \Sampler_1:rdata_edge\ * \Sampler_1:counter_2\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3237_6, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 3 pterms
        (
              !Net_3237_6 * \Sampler_1:index_edge\ * !Net_3580
            + Net_3237_6 * !\Sampler_1:index_edge\ * !Net_3580 * 
              \Sampler_1:rdata_edge\
            + Net_3237_6 * !\Sampler_1:index_edge\ * !Net_3580 * 
              \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_6 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SAMPLER_FIFO:dp\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        f0_load => Net_3343 ,
        f0_bus_stat_comb => Net_2727 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Sequencer_1:countdown_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_5 * !Net_3061_3 * !Net_3061_2 * !Net_3061_1 * 
              !Net_3061_0
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_4 * !Net_3061_3 * !Net_3061_2 * !Net_3061_1 * 
              !Net_3061_0
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_3 * Net_3061_2
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_3 * Net_3061_1
            + \Sequencer_1:countdown_3_split\
        );
        Output = \Sequencer_1:countdown_3\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Sequencer_1:countdown_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_5 * 
              !Net_3061_4 * !Net_3061_3 * !Net_3061_2 * !Net_3061_1
            + \Sequencer_1:countdown_0_split\
        );
        Output = \Sequencer_1:countdown_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Sequencer_1:countdown_4_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              !\Sequencer_1:dataclocked\
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_4 * Net_3061_0
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_4\ * !\Sequencer_1:countdown_3\ * 
              !\Sequencer_1:countdown_2\ * !\Sequencer_1:countdown_1\ * 
              !\Sequencer_1:countdown_0\ * \Sequencer_1:sampleclocked\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              \Sequencer_1:countdown_3\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              \Sequencer_1:countdown_2\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              \Sequencer_1:countdown_1\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              \Sequencer_1:countdown_0\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              !\Sequencer_1:sampleclocked\
        );
        Output = \Sequencer_1:countdown_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\SEQUENCER_CONTROL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SEQUENCER_CONTROL:control_7\ ,
        control_6 => \SEQUENCER_CONTROL:control_6\ ,
        control_5 => \SEQUENCER_CONTROL:control_5\ ,
        control_4 => \SEQUENCER_CONTROL:control_4\ ,
        control_3 => \SEQUENCER_CONTROL:control_3\ ,
        control_2 => \SEQUENCER_CONTROL:control_2\ ,
        control_1 => \SEQUENCER_CONTROL:control_1\ ,
        control_0 => Net_3065 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Sequencer_1:countdown_3_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:countdown_3\ * 
              !\Sequencer_1:dataclocked\
            + !Net_3065 * !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * 
              Net_3061_3 * Net_3061_0
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_3\ * !\Sequencer_1:countdown_2\ * 
              !\Sequencer_1:countdown_1\ * !\Sequencer_1:countdown_0\ * 
              \Sequencer_1:sampleclocked\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_4\ * 
              !\Sequencer_1:countdown_3\ * !\Sequencer_1:countdown_2\ * 
              !\Sequencer_1:countdown_1\ * !\Sequencer_1:countdown_0\ * 
              \Sequencer_1:sampleclocked\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_3\ * 
              \Sequencer_1:countdown_2\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_3\ * 
              \Sequencer_1:countdown_1\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_3\ * 
              \Sequencer_1:countdown_0\
            + !Net_3065 * \Sequencer_1:state\ * \Sequencer_1:countdown_3\ * 
              !\Sequencer_1:sampleclocked\
        );
        Output = \Sequencer_1:countdown_3_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Sequencer_1:countdown_0_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              Net_3065
            + !\Sequencer_1:state\ * !\Sequencer_1:countdown_0\ * 
              !\Sequencer_1:dataclocked\
            + !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * Net_3061_0
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_4\ * !\Sequencer_1:countdown_3\ * 
              !\Sequencer_1:countdown_2\ * !\Sequencer_1:countdown_1\ * 
              !\Sequencer_1:countdown_0\
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_0\ * 
              !\Sequencer_1:sampleclocked\
            + \Sequencer_1:state\ * \Sequencer_1:countdown_0\ * 
              \Sequencer_1:sampleclocked\
        );
        Output = \Sequencer_1:countdown_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Sequencer_1:state\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              Net_3065
            + !\Sequencer_1:state\ * !\Sequencer_1:dataclocked\
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_5\ * 
              !\Sequencer_1:countdown_4\ * !\Sequencer_1:countdown_3\ * 
              !\Sequencer_1:countdown_2\ * !\Sequencer_1:countdown_1\ * 
              !\Sequencer_1:countdown_0\ * \Sequencer_1:sampleclocked\
        );
        Output = \Sequencer_1:state\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\MOTOR_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_REG:control_7\ ,
        control_6 => \MOTOR_REG:control_6\ ,
        control_5 => \MOTOR_REG:control_5\ ,
        control_4 => \MOTOR_REG:control_4\ ,
        control_3 => \MOTOR_REG:control_3\ ,
        control_2 => \MOTOR_REG:control_2\ ,
        control_1 => \MOTOR_REG:control_1\ ,
        control_0 => Net_3201 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Sequencer_1:countdown_2_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_5 * 
              !Net_3061_4 * !Net_3061_3 * !Net_3061_2
            + !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_2 * 
              Net_3061_1
            + !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * !Net_3061_2 * 
              Net_3061_0
            + !\Sequencer_1:state\ * \Sequencer_1:dataclocked\ * Net_3061_2 * 
              !Net_3061_1 * !Net_3061_0
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_2\ * 
              \Sequencer_1:countdown_1\
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_2\ * 
              \Sequencer_1:countdown_0\
            + \Sequencer_1:state\ * !\Sequencer_1:countdown_2\ * 
              !\Sequencer_1:sampleclocked\
            + \Sequencer_1:state\ * \Sequencer_1:countdown_2\ * 
              !\Sequencer_1:countdown_1\ * !\Sequencer_1:countdown_0\ * 
              \Sequencer_1:sampleclocked\
        );
        Output = \Sequencer_1:countdown_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=INDEX_WIRE, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              FAKE_INDEX_300 * !Net_3536_1 * Net_3536_0
            + FAKE_INDEX_360 * Net_3536_1 * !Net_3536_0
            + !Net_3536_1 * !Net_3536_0 * !Net_223_SYNCOUT
        );
        Output = INDEX_WIRE (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\FAKE_INDEX_GENERATOR_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \FAKE_INDEX_GENERATOR_REG:control_7\ ,
        control_6 => \FAKE_INDEX_GENERATOR_REG:control_6\ ,
        control_5 => \FAKE_INDEX_GENERATOR_REG:control_5\ ,
        control_4 => \FAKE_INDEX_GENERATOR_REG:control_4\ ,
        control_3 => \FAKE_INDEX_GENERATOR_REG:control_3\ ,
        control_2 => \FAKE_INDEX_GENERATOR_REG:control_2\ ,
        control_1 => FAKE_INDEX_360 ,
        control_0 => FAKE_INDEX_300 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Sampler_1:index_edge\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 3 pterms
        (
              !Net_3580 * !\Sampler_1:index_q\ * FAKE_INDEX_300 * !Net_3536_1 * 
              Net_3536_0
            + !Net_3580 * !\Sampler_1:index_q\ * FAKE_INDEX_360 * Net_3536_1 * 
              !Net_3536_0
            + !Net_3580 * !\Sampler_1:index_q\ * !Net_3536_1 * !Net_3536_0 * 
              !Net_223_SYNCOUT
        );
        Output = \Sampler_1:index_edge\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Sampler_1:index_q\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 3 pterms
        (
              !Net_3580 * FAKE_INDEX_300 * !Net_3536_1 * Net_3536_0
            + !Net_3580 * FAKE_INDEX_360 * Net_3536_1 * !Net_3536_0
            + !Net_3580 * !Net_3536_1 * !Net_3536_0 * !Net_223_SYNCOUT
        );
        Output = \Sampler_1:index_q\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_536, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2705
        );
        Output = Net_536 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_3237_0, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 5 pterms
        (
              Net_3237_0 * !\Sampler_1:index_edge\ * !\Sampler_1:rdata_edge\
            + Net_3237_0 * Net_3580
            + \Sampler_1:index_edge\ * !Net_3580 * \Sampler_1:counter_0\
            + !Net_3580 * \Sampler_1:rdata_edge\ * \Sampler_1:counter_0\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Sampler_1:rdata_q\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 1 pterm
        (
              !Net_3580 * !RDATA_WIRE_SYNCOUT
        );
        Output = \Sampler_1:rdata_q\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Sampler_1:rdata_edge\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 1 pterm
        (
              !Net_3580 * !\Sampler_1:rdata_q\ * !RDATA_WIRE_SYNCOUT
        );
        Output = \Sampler_1:rdata_edge\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\INDEX_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \INDEX_REG:control_7\ ,
        control_6 => \INDEX_REG:control_6\ ,
        control_5 => \INDEX_REG:control_5\ ,
        control_4 => \INDEX_REG:control_4\ ,
        control_3 => \INDEX_REG:control_3\ ,
        control_2 => \INDEX_REG:control_2\ ,
        control_1 => Net_3536_1 ,
        control_0 => Net_3536_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =RDATA(0)_SYNC
    PORT MAP (
        in => RDATA_WIRE ,
        out => RDATA_WIRE_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Sampler_1:counter_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 4 pterms
        (
              !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              !\Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
            + !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_3\ * !\Sampler_1:counter_2\
            + !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_3\ * !\Sampler_1:counter_1\
            + !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_3\ * !\Sampler_1:counter_0\
        );
        Output = \Sampler_1:counter_3\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Sampler_1:counter_4\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 4 pterms
        (
              !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
            + \Sampler_1:index_edge\ * \Sampler_1:counter_4\
            + Net_3580 * \Sampler_1:counter_4\
            + \Sampler_1:rdata_edge\ * \Sampler_1:counter_4\
        );
        Output = \Sampler_1:counter_4\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Sampler_1:counter_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 4 pterms
        (
              \Sampler_1:index_edge\ * !Net_3580
            + !Net_3580 * \Sampler_1:rdata_edge\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\
            + !Net_3580 * !\Sampler_1:counter_0\
        );
        Output = \Sampler_1:counter_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Sampler_1:counter_5\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 4 pterms
        (
              !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_4\ * \Sampler_1:counter_3\ * 
              \Sampler_1:counter_2\ * \Sampler_1:counter_1\ * 
              \Sampler_1:counter_0\
            + \Sampler_1:index_edge\ * \Sampler_1:counter_5\
            + Net_3580 * \Sampler_1:counter_5\
            + \Sampler_1:rdata_edge\ * \Sampler_1:counter_5\
        );
        Output = \Sampler_1:counter_5\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\DENSITY_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DENSITY_REG:control_7\ ,
        control_6 => \DENSITY_REG:control_6\ ,
        control_5 => \DENSITY_REG:control_5\ ,
        control_4 => \DENSITY_REG:control_4\ ,
        control_3 => \DENSITY_REG:control_3\ ,
        control_2 => \DENSITY_REG:control_2\ ,
        control_1 => \DENSITY_REG:control_1\ ,
        control_0 => Net_2705 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Sampler_1:counter_2\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 3 pterms
        (
              !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              !\Sampler_1:counter_2\ * \Sampler_1:counter_1\ * 
              \Sampler_1:counter_0\
            + !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_2\ * !\Sampler_1:counter_1\
            + !\Sampler_1:index_edge\ * !Net_3580 * !\Sampler_1:rdata_edge\ * 
              \Sampler_1:counter_2\ * !\Sampler_1:counter_0\
        );
        Output = \Sampler_1:counter_2\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3237_5, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SAMPLE_CLOCK_WIRE)
        Main Equation            : 5 pterms
        (
              Net_3237_5 * !\Sampler_1:index_edge\ * !\Sampler_1:rdata_edge\
            + Net_3237_5 * Net_3580
            + \Sampler_1:index_edge\ * !Net_3580 * \Sampler_1:counter_5\
            + !Net_3580 * \Sampler_1:rdata_edge\ * \Sampler_1:counter_5\
            + !Net_3580 * \Sampler_1:counter_5\ * \Sampler_1:counter_4\ * 
              \Sampler_1:counter_3\ * \Sampler_1:counter_2\ * 
              \Sampler_1:counter_1\ * \Sampler_1:counter_0\
        );
        Output = Net_3237_5 (fanout=2)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =INDEX_IRQ
        PORT MAP (
            interrupt => INDEX_WIRE );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =SAMPLER_DMA_FINISHED_IRQ
        PORT MAP (
            interrupt => Net_1608 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =SEQUENCER_DMA_FINISHED_IRQ
        PORT MAP (
            interrupt => Net_1906 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\INPUT_VOLTAGE_ADC:IRQ\
        PORT MAP (
            interrupt => Net_3134 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\OUTPUT_VOLTAGE_ADC:IRQ\
        PORT MAP (
            interrupt => Net_3115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_57 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\USBFS:ep1\
        PORT MAP (
            dmareq => \USBFS:dma_request_0\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_request_1\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\USBFS:ep3\
        PORT MAP (
            dmareq => \USBFS:dma_request_2\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\USBFS:ep4\
        PORT MAP (
            dmareq => \USBFS:dma_request_3\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1567\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =SAMPLER_DMA
        PORT MAP (
            dmareq => Net_2727 ,
            termin => zero ,
            termout => Net_1608 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =SEQUENCER_DMA
        PORT MAP (
            dmareq => Net_2961 ,
            termin => zero ,
            termout => Net_1906 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = STEP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => STEP(0)__PA ,
        pin_input => Net_186 ,
        pad => STEP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = WDATA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => WDATA(0)__PA ,
        pin_input => WDATA_WIRE ,
        pad => WDATA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = WGATE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => WGATE(0)__PA ,
        pin_input => ERASE_WIRE ,
        pad => WGATE(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TRK00(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ANALOG, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TRK00(0)__PA ,
        fb => Net_183 ,
        analog_term => Net_3131 ,
        pad => TRK00(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = WPT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => WPT(0)__PA ,
        fb => Net_749 ,
        pad => WPT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RDATA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RDATA(0)__PA ,
        fb => RDATA_WIRE ,
        pad => RDATA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SIDE1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ANALOG, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SIDE1(0)__PA ,
        pin_input => Net_294 ,
        analog_term => Net_3224 ,
        pad => SIDE1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DSKCHG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DSKCHG(0)__PA ,
        fb => Net_1631 ,
        pad => DSKCHG(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_3103 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = REDWC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => REDWC(0)__PA ,
        pin_input => Net_536 ,
        pad => REDWC(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = INDEX300(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INDEX300(0)__PA ,
        pin_input => FAKE_INDEX_300 ,
        pad => INDEX300(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = INDEX360(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INDEX360(0)__PA ,
        pin_input => FAKE_INDEX_360 ,
        pad => INDEX360(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TK43(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TK43(0)__PA ,
        pin_input => Net_3600 ,
        pad => TK43(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = DIR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DIR(0)__PA ,
        pin_input => Net_185 ,
        pad => DIR(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOTEB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTEB(0)__PA ,
        pin_input => Net_3289 ,
        pad => MOTEB(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DRVSA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DRVSA(0)__PA ,
        pin_input => Net_3287 ,
        pad => DRVSA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DRVSB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DRVSB(0)__PA ,
        pin_input => Net_3288 ,
        pad => DRVSB(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOTEA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTEA(0)__PA ,
        pin_input => Net_3270 ,
        pad => MOTEA(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = INDEX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => INDEX(0)__PA ,
        fb => Net_223 ,
        pad => INDEX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => tmpOE__REDWC_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__REDWC_net_0 ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1515 ,
            dclk_0 => Net_1515_local ,
            aclk_glb_0 => \OUTPUT_VOLTAGE_ADC:Net_385\ ,
            aclk_0 => \OUTPUT_VOLTAGE_ADC:Net_385_local\ ,
            clk_a_dig_glb_0 => \OUTPUT_VOLTAGE_ADC:Net_381\ ,
            clk_a_dig_0 => \OUTPUT_VOLTAGE_ADC:Net_381_local\ ,
            aclk_glb_1 => \INPUT_VOLTAGE_ADC:Net_385\ ,
            aclk_1 => \INPUT_VOLTAGE_ADC:Net_385_local\ ,
            clk_a_dig_glb_1 => \INPUT_VOLTAGE_ADC:Net_381\ ,
            clk_a_dig_1 => \INPUT_VOLTAGE_ADC:Net_381_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_57 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\INPUT_VOLTAGE_ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \INPUT_VOLTAGE_ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\INPUT_VOLTAGE_ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_3131 ,
            vminus => \INPUT_VOLTAGE_ADC:Net_126\ ,
            ext_pin => \INPUT_VOLTAGE_ADC:Net_209\ ,
            vrefhi_out => \INPUT_VOLTAGE_ADC:Net_126\ ,
            vref => \INPUT_VOLTAGE_ADC:Net_235\ ,
            clock => \INPUT_VOLTAGE_ADC:Net_385\ ,
            pump_clock => \INPUT_VOLTAGE_ADC:Net_385\ ,
            irq => \INPUT_VOLTAGE_ADC:Net_252\ ,
            next => Net_3137 ,
            data_out_udb_11 => \INPUT_VOLTAGE_ADC:Net_207_11\ ,
            data_out_udb_10 => \INPUT_VOLTAGE_ADC:Net_207_10\ ,
            data_out_udb_9 => \INPUT_VOLTAGE_ADC:Net_207_9\ ,
            data_out_udb_8 => \INPUT_VOLTAGE_ADC:Net_207_8\ ,
            data_out_udb_7 => \INPUT_VOLTAGE_ADC:Net_207_7\ ,
            data_out_udb_6 => \INPUT_VOLTAGE_ADC:Net_207_6\ ,
            data_out_udb_5 => \INPUT_VOLTAGE_ADC:Net_207_5\ ,
            data_out_udb_4 => \INPUT_VOLTAGE_ADC:Net_207_4\ ,
            data_out_udb_3 => \INPUT_VOLTAGE_ADC:Net_207_3\ ,
            data_out_udb_2 => \INPUT_VOLTAGE_ADC:Net_207_2\ ,
            data_out_udb_1 => \INPUT_VOLTAGE_ADC:Net_207_1\ ,
            data_out_udb_0 => \INPUT_VOLTAGE_ADC:Net_207_0\ ,
            eof_udb => Net_3134 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\OUTPUT_VOLTAGE_ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_3224 ,
            vminus => \OUTPUT_VOLTAGE_ADC:Net_126\ ,
            ext_pin => \OUTPUT_VOLTAGE_ADC:Net_209\ ,
            vrefhi_out => \OUTPUT_VOLTAGE_ADC:Net_126\ ,
            vref => \INPUT_VOLTAGE_ADC:Net_235\ ,
            clock => \OUTPUT_VOLTAGE_ADC:Net_385\ ,
            pump_clock => \OUTPUT_VOLTAGE_ADC:Net_385\ ,
            irq => \OUTPUT_VOLTAGE_ADC:Net_252\ ,
            next => Net_3118 ,
            data_out_udb_11 => \OUTPUT_VOLTAGE_ADC:Net_207_11\ ,
            data_out_udb_10 => \OUTPUT_VOLTAGE_ADC:Net_207_10\ ,
            data_out_udb_9 => \OUTPUT_VOLTAGE_ADC:Net_207_9\ ,
            data_out_udb_8 => \OUTPUT_VOLTAGE_ADC:Net_207_8\ ,
            data_out_udb_7 => \OUTPUT_VOLTAGE_ADC:Net_207_7\ ,
            data_out_udb_6 => \OUTPUT_VOLTAGE_ADC:Net_207_6\ ,
            data_out_udb_5 => \OUTPUT_VOLTAGE_ADC:Net_207_5\ ,
            data_out_udb_4 => \OUTPUT_VOLTAGE_ADC:Net_207_4\ ,
            data_out_udb_3 => \OUTPUT_VOLTAGE_ADC:Net_207_3\ ,
            data_out_udb_2 => \OUTPUT_VOLTAGE_ADC:Net_207_2\ ,
            data_out_udb_1 => \OUTPUT_VOLTAGE_ADC:Net_207_1\ ,
            data_out_udb_0 => \OUTPUT_VOLTAGE_ADC:Net_207_0\ ,
            eof_udb => Net_3115 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+------------------------------
   1 |   0 |     * |      NONE |    OPEN_DRAIN_LO |       STEP(0) | In(Net_186)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |      WDATA(0) | In(WDATA_WIRE)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |      WGATE(0) | In(ERASE_WIRE)
     |   3 |     * |      NONE |      RES_PULL_UP |      TRK00(0) | FB(Net_183), Analog(Net_3131)
     |   4 |     * |      NONE |      RES_PULL_UP |        WPT(0) | FB(Net_749)
     |   5 |     * |      NONE |      RES_PULL_UP |      RDATA(0) | FB(RDATA_WIRE)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |      SIDE1(0) | In(Net_294), Analog(Net_3224)
     |   7 |     * |      NONE |      RES_PULL_UP |     DSKCHG(0) | FB(Net_1631)
-----+-----+-------+-----------+------------------+---------------+------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |        LED(0) | In(Net_3103)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |      REDWC(0) | In(Net_536)
-----+-----+-------+-----------+------------------+---------------+------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |   INDEX300(0) | In(FAKE_INDEX_300)
     |   1 |     * |      NONE |         CMOS_OUT |   INDEX360(0) | In(FAKE_INDEX_360)
     |   2 |     * |      NONE |         CMOS_OUT |       TK43(0) | In(Net_3600)
-----+-----+-------+-----------+------------------+---------------+------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |        DIR(0) | In(Net_185)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |      MOTEB(0) | In(Net_3289)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |      DRVSA(0) | In(Net_3287)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |      DRVSB(0) | In(Net_3288)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |      MOTEA(0) | In(Net_3270)
     |   5 |     * |      NONE |      RES_PULL_UP |      INDEX(0) | FB(Net_223)
     |   7 |     * |      NONE |         CMOS_OUT |  \UART:tx(0)\ | 
-----+-----+-------+-----------+------------------+---------------+------------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 19s.140ms
Digital Placement phase: Elapsed time ==> 23s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "FluxEngine_r.vh2" --pcf-path "FluxEngine.pco" --des-name "FluxEngine" --dsf-path "FluxEngine.dsf" --sdc-path "FluxEngine.sdc" --lib-path "FluxEngine_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: FluxEngine_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=\\sauron\wormley\shared\git\local\fluxengine\FluxEngine.cydsn\FluxEngine_timing.html)
Timing report is in FluxEngine_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.843ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.515ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 60s.718ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 60s.734ms
API generation phase: Elapsed time ==> 10s.969ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.015ms
