This verilog code is for 7-segment implementation in FPGA.

You can use this code as skeleton code.
But you can't just run this code and see what you want because each fpga has a different port, so you have to set it up yourself.
