{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487315821156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487315821156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 12:47:01 2017 " "Processing started: Fri Feb 17 12:47:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487315821156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487315821156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p5 -c p5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p5 -c p5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487315821156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1487315821366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1487315821366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487315832056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487315832056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487315832066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487315832066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.v 1 1 " "Found 1 design units, including 1 entities, in source file converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Converter " "Found entity 1: Converter" {  } { { "Converter.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/Converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487315832066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487315832066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitizer.v 1 1 " "Found 1 design units, including 1 entities, in source file digitizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digitizer " "Found entity 1: Digitizer" {  } { { "Digitizer.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487315832066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487315832066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487315832066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487315832066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487315832066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487315832066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oner.v 1 1 " "Found 1 design units, including 1 entities, in source file oner.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oner " "Found entity 1: Oner" {  } { { "Oner.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/Oner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487315832066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487315832066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a p5.v(4) " "Verilog HDL Declaration information at p5.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487315832066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b p5.v(4) " "Verilog HDL Declaration information at p5.v(4): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487315832066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5.v 1 1 " "Found 1 design units, including 1 entities, in source file p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 p5 " "Found entity 1: p5" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487315832066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487315832066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p5 " "Elaborating entity \"p5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1487315832086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA:F01 " "Elaborating entity \"FA\" for hierarchy \"FA:F01\"" {  } { { "p5.v" "F01" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487315832086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digitizer Digitizer:digS2S1 " "Elaborating entity \"Digitizer\" for hierarchy \"Digitizer:digS2S1\"" {  } { { "p5.v" "digS2S1" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487315832086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter Digitizer:digS2S1\|Converter:converter " "Elaborating entity \"Converter\" for hierarchy \"Digitizer:digS2S1\|Converter:converter\"" {  } { { "Digitizer.v" "converter" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487315832096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Digitizer:digS2S1\|Comparator:comparator " "Elaborating entity \"Comparator\" for hierarchy \"Digitizer:digS2S1\|Comparator:comparator\"" {  } { { "Digitizer.v" "comparator" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487315832096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E Comparator.v(12) " "Verilog HDL or VHDL warning at Comparator.v(12): object \"E\" assigned a value but never read" {  } { { "Comparator.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/Comparator.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1487315832096 "|p5|Digitizer:digS2S1|Comparator:comparator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Digitizer:digS2S1\|Multiplexer:mux0 " "Elaborating entity \"Multiplexer\" for hierarchy \"Digitizer:digS2S1\|Multiplexer:mux0\"" {  } { { "Digitizer.v" "mux0" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487315832096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oner Digitizer:digS2S1\|Oner:oner " "Elaborating entity \"Oner\" for hierarchy \"Digitizer:digS2S1\|Oner:oner\"" {  } { { "Digitizer.v" "oner" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487315832096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD Digitizer:digS2S1\|BCD:bcd " "Elaborating entity \"BCD\" for hierarchy \"Digitizer:digS2S1\|BCD:bcd\"" {  } { { "Digitizer.v" "bcd" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487315832096 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "lineIns converter 5 4 " "Port \"lineIns\" on the entity instantiation of \"converter\" is connected to a signal of width 5. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "Digitizer.v" "converter" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1487315832106 "|p5|Digitizer:digS2S1|Converter:converter"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1487315832727 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[14\] VCC " "Pin \"LEDs\[14\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487315832807 "|p5|LEDs[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[17\] VCC " "Pin \"LEDs\[17\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487315832807 "|p5|LEDs[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[18\] VCC " "Pin \"LEDs\[18\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487315832807 "|p5|LEDs[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[19\] VCC " "Pin \"LEDs\[19\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487315832807 "|p5|LEDs[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[20\] VCC " "Pin \"LEDs\[20\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487315832807 "|p5|LEDs[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1487315832807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1487315832887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Work/FPGA/Board/Lab2/P5 BCD/output_files/p5.map.smsg " "Generated suppressed messages file F:/Work/FPGA/Board/Lab2/P5 BCD/output_files/p5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487315833287 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1487315833357 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487315833357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1487315833387 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1487315833387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1487315833387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1487315833387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487315833407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 12:47:13 2017 " "Processing ended: Fri Feb 17 12:47:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487315833407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487315833407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487315833407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487315833407 ""}
