
EricBrahms_Assignment1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004a34  00000000  00000000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00004a34  00004a34  00014a34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008a4  20000000  00004a3c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000009c  200008a4  000052e0  000208a4  2**2
                  ALLOC
  4 .stack        00001000  20000940  0000537c  000208a4  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000208a4  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000208ce  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000b2a6  00000000  00000000  00020927  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001a46  00000000  00000000  0002bbcd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000690  00000000  00000000  0002d613  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000005c8  00000000  00000000  0002dca3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002e25e  00000000  00000000  0002e26b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000baa2  00000000  00000000  0005c4c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000e648c  00000000  00000000  00067f6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001aec  00000000  00000000  0014e3f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00003ff4  00000000  00000000  0014fee4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
       0:	20001940 	.word	0x20001940
       4:	000013dd 	.word	0x000013dd
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
       8:	000013d9 	.word	0x000013d9
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
       c:	000013d9 	.word	0x000013d9
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
      10:	000013d9 	.word	0x000013d9
		if (cpu_irq_is_enabled()) {
			cpu_irq_disable();
      14:	000013d9 	.word	0x000013d9
			cpu_irq_prev_interrupt_state = true;
      18:	000013d9 	.word	0x000013d9
	...
			cpu_irq_prev_interrupt_state = false;
		}

	}

	cpu_irq_critical_section_counter++;
      2c:	000013d9 	.word	0x000013d9
      30:	000013d9 	.word	0x000013d9
      34:	00000000 	.word	0x00000000
      38:	000013d9 	.word	0x000013d9
      3c:	000013d9 	.word	0x000013d9
      40:	000013d9 	.word	0x000013d9
      44:	000013d9 	.word	0x000013d9
      48:	000013d9 	.word	0x000013d9
      4c:	000013d9 	.word	0x000013d9
      50:	000013d9 	.word	0x000013d9
      54:	000013d9 	.word	0x000013d9
      58:	000013d9 	.word	0x000013d9
      5c:	000013d9 	.word	0x000013d9
      60:	000013d9 	.word	0x000013d9
      64:	000013d9 	.word	0x000013d9
      68:	000013d9 	.word	0x000013d9
      6c:	000013d9 	.word	0x000013d9
      70:	000013d9 	.word	0x000013d9
      74:	000013d9 	.word	0x000013d9
      78:	000013d9 	.word	0x000013d9
      7c:	000013d9 	.word	0x000013d9
      80:	000013d9 	.word	0x000013d9
      84:	000013d9 	.word	0x000013d9
      88:	000013d9 	.word	0x000013d9
      8c:	000013d9 	.word	0x000013d9
      90:	000013d9 	.word	0x000013d9
      94:	000013d9 	.word	0x000013d9
      98:	000013d9 	.word	0x000013d9
      9c:	000013d9 	.word	0x000013d9
      a0:	000013d9 	.word	0x000013d9
      a4:	000004a5 	.word	0x000004a5
      a8:	000004b5 	.word	0x000004b5
      ac:	000004c9 	.word	0x000004c9
      b0:	000004dd 	.word	0x000004dd
      b4:	000004f1 	.word	0x000004f1
      b8:	00000501 	.word	0x00000501
      bc:	00000515 	.word	0x00000515
      c0:	00000529 	.word	0x00000529
      c4:	0000053d 	.word	0x0000053d
      c8:	0000054d 	.word	0x0000054d
      cc:	00000561 	.word	0x00000561
      d0:	00000575 	.word	0x00000575
      d4:	000013d9 	.word	0x000013d9
      d8:	000013d9 	.word	0x000013d9
      dc:	000013d9 	.word	0x000013d9
      e0:	000013d9 	.word	0x000013d9
      e4:	000013d9 	.word	0x000013d9
      e8:	000013d9 	.word	0x000013d9
      ec:	000013d9 	.word	0x000013d9
      f0:	000013d9 	.word	0x000013d9
      f4:	000013d9 	.word	0x000013d9
      f8:	000013d9 	.word	0x000013d9
      fc:	000013d9 	.word	0x000013d9
     100:	000013d9 	.word	0x000013d9
     104:	000013d9 	.word	0x000013d9
     108:	000013d9 	.word	0x000013d9
     10c:	000013d9 	.word	0x000013d9
     110:	000013d9 	.word	0x000013d9
     114:	000013d9 	.word	0x000013d9
     118:	000013d9 	.word	0x000013d9
     11c:	000013d9 	.word	0x000013d9
     120:	000013d9 	.word	0x000013d9
     124:	000013d9 	.word	0x000013d9
     128:	000013d9 	.word	0x000013d9
     12c:	000013d9 	.word	0x000013d9
     130:	000013d9 	.word	0x000013d9
     134:	000013d9 	.word	0x000013d9
     138:	000013d9 	.word	0x000013d9
     13c:	000013d9 	.word	0x000013d9
     140:	000013d9 	.word	0x000013d9
     144:	000013d9 	.word	0x000013d9
     148:	000013d9 	.word	0x000013d9
     14c:	000013d9 	.word	0x000013d9
     150:	000013d9 	.word	0x000013d9
     154:	000013d9 	.word	0x000013d9
     158:	000013d9 	.word	0x000013d9
     15c:	000013d9 	.word	0x000013d9
     160:	000013d9 	.word	0x000013d9
     164:	000013d9 	.word	0x000013d9
     168:	000013d9 	.word	0x000013d9
     16c:	000013d9 	.word	0x000013d9
     170:	000013d9 	.word	0x000013d9
     174:	000013d9 	.word	0x000013d9
     178:	000013d9 	.word	0x000013d9
     17c:	000013d9 	.word	0x000013d9

00000180 <__do_global_dtors_aux>:
     180:	b510      	push	{r4, lr}
     182:	4c05      	ldr	r4, [pc, #20]	; (198 <__do_global_dtors_aux+0x18>)
     184:	7823      	ldrb	r3, [r4, #0]
     186:	b933      	cbnz	r3, 196 <__do_global_dtors_aux+0x16>
     188:	4b04      	ldr	r3, [pc, #16]	; (19c <__do_global_dtors_aux+0x1c>)
     18a:	b113      	cbz	r3, 192 <__do_global_dtors_aux+0x12>
     18c:	4804      	ldr	r0, [pc, #16]	; (1a0 <__do_global_dtors_aux+0x20>)
     18e:	f3af 8000 	nop.w
     192:	2301      	movs	r3, #1
     194:	7023      	strb	r3, [r4, #0]
     196:	bd10      	pop	{r4, pc}
     198:	200008a4 	.word	0x200008a4
     19c:	00000000 	.word	0x00000000
     1a0:	00004a3c 	.word	0x00004a3c

000001a4 <frame_dummy>:
     1a4:	4b08      	ldr	r3, [pc, #32]	; (1c8 <frame_dummy+0x24>)
     1a6:	b510      	push	{r4, lr}
     1a8:	b11b      	cbz	r3, 1b2 <frame_dummy+0xe>
     1aa:	4908      	ldr	r1, [pc, #32]	; (1cc <frame_dummy+0x28>)
     1ac:	4808      	ldr	r0, [pc, #32]	; (1d0 <frame_dummy+0x2c>)
     1ae:	f3af 8000 	nop.w
     1b2:	4808      	ldr	r0, [pc, #32]	; (1d4 <frame_dummy+0x30>)
     1b4:	6803      	ldr	r3, [r0, #0]
     1b6:	b903      	cbnz	r3, 1ba <frame_dummy+0x16>
     1b8:	bd10      	pop	{r4, pc}
     1ba:	4b07      	ldr	r3, [pc, #28]	; (1d8 <frame_dummy+0x34>)
     1bc:	2b00      	cmp	r3, #0
     1be:	d0fb      	beq.n	1b8 <frame_dummy+0x14>
     1c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     1c4:	4718      	bx	r3
     1c6:	bf00      	nop
     1c8:	00000000 	.word	0x00000000
     1cc:	200008a8 	.word	0x200008a8
     1d0:	00004a3c 	.word	0x00004a3c
     1d4:	00004a3c 	.word	0x00004a3c
     1d8:	00000000 	.word	0x00000000

000001dc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
     1dc:	b990      	cbnz	r0, 204 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     1de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     1e2:	460c      	mov	r4, r1
     1e4:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     1e6:	2a00      	cmp	r2, #0
     1e8:	dd0f      	ble.n	20a <_read+0x2e>
     1ea:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     1ec:	4e08      	ldr	r6, [pc, #32]	; (210 <_read+0x34>)
     1ee:	4d09      	ldr	r5, [pc, #36]	; (214 <_read+0x38>)
     1f0:	6830      	ldr	r0, [r6, #0]
     1f2:	4621      	mov	r1, r4
     1f4:	682b      	ldr	r3, [r5, #0]
     1f6:	4798      	blx	r3
		ptr++;
     1f8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     1fa:	42a7      	cmp	r7, r4
     1fc:	d1f8      	bne.n	1f0 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     1fe:	4640      	mov	r0, r8
     200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     204:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
     208:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     20a:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
     20c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     210:	20000938 	.word	0x20000938
     214:	20000930 	.word	0x20000930

00000218 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
     218:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
     21a:	010c      	lsls	r4, r1, #4
     21c:	4294      	cmp	r4, r2
     21e:	d90f      	bls.n	240 <usart_set_async_baudrate+0x28>
     220:	e01a      	b.n	258 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
     222:	6841      	ldr	r1, [r0, #4]
     224:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
     228:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
     22a:	0412      	lsls	r2, r2, #16
     22c:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
     230:	431a      	orrs	r2, r3
     232:	6202      	str	r2, [r0, #32]

	return 0;
     234:	2000      	movs	r0, #0
     236:	e01c      	b.n	272 <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
     238:	2001      	movs	r0, #1
     23a:	e01a      	b.n	272 <usart_set_async_baudrate+0x5a>
     23c:	2001      	movs	r0, #1
     23e:	e018      	b.n	272 <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
     240:	0863      	lsrs	r3, r4, #1
     242:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
     246:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
     24a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
     24c:	1e5c      	subs	r4, r3, #1
     24e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
     252:	428c      	cmp	r4, r1
     254:	d9e9      	bls.n	22a <usart_set_async_baudrate+0x12>
     256:	e7ef      	b.n	238 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
     258:	00c9      	lsls	r1, r1, #3
     25a:	084b      	lsrs	r3, r1, #1
     25c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
     260:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
     264:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
     266:	1e5c      	subs	r4, r3, #1
     268:	f64f 71fe 	movw	r1, #65534	; 0xfffe
     26c:	428c      	cmp	r4, r1
     26e:	d8e5      	bhi.n	23c <usart_set_async_baudrate+0x24>
     270:	e7d7      	b.n	222 <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
     272:	bc10      	pop	{r4}
     274:	4770      	bx	lr
     276:	bf00      	nop

00000278 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
     278:	4b0a      	ldr	r3, [pc, #40]	; (2a4 <usart_reset+0x2c>)
     27a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
     27e:	2300      	movs	r3, #0
     280:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
     282:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
     284:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
     286:	2388      	movs	r3, #136	; 0x88
     288:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
     28a:	2324      	movs	r3, #36	; 0x24
     28c:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
     28e:	f44f 7380 	mov.w	r3, #256	; 0x100
     292:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
     294:	f44f 2300 	mov.w	r3, #524288	; 0x80000
     298:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_DTRDIS;
     29a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
     29e:	6003      	str	r3, [r0, #0]
     2a0:	4770      	bx	lr
     2a2:	bf00      	nop
     2a4:	55534100 	.word	0x55534100

000002a8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
     2a8:	b570      	push	{r4, r5, r6, lr}
     2aa:	4605      	mov	r5, r0
     2ac:	460c      	mov	r4, r1
     2ae:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
     2b0:	4b0f      	ldr	r3, [pc, #60]	; (2f0 <usart_init_rs232+0x48>)
     2b2:	4798      	blx	r3

	ul_reg_val = 0;
     2b4:	2200      	movs	r2, #0
     2b6:	4b0f      	ldr	r3, [pc, #60]	; (2f4 <usart_init_rs232+0x4c>)
     2b8:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
     2ba:	b19c      	cbz	r4, 2e4 <usart_init_rs232+0x3c>
     2bc:	4632      	mov	r2, r6
     2be:	6821      	ldr	r1, [r4, #0]
     2c0:	4628      	mov	r0, r5
     2c2:	4b0d      	ldr	r3, [pc, #52]	; (2f8 <usart_init_rs232+0x50>)
     2c4:	4798      	blx	r3
     2c6:	4602      	mov	r2, r0
     2c8:	b970      	cbnz	r0, 2e8 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
     2ca:	6861      	ldr	r1, [r4, #4]
     2cc:	68a3      	ldr	r3, [r4, #8]
     2ce:	4319      	orrs	r1, r3
     2d0:	6923      	ldr	r3, [r4, #16]
     2d2:	4319      	orrs	r1, r3
     2d4:	68e3      	ldr	r3, [r4, #12]
     2d6:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
     2d8:	4906      	ldr	r1, [pc, #24]	; (2f4 <usart_init_rs232+0x4c>)
     2da:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
     2dc:	6869      	ldr	r1, [r5, #4]
     2de:	430b      	orrs	r3, r1
     2e0:	606b      	str	r3, [r5, #4]

	return 0;
     2e2:	e002      	b.n	2ea <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
     2e4:	2201      	movs	r2, #1
     2e6:	e000      	b.n	2ea <usart_init_rs232+0x42>
     2e8:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
     2ea:	4610      	mov	r0, r2
     2ec:	bd70      	pop	{r4, r5, r6, pc}
     2ee:	bf00      	nop
     2f0:	00000279 	.word	0x00000279
     2f4:	200008c0 	.word	0x200008c0
     2f8:	00000219 	.word	0x00000219

000002fc <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
     2fc:	2340      	movs	r3, #64	; 0x40
     2fe:	6003      	str	r3, [r0, #0]
     300:	4770      	bx	lr
     302:	bf00      	nop

00000304 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
     304:	2310      	movs	r3, #16
     306:	6003      	str	r3, [r0, #0]
     308:	4770      	bx	lr
     30a:	bf00      	nop

0000030c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
     30c:	6943      	ldr	r3, [r0, #20]
     30e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
     312:	bf1d      	ittte	ne
     314:	f3c1 0108 	ubfxne	r1, r1, #0, #9
     318:	61c1      	strne	r1, [r0, #28]
	return 0;
     31a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
     31c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
     31e:	4770      	bx	lr

00000320 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
     320:	6943      	ldr	r3, [r0, #20]
     322:	f013 0f01 	tst.w	r3, #1
     326:	d005      	beq.n	334 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
     328:	6983      	ldr	r3, [r0, #24]
     32a:	f3c3 0308 	ubfx	r3, r3, #0, #9
     32e:	600b      	str	r3, [r1, #0]

	return 0;
     330:	2000      	movs	r0, #0
     332:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
     334:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
     336:	4770      	bx	lr

00000338 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     338:	3801      	subs	r0, #1
     33a:	2802      	cmp	r0, #2
     33c:	d815      	bhi.n	36a <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
     33e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     342:	460e      	mov	r6, r1
     344:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     346:	b19a      	cbz	r2, 370 <_write+0x38>
     348:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
     34a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 384 <_write+0x4c>
     34e:	4f0c      	ldr	r7, [pc, #48]	; (380 <_write+0x48>)
     350:	f8d8 0000 	ldr.w	r0, [r8]
     354:	f815 1b01 	ldrb.w	r1, [r5], #1
     358:	683b      	ldr	r3, [r7, #0]
     35a:	4798      	blx	r3
     35c:	2800      	cmp	r0, #0
     35e:	db0a      	blt.n	376 <_write+0x3e>
     360:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     362:	3c01      	subs	r4, #1
     364:	d1f4      	bne.n	350 <_write+0x18>
     366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     36a:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
     36e:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     370:	2000      	movs	r0, #0
     372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     376:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
     37a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     37e:	bf00      	nop
     380:	20000934 	.word	0x20000934
     384:	20000938 	.word	0x20000938

00000388 <gpio_common_handler>:

/**
 * Common GPIO handler.
 */
static void gpio_common_handler(uint32_t port_id, uint32_t port_mask)
{
     388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     38c:	b083      	sub	sp, #12
     38e:	9101      	str	r1, [sp, #4]
	GpioPort *gpio_port = &(GPIO->GPIO_PORT[port_id]);
     390:	0247      	lsls	r7, r0, #9
     392:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
     396:	f507 2761 	add.w	r7, r7, #921600	; 0xe1000
	uint32_t i;
	uint32_t int_flags;
	ioport_pin_t pin;

	int_flags = gpio_port->GPIO_IFR;
     39a:	f8d7 a0d0 	ldr.w	sl, [r7, #208]	; 0xd0

	for (i = 0; i < gpio_nb_sources; i++) {
     39e:	4b14      	ldr	r3, [pc, #80]	; (3f0 <gpio_common_handler+0x68>)
     3a0:	681b      	ldr	r3, [r3, #0]
     3a2:	b1e3      	cbz	r3, 3de <gpio_common_handler+0x56>
     3a4:	4606      	mov	r6, r0
     3a6:	4d13      	ldr	r5, [pc, #76]	; (3f4 <gpio_common_handler+0x6c>)
     3a8:	2400      	movs	r4, #0
		pin = gpio_int_sources[i].pin;
     3aa:	46a9      	mov	r9, r5
		if ((ioport_pin_to_port_id(pin) == port_id) &&
     3ac:	f04f 0b01 	mov.w	fp, #1
	uint32_t int_flags;
	ioport_pin_t pin;

	int_flags = gpio_port->GPIO_IFR;

	for (i = 0; i < gpio_nb_sources; i++) {
     3b0:	f8df 803c 	ldr.w	r8, [pc, #60]	; 3f0 <gpio_common_handler+0x68>
		pin = gpio_int_sources[i].pin;
     3b4:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
		if ((ioport_pin_to_port_id(pin) == port_id) &&
     3b8:	ebb6 1f53 	cmp.w	r6, r3, lsr #5
     3bc:	d109      	bne.n	3d2 <gpio_common_handler+0x4a>
     3be:	f003 031f 	and.w	r3, r3, #31
     3c2:	fa0b f303 	lsl.w	r3, fp, r3
     3c6:	ea13 0f0a 	tst.w	r3, sl
     3ca:	d002      	beq.n	3d2 <gpio_common_handler+0x4a>
				(ioport_pin_to_mask(pin) & int_flags)) {
			if (gpio_int_sources[i].callback != NULL) {
     3cc:	686b      	ldr	r3, [r5, #4]
     3ce:	b103      	cbz	r3, 3d2 <gpio_common_handler+0x4a>
				gpio_int_sources[i].callback();
     3d0:	4798      	blx	r3
	uint32_t int_flags;
	ioport_pin_t pin;

	int_flags = gpio_port->GPIO_IFR;

	for (i = 0; i < gpio_nb_sources; i++) {
     3d2:	3401      	adds	r4, #1
     3d4:	3508      	adds	r5, #8
     3d6:	f8d8 3000 	ldr.w	r3, [r8]
     3da:	42a3      	cmp	r3, r4
     3dc:	d8ea      	bhi.n	3b4 <gpio_common_handler+0x2c>
				Assert(false); /* Catch unexpected interrupt */
			}
		}
	}

	gpio_port->GPIO_IFRC = (int_flags & port_mask);
     3de:	9b01      	ldr	r3, [sp, #4]
     3e0:	ea0a 0303 	and.w	r3, sl, r3
     3e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
}
     3e8:	b003      	add	sp, #12
     3ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     3ee:	bf00      	nop
     3f0:	200008c4 	.word	0x200008c4
     3f4:	200008c8 	.word	0x200008c8

000003f8 <gpio_set_pin_callback>:
 * \retval false Wrong parameters or maximum number of interrupt
 *                  sources has been exceeding
 */
bool gpio_set_pin_callback(ioport_pin_t pin, gpio_pin_callback_t callback,
		uint8_t irq_level)
{
     3f8:	b470      	push	{r4, r5, r6}
	int8_t i;
	int8_t irq_line;

	if (gpio_nb_sources >= GPIO_MAX_INTERRUPT_SOURCES) {
     3fa:	4b27      	ldr	r3, [pc, #156]	; (498 <gpio_set_pin_callback+0xa0>)
     3fc:	681c      	ldr	r4, [r3, #0]
     3fe:	2c05      	cmp	r4, #5
     400:	d847      	bhi.n	492 <gpio_set_pin_callback+0x9a>
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
     402:	f000 051f 	and.w	r5, r0, #31
     406:	2301      	movs	r3, #1
     408:	40ab      	lsls	r3, r5
	 *
	 * \note Grouping interrupt generators into groups of eight, four
	 * different interrupt handlers can be installed for each GPIO port.
	 */
	for (i = 0; i < 4; i++) {
		if (ioport_pin_to_mask(pin) & (GPIO_INT_GROUP_MASK << (i * 8))) {
     40a:	f013 0fff 	tst.w	r3, #255	; 0xff
     40e:	d110      	bne.n	432 <gpio_set_pin_callback+0x3a>
     410:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
     414:	d109      	bne.n	42a <gpio_set_pin_callback+0x32>
     416:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
     41a:	d108      	bne.n	42e <gpio_set_pin_callback+0x36>
     41c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
	 * Get IRQ line for the given pin.
	 *
	 * \note Grouping interrupt generators into groups of eight, four
	 * different interrupt handlers can be installed for each GPIO port.
	 */
	for (i = 0; i < 4; i++) {
     420:	2b00      	cmp	r3, #0
     422:	bf0c      	ite	eq
     424:	2304      	moveq	r3, #4
     426:	2303      	movne	r3, #3
     428:	e004      	b.n	434 <gpio_set_pin_callback+0x3c>
     42a:	2301      	movs	r3, #1
     42c:	e002      	b.n	434 <gpio_set_pin_callback+0x3c>
     42e:	2302      	movs	r3, #2
     430:	e000      	b.n	434 <gpio_set_pin_callback+0x3c>
		if (ioport_pin_to_mask(pin) & (GPIO_INT_GROUP_MASK << (i * 8))) {
     432:	2300      	movs	r3, #0
			break;
		}
	}
	irq_line = GPIO_0_IRQn + ioport_pin_to_port_id(pin) * 4 + i;
     434:	0945      	lsrs	r5, r0, #5
     436:	eb03 0385 	add.w	r3, r3, r5, lsl #2
     43a:	3319      	adds	r3, #25
     43c:	b2db      	uxtb	r3, r3
     43e:	b25d      	sxtb	r5, r3

	gpio_int_sources[gpio_nb_sources].pin = pin;
     440:	4e16      	ldr	r6, [pc, #88]	; (49c <gpio_set_pin_callback+0xa4>)
     442:	f846 0034 	str.w	r0, [r6, r4, lsl #3]
	gpio_int_sources[gpio_nb_sources].callback = callback;
     446:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
     44a:	6071      	str	r1, [r6, #4]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     44c:	f003 011f 	and.w	r1, r3, #31
     450:	2001      	movs	r0, #1
     452:	4088      	lsls	r0, r1
     454:	0969      	lsrs	r1, r5, #5
     456:	0089      	lsls	r1, r1, #2
     458:	f101 4160 	add.w	r1, r1, #3758096384	; 0xe0000000
     45c:	f501 4161 	add.w	r1, r1, #57600	; 0xe100
     460:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
     464:	2d00      	cmp	r5, #0
     466:	da06      	bge.n	476 <gpio_set_pin_callback+0x7e>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
     468:	f003 030f 	and.w	r3, r3, #15
     46c:	0112      	lsls	r2, r2, #4
     46e:	b2d2      	uxtb	r2, r2
     470:	4d0b      	ldr	r5, [pc, #44]	; (4a0 <gpio_set_pin_callback+0xa8>)
     472:	54ea      	strb	r2, [r5, r3]
     474:	e007      	b.n	486 <gpio_set_pin_callback+0x8e>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     476:	0112      	lsls	r2, r2, #4
     478:	b2d2      	uxtb	r2, r2
     47a:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
     47e:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
     482:	f885 2300 	strb.w	r2, [r5, #768]	; 0x300
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
     486:	6008      	str	r0, [r1, #0]
	NVIC_ClearPendingIRQ((IRQn_Type)irq_line);
	NVIC_SetPriority((IRQn_Type)irq_line, irq_level);
	NVIC_EnableIRQ((IRQn_Type)irq_line);

	gpio_nb_sources++;
     488:	3401      	adds	r4, #1
     48a:	4b03      	ldr	r3, [pc, #12]	; (498 <gpio_set_pin_callback+0xa0>)
     48c:	601c      	str	r4, [r3, #0]

	return true;
     48e:	2001      	movs	r0, #1
     490:	e000      	b.n	494 <gpio_set_pin_callback+0x9c>
{
	int8_t i;
	int8_t irq_line;

	if (gpio_nb_sources >= GPIO_MAX_INTERRUPT_SOURCES) {
		return false;
     492:	2000      	movs	r0, #0
	NVIC_EnableIRQ((IRQn_Type)irq_line);

	gpio_nb_sources++;

	return true;
}
     494:	bc70      	pop	{r4, r5, r6}
     496:	4770      	bx	lr
     498:	200008c4 	.word	0x200008c4
     49c:	200008c8 	.word	0x200008c8
     4a0:	e000ed14 	.word	0xe000ed14

000004a4 <GPIO_0_Handler>:

/**
 * GPIO handler 0 (PA 0..7)
 */
void GPIO_0_Handler(void)
{
     4a4:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOA, GPIO_INT_GROUP_MASK);
     4a6:	21ff      	movs	r1, #255	; 0xff
     4a8:	2000      	movs	r0, #0
     4aa:	4b01      	ldr	r3, [pc, #4]	; (4b0 <GPIO_0_Handler+0xc>)
     4ac:	4798      	blx	r3
     4ae:	bd08      	pop	{r3, pc}
     4b0:	00000389 	.word	0x00000389

000004b4 <GPIO_1_Handler>:

/**
 * GPIO handler 1 (PA 8..15)
 */
void GPIO_1_Handler(void)
{
     4b4:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOA, (GPIO_INT_GROUP_MASK << 8));
     4b6:	f44f 417f 	mov.w	r1, #65280	; 0xff00
     4ba:	2000      	movs	r0, #0
     4bc:	4b01      	ldr	r3, [pc, #4]	; (4c4 <GPIO_1_Handler+0x10>)
     4be:	4798      	blx	r3
     4c0:	bd08      	pop	{r3, pc}
     4c2:	bf00      	nop
     4c4:	00000389 	.word	0x00000389

000004c8 <GPIO_2_Handler>:

/**
 * GPIO handler 2 (PA 16..23)
 */
void GPIO_2_Handler(void)
{
     4c8:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOA, (GPIO_INT_GROUP_MASK << 16));
     4ca:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
     4ce:	2000      	movs	r0, #0
     4d0:	4b01      	ldr	r3, [pc, #4]	; (4d8 <GPIO_2_Handler+0x10>)
     4d2:	4798      	blx	r3
     4d4:	bd08      	pop	{r3, pc}
     4d6:	bf00      	nop
     4d8:	00000389 	.word	0x00000389

000004dc <GPIO_3_Handler>:

/**
 * GPIO handler 3 (PA 24..31)
 */
void GPIO_3_Handler(void)
{
     4dc:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOA, (GPIO_INT_GROUP_MASK << 24));
     4de:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
     4e2:	2000      	movs	r0, #0
     4e4:	4b01      	ldr	r3, [pc, #4]	; (4ec <GPIO_3_Handler+0x10>)
     4e6:	4798      	blx	r3
     4e8:	bd08      	pop	{r3, pc}
     4ea:	bf00      	nop
     4ec:	00000389 	.word	0x00000389

000004f0 <GPIO_4_Handler>:

/**
 * GPIO handler 4 (PB 0..7)
 */
void GPIO_4_Handler(void)
{
     4f0:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOB, GPIO_INT_GROUP_MASK);
     4f2:	21ff      	movs	r1, #255	; 0xff
     4f4:	2001      	movs	r0, #1
     4f6:	4b01      	ldr	r3, [pc, #4]	; (4fc <GPIO_4_Handler+0xc>)
     4f8:	4798      	blx	r3
     4fa:	bd08      	pop	{r3, pc}
     4fc:	00000389 	.word	0x00000389

00000500 <GPIO_5_Handler>:

/**
 * GPIO handler 5 (PB 8..15)
 */
void GPIO_5_Handler(void)
{
     500:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOB, (GPIO_INT_GROUP_MASK << 8));
     502:	f44f 417f 	mov.w	r1, #65280	; 0xff00
     506:	2001      	movs	r0, #1
     508:	4b01      	ldr	r3, [pc, #4]	; (510 <GPIO_5_Handler+0x10>)
     50a:	4798      	blx	r3
     50c:	bd08      	pop	{r3, pc}
     50e:	bf00      	nop
     510:	00000389 	.word	0x00000389

00000514 <GPIO_6_Handler>:

/**
 * GPIO handler 6 (PB 16..23)
 */
void GPIO_6_Handler(void)
{
     514:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOB, (GPIO_INT_GROUP_MASK << 16));
     516:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
     51a:	2001      	movs	r0, #1
     51c:	4b01      	ldr	r3, [pc, #4]	; (524 <GPIO_6_Handler+0x10>)
     51e:	4798      	blx	r3
     520:	bd08      	pop	{r3, pc}
     522:	bf00      	nop
     524:	00000389 	.word	0x00000389

00000528 <GPIO_7_Handler>:

/**
 * GPIO handler 7 (PB 24..31)
 */
void GPIO_7_Handler(void)
{
     528:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOB, (GPIO_INT_GROUP_MASK << 24));
     52a:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
     52e:	2001      	movs	r0, #1
     530:	4b01      	ldr	r3, [pc, #4]	; (538 <GPIO_7_Handler+0x10>)
     532:	4798      	blx	r3
     534:	bd08      	pop	{r3, pc}
     536:	bf00      	nop
     538:	00000389 	.word	0x00000389

0000053c <GPIO_8_Handler>:

/**
 * GPIO handler 8 (PC 0..7)
 */
void GPIO_8_Handler(void)
{
     53c:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOC, GPIO_INT_GROUP_MASK);
     53e:	21ff      	movs	r1, #255	; 0xff
     540:	2002      	movs	r0, #2
     542:	4b01      	ldr	r3, [pc, #4]	; (548 <GPIO_8_Handler+0xc>)
     544:	4798      	blx	r3
     546:	bd08      	pop	{r3, pc}
     548:	00000389 	.word	0x00000389

0000054c <GPIO_9_Handler>:

/**
 * GPIO handler 9 (PC 8..15)
 */
void GPIO_9_Handler(void)
{
     54c:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOC, (GPIO_INT_GROUP_MASK << 8));
     54e:	f44f 417f 	mov.w	r1, #65280	; 0xff00
     552:	2002      	movs	r0, #2
     554:	4b01      	ldr	r3, [pc, #4]	; (55c <GPIO_9_Handler+0x10>)
     556:	4798      	blx	r3
     558:	bd08      	pop	{r3, pc}
     55a:	bf00      	nop
     55c:	00000389 	.word	0x00000389

00000560 <GPIO_10_Handler>:

/**
 * GPIO handler 10 (PC 16..23)
 */
void GPIO_10_Handler(void)
{
     560:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOC, (GPIO_INT_GROUP_MASK << 16));
     562:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
     566:	2002      	movs	r0, #2
     568:	4b01      	ldr	r3, [pc, #4]	; (570 <GPIO_10_Handler+0x10>)
     56a:	4798      	blx	r3
     56c:	bd08      	pop	{r3, pc}
     56e:	bf00      	nop
     570:	00000389 	.word	0x00000389

00000574 <GPIO_11_Handler>:

/**
 * GPIO handler 11 (PC 24..31)
 */
void GPIO_11_Handler(void)
{
     574:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOC, (GPIO_INT_GROUP_MASK << 24));
     576:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
     57a:	2002      	movs	r0, #2
     57c:	4b01      	ldr	r3, [pc, #4]	; (584 <GPIO_11_Handler+0x10>)
     57e:	4798      	blx	r3
     580:	bd08      	pop	{r3, pc}
     582:	bf00      	nop
     584:	00000389 	.word	0x00000389

00000588 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(uint32_t bus_id, uint32_t module_index)
{
     588:	b470      	push	{r4, r5, r6}
     58a:	b083      	sub	sp, #12
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     58c:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     590:	fab3 f383 	clz	r3, r3
     594:	095b      	lsrs	r3, r3, #5
     596:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     598:	b672      	cpsid	i
     59a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     59e:	2200      	movs	r2, #0
     5a0:	4b0e      	ldr	r3, [pc, #56]	; (5dc <sysclk_priv_enable_module+0x54>)
     5a2:	701a      	strb	r2, [r3, #0]
	return flags;
     5a4:	9e01      	ldr	r6, [sp, #4]
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
     5a6:	0083      	lsls	r3, r0, #2
     5a8:	4d0d      	ldr	r5, [pc, #52]	; (5e0 <sysclk_priv_enable_module+0x58>)
     5aa:	f855 2020 	ldr.w	r2, [r5, r0, lsl #2]
	mask |= 1U << module_index;
     5ae:	2401      	movs	r4, #1
     5b0:	fa04 f101 	lsl.w	r1, r4, r1
     5b4:	4311      	orrs	r1, r2
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
     5b6:	3320      	adds	r3, #32
     5b8:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
     5bc:	f043 432a 	orr.w	r3, r3, #2852126720	; 0xaa000000
     5c0:	4a08      	ldr	r2, [pc, #32]	; (5e4 <sysclk_priv_enable_module+0x5c>)
     5c2:	6593      	str	r3, [r2, #88]	; 0x58
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
	*(&PM->PM_CPUMASK + bus_id) = mask;
     5c4:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     5c8:	b126      	cbz	r6, 5d4 <sysclk_priv_enable_module+0x4c>
		cpu_irq_enable();
     5ca:	4b04      	ldr	r3, [pc, #16]	; (5dc <sysclk_priv_enable_module+0x54>)
     5cc:	701c      	strb	r4, [r3, #0]
     5ce:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     5d2:	b662      	cpsie	i

	cpu_irq_restore(flags);
}
     5d4:	b003      	add	sp, #12
     5d6:	bc70      	pop	{r4, r5, r6}
     5d8:	4770      	bx	lr
     5da:	bf00      	nop
     5dc:	20000038 	.word	0x20000038
     5e0:	400e0020 	.word	0x400e0020
     5e4:	400e0000 	.word	0x400e0000

000005e8 <sysclk_priv_disable_module>:
 * \param bus_id Bus index, given by the \c PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be disabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_disable_module(uint32_t bus_id, uint32_t module_index)
{
     5e8:	b470      	push	{r4, r5, r6}
     5ea:	b083      	sub	sp, #12
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     5ec:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     5f0:	fab3 f383 	clz	r3, r3
     5f4:	095b      	lsrs	r3, r3, #5
     5f6:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     5f8:	b672      	cpsid	i
     5fa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     5fe:	2200      	movs	r2, #0
     600:	4b0e      	ldr	r3, [pc, #56]	; (63c <sysclk_priv_disable_module+0x54>)
     602:	701a      	strb	r2, [r3, #0]
	return flags;
     604:	9e01      	ldr	r6, [sp, #4]
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Disable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
     606:	0083      	lsls	r3, r0, #2
     608:	4d0d      	ldr	r5, [pc, #52]	; (640 <sysclk_priv_disable_module+0x58>)
     60a:	f855 2020 	ldr.w	r2, [r5, r0, lsl #2]
	mask &= ~(1U << module_index);
     60e:	2401      	movs	r4, #1
     610:	fa04 f101 	lsl.w	r1, r4, r1
     614:	ea22 0101 	bic.w	r1, r2, r1
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
     618:	3320      	adds	r3, #32
     61a:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
     61e:	f043 432a 	orr.w	r3, r3, #2852126720	; 0xaa000000
     622:	4a08      	ldr	r2, [pc, #32]	; (644 <sysclk_priv_disable_module+0x5c>)
     624:	6593      	str	r3, [r2, #88]	; 0x58
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
	*(&PM->PM_CPUMASK + bus_id) = mask;
     626:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     62a:	b126      	cbz	r6, 636 <sysclk_priv_disable_module+0x4e>
		cpu_irq_enable();
     62c:	4b03      	ldr	r3, [pc, #12]	; (63c <sysclk_priv_disable_module+0x54>)
     62e:	701c      	strb	r4, [r3, #0]
     630:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     634:	b662      	cpsie	i

	cpu_irq_restore(flags);
}
     636:	b003      	add	sp, #12
     638:	bc70      	pop	{r4, r5, r6}
     63a:	4770      	bx	lr
     63c:	20000038 	.word	0x20000038
     640:	400e0020 	.word	0x400e0020
     644:	400e0000 	.word	0x400e0000

00000648 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
void sysclk_enable_pba_module(uint32_t module_index)
{
     648:	b530      	push	{r4, r5, lr}
     64a:	b083      	sub	sp, #12
     64c:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     64e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     652:	fab3 f383 	clz	r3, r3
     656:	095b      	lsrs	r3, r3, #5
     658:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     65a:	b672      	cpsid	i
     65c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     660:	2200      	movs	r2, #0
     662:	4b0b      	ldr	r3, [pc, #44]	; (690 <sysclk_enable_pba_module+0x48>)
     664:	701a      	strb	r2, [r3, #0]
	return flags;
     666:	9d01      	ldr	r5, [sp, #4]
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (PM->PM_PBAMASK == 0) {
     668:	4b0a      	ldr	r3, [pc, #40]	; (694 <sysclk_enable_pba_module+0x4c>)
     66a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     66c:	b91b      	cbnz	r3, 676 <sysclk_enable_pba_module+0x2e>
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
     66e:	2105      	movs	r1, #5
     670:	2001      	movs	r0, #1
     672:	4b09      	ldr	r3, [pc, #36]	; (698 <sysclk_enable_pba_module+0x50>)
     674:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     676:	b12d      	cbz	r5, 684 <sysclk_enable_pba_module+0x3c>
		cpu_irq_enable();
     678:	2201      	movs	r2, #1
     67a:	4b05      	ldr	r3, [pc, #20]	; (690 <sysclk_enable_pba_module+0x48>)
     67c:	701a      	strb	r2, [r3, #0]
     67e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     682:	b662      	cpsie	i
	}

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(PM_CLK_GRP_PBA, module_index);
     684:	4621      	mov	r1, r4
     686:	2002      	movs	r0, #2
     688:	4b03      	ldr	r3, [pc, #12]	; (698 <sysclk_enable_pba_module+0x50>)
     68a:	4798      	blx	r3
}
     68c:	b003      	add	sp, #12
     68e:	bd30      	pop	{r4, r5, pc}
     690:	20000038 	.word	0x20000038
     694:	400e0000 	.word	0x400e0000
     698:	00000589 	.word	0x00000589

0000069c <sysclk_disable_pba_module>:
/**
 * \brief Disable a module clock derived from the PBA clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
void sysclk_disable_pba_module(uint32_t module_index)
{
     69c:	b510      	push	{r4, lr}
     69e:	b082      	sub	sp, #8
	irqflags_t flags;

	/* Disable the module */
	sysclk_priv_disable_module(PM_CLK_GRP_PBA, module_index);
     6a0:	4601      	mov	r1, r0
     6a2:	2002      	movs	r0, #2
     6a4:	4b0f      	ldr	r3, [pc, #60]	; (6e4 <sysclk_disable_pba_module+0x48>)
     6a6:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     6a8:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     6ac:	fab3 f383 	clz	r3, r3
     6b0:	095b      	lsrs	r3, r3, #5
     6b2:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     6b4:	b672      	cpsid	i
     6b6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     6ba:	2200      	movs	r2, #0
     6bc:	4b0a      	ldr	r3, [pc, #40]	; (6e8 <sysclk_disable_pba_module+0x4c>)
     6be:	701a      	strb	r2, [r3, #0]
	return flags;
     6c0:	9c01      	ldr	r4, [sp, #4]

	/* Disable the bridge if possible */
	flags = cpu_irq_save();

	if (PM->PM_PBAMASK == 0) {
     6c2:	4b0a      	ldr	r3, [pc, #40]	; (6ec <sysclk_disable_pba_module+0x50>)
     6c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     6c6:	b91b      	cbnz	r3, 6d0 <sysclk_disable_pba_module+0x34>
 * \brief Disable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
     6c8:	2105      	movs	r1, #5
     6ca:	2001      	movs	r0, #1
     6cc:	4b05      	ldr	r3, [pc, #20]	; (6e4 <sysclk_disable_pba_module+0x48>)
     6ce:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     6d0:	b12c      	cbz	r4, 6de <sysclk_disable_pba_module+0x42>
		cpu_irq_enable();
     6d2:	2201      	movs	r2, #1
     6d4:	4b04      	ldr	r3, [pc, #16]	; (6e8 <sysclk_disable_pba_module+0x4c>)
     6d6:	701a      	strb	r2, [r3, #0]
     6d8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     6dc:	b662      	cpsie	i
		sysclk_disable_hsb_module(SYSCLK_PBA_BRIDGE);
	}

	cpu_irq_restore(flags);
}
     6de:	b002      	add	sp, #8
     6e0:	bd10      	pop	{r4, pc}
     6e2:	bf00      	nop
     6e4:	000005e9 	.word	0x000005e9
     6e8:	20000038 	.word	0x20000038
     6ec:	400e0000 	.word	0x400e0000

000006f0 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param module_index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(uint32_t module_index)
{
     6f0:	b530      	push	{r4, r5, lr}
     6f2:	b083      	sub	sp, #12
     6f4:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     6f6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     6fa:	fab3 f383 	clz	r3, r3
     6fe:	095b      	lsrs	r3, r3, #5
     700:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     702:	b672      	cpsid	i
     704:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     708:	2200      	movs	r2, #0
     70a:	4b0b      	ldr	r3, [pc, #44]	; (738 <sysclk_enable_pbb_module+0x48>)
     70c:	701a      	strb	r2, [r3, #0]
	return flags;
     70e:	9d01      	ldr	r5, [sp, #4]
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (PM->PM_PBBMASK == 0) {
     710:	4b0a      	ldr	r3, [pc, #40]	; (73c <sysclk_enable_pbb_module+0x4c>)
     712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
     714:	b91b      	cbnz	r3, 71e <sysclk_enable_pbb_module+0x2e>
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
     716:	2106      	movs	r1, #6
     718:	2001      	movs	r0, #1
     71a:	4b09      	ldr	r3, [pc, #36]	; (740 <sysclk_enable_pbb_module+0x50>)
     71c:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     71e:	b12d      	cbz	r5, 72c <sysclk_enable_pbb_module+0x3c>
		cpu_irq_enable();
     720:	2201      	movs	r2, #1
     722:	4b05      	ldr	r3, [pc, #20]	; (738 <sysclk_enable_pbb_module+0x48>)
     724:	701a      	strb	r2, [r3, #0]
     726:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     72a:	b662      	cpsie	i
	}

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(PM_CLK_GRP_PBB, module_index);
     72c:	4621      	mov	r1, r4
     72e:	2003      	movs	r0, #3
     730:	4b03      	ldr	r3, [pc, #12]	; (740 <sysclk_enable_pbb_module+0x50>)
     732:	4798      	blx	r3
}
     734:	b003      	add	sp, #12
     736:	bd30      	pop	{r4, r5, pc}
     738:	20000038 	.word	0x20000038
     73c:	400e0000 	.word	0x400e0000
     740:	00000589 	.word	0x00000589

00000744 <sysclk_disable_pbb_module>:
/**
 * \brief Disable a module clock derived from the PBB clock
 * \param module_index Index of the module clock in the PBBMASK register
 */
void sysclk_disable_pbb_module(uint32_t module_index)
{
     744:	b510      	push	{r4, lr}
     746:	b082      	sub	sp, #8
	irqflags_t flags;

	/* Disable the module */
	sysclk_priv_disable_module(PM_CLK_GRP_PBB, module_index);
     748:	4601      	mov	r1, r0
     74a:	2003      	movs	r0, #3
     74c:	4b0f      	ldr	r3, [pc, #60]	; (78c <sysclk_disable_pbb_module+0x48>)
     74e:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     750:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     754:	fab3 f383 	clz	r3, r3
     758:	095b      	lsrs	r3, r3, #5
     75a:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     75c:	b672      	cpsid	i
     75e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     762:	2200      	movs	r2, #0
     764:	4b0a      	ldr	r3, [pc, #40]	; (790 <sysclk_disable_pbb_module+0x4c>)
     766:	701a      	strb	r2, [r3, #0]
	return flags;
     768:	9c01      	ldr	r4, [sp, #4]

	/* Disable the bridge if possible */
	flags = cpu_irq_save();

	if (PM->PM_PBBMASK == 0) {
     76a:	4b0a      	ldr	r3, [pc, #40]	; (794 <sysclk_disable_pbb_module+0x50>)
     76c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
     76e:	b91b      	cbnz	r3, 778 <sysclk_disable_pbb_module+0x34>
 * \brief Disable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
     770:	2106      	movs	r1, #6
     772:	2001      	movs	r0, #1
     774:	4b05      	ldr	r3, [pc, #20]	; (78c <sysclk_disable_pbb_module+0x48>)
     776:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     778:	b12c      	cbz	r4, 786 <sysclk_disable_pbb_module+0x42>
		cpu_irq_enable();
     77a:	2201      	movs	r2, #1
     77c:	4b04      	ldr	r3, [pc, #16]	; (790 <sysclk_disable_pbb_module+0x4c>)
     77e:	701a      	strb	r2, [r3, #0]
     780:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     784:	b662      	cpsie	i
		sysclk_disable_hsb_module(SYSCLK_PBB_BRIDGE);
	}

	cpu_irq_restore(flags);
}
     786:	b002      	add	sp, #8
     788:	bd10      	pop	{r4, pc}
     78a:	bf00      	nop
     78c:	000005e9 	.word	0x000005e9
     790:	20000038 	.word	0x20000038
     794:	400e0000 	.word	0x400e0000

00000798 <sysclk_get_peripheral_bus_hz>:
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
	/* Fallthroughs intended for modules sharing the same peripheral bus. */
	switch ((uintptr_t)module) {
     798:	4b5f      	ldr	r3, [pc, #380]	; (918 <sysclk_get_peripheral_bus_hz+0x180>)
     79a:	4298      	cmp	r0, r3
     79c:	f000 80ba 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7a0:	d860      	bhi.n	864 <sysclk_get_peripheral_bus_hz+0xcc>
     7a2:	f5a3 23a0 	sub.w	r3, r3, #327680	; 0x50000
     7a6:	4298      	cmp	r0, r3
     7a8:	f000 80b4 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7ac:	d82f      	bhi.n	80e <sysclk_get_peripheral_bus_hz+0x76>
     7ae:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     7b2:	4298      	cmp	r0, r3
     7b4:	f000 80ae 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7b8:	d814      	bhi.n	7e4 <sysclk_get_peripheral_bus_hz+0x4c>
     7ba:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     7be:	4298      	cmp	r0, r3
     7c0:	f000 80a8 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7c4:	d804      	bhi.n	7d0 <sysclk_get_peripheral_bus_hz+0x38>
     7c6:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
     7ca:	f040 80a1 	bne.w	910 <sysclk_get_peripheral_bus_hz+0x178>
     7ce:	e0a1      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7d0:	4b52      	ldr	r3, [pc, #328]	; (91c <sysclk_get_peripheral_bus_hz+0x184>)
     7d2:	4298      	cmp	r0, r3
     7d4:	f000 809e 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7d8:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     7dc:	4298      	cmp	r0, r3
     7de:	f040 8097 	bne.w	910 <sysclk_get_peripheral_bus_hz+0x178>
     7e2:	e097      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7e4:	4b4e      	ldr	r3, [pc, #312]	; (920 <sysclk_get_peripheral_bus_hz+0x188>)
     7e6:	4298      	cmp	r0, r3
     7e8:	f000 8094 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7ec:	d805      	bhi.n	7fa <sysclk_get_peripheral_bus_hz+0x62>
     7ee:	f5a3 5370 	sub.w	r3, r3, #15360	; 0x3c00
     7f2:	4298      	cmp	r0, r3
     7f4:	f040 808c 	bne.w	910 <sysclk_get_peripheral_bus_hz+0x178>
     7f8:	e08c      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7fa:	4b4a      	ldr	r3, [pc, #296]	; (924 <sysclk_get_peripheral_bus_hz+0x18c>)
     7fc:	4298      	cmp	r0, r3
     7fe:	f000 8089 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     802:	f503 43f8 	add.w	r3, r3, #31744	; 0x7c00
     806:	4298      	cmp	r0, r3
     808:	f040 8082 	bne.w	910 <sysclk_get_peripheral_bus_hz+0x178>
     80c:	e082      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     80e:	4b46      	ldr	r3, [pc, #280]	; (928 <sysclk_get_peripheral_bus_hz+0x190>)
     810:	4298      	cmp	r0, r3
     812:	d07f      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     814:	d811      	bhi.n	83a <sysclk_get_peripheral_bus_hz+0xa2>
     816:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     81a:	4298      	cmp	r0, r3
     81c:	d07a      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     81e:	d804      	bhi.n	82a <sysclk_get_peripheral_bus_hz+0x92>
     820:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
     824:	4298      	cmp	r0, r3
     826:	d173      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     828:	e074      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     82a:	4b40      	ldr	r3, [pc, #256]	; (92c <sysclk_get_peripheral_bus_hz+0x194>)
     82c:	4298      	cmp	r0, r3
     82e:	d071      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     830:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     834:	4298      	cmp	r0, r3
     836:	d16b      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     838:	e06c      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     83a:	4b3d      	ldr	r3, [pc, #244]	; (930 <sysclk_get_peripheral_bus_hz+0x198>)
     83c:	4298      	cmp	r0, r3
     83e:	d069      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     840:	d808      	bhi.n	854 <sysclk_get_peripheral_bus_hz+0xbc>
     842:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
     846:	4298      	cmp	r0, r3
     848:	d064      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     84a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     84e:	4298      	cmp	r0, r3
     850:	d15e      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     852:	e05f      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     854:	4b37      	ldr	r3, [pc, #220]	; (934 <sysclk_get_peripheral_bus_hz+0x19c>)
     856:	4298      	cmp	r0, r3
     858:	d05c      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     85a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     85e:	4298      	cmp	r0, r3
     860:	d156      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     862:	e057      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     864:	4b34      	ldr	r3, [pc, #208]	; (938 <sysclk_get_peripheral_bus_hz+0x1a0>)
     866:	4298      	cmp	r0, r3
     868:	d054      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     86a:	d827      	bhi.n	8bc <sysclk_get_peripheral_bus_hz+0x124>
     86c:	f5a3 337c 	sub.w	r3, r3, #258048	; 0x3f000
     870:	4298      	cmp	r0, r3
     872:	d04f      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     874:	d811      	bhi.n	89a <sysclk_get_peripheral_bus_hz+0x102>
     876:	f5a3 3304 	sub.w	r3, r3, #135168	; 0x21000
     87a:	4298      	cmp	r0, r3
     87c:	d04a      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     87e:	d804      	bhi.n	88a <sysclk_get_peripheral_bus_hz+0xf2>
     880:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
     884:	4298      	cmp	r0, r3
     886:	d143      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     888:	e044      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     88a:	4b2c      	ldr	r3, [pc, #176]	; (93c <sysclk_get_peripheral_bus_hz+0x1a4>)
     88c:	4298      	cmp	r0, r3
     88e:	d041      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     890:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     894:	4298      	cmp	r0, r3
     896:	d13b      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     898:	e03c      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     89a:	4b29      	ldr	r3, [pc, #164]	; (940 <sysclk_get_peripheral_bus_hz+0x1a8>)
     89c:	4298      	cmp	r0, r3
     89e:	d039      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8a0:	d804      	bhi.n	8ac <sysclk_get_peripheral_bus_hz+0x114>
     8a2:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
     8a6:	4298      	cmp	r0, r3
     8a8:	d132      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     8aa:	e033      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8ac:	4b25      	ldr	r3, [pc, #148]	; (944 <sysclk_get_peripheral_bus_hz+0x1ac>)
     8ae:	4298      	cmp	r0, r3
     8b0:	d030      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
     8b6:	4298      	cmp	r0, r3
     8b8:	d12a      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     8ba:	e02b      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8bc:	4b22      	ldr	r3, [pc, #136]	; (948 <sysclk_get_peripheral_bus_hz+0x1b0>)
     8be:	4298      	cmp	r0, r3
     8c0:	d028      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8c2:	d811      	bhi.n	8e8 <sysclk_get_peripheral_bus_hz+0x150>
     8c4:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
     8c8:	4298      	cmp	r0, r3
     8ca:	d023      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8cc:	d804      	bhi.n	8d8 <sysclk_get_peripheral_bus_hz+0x140>
     8ce:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
     8d2:	4298      	cmp	r0, r3
     8d4:	d11c      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     8d6:	e01d      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8d8:	4b1c      	ldr	r3, [pc, #112]	; (94c <sysclk_get_peripheral_bus_hz+0x1b4>)
     8da:	4298      	cmp	r0, r3
     8dc:	d01a      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     8e2:	4298      	cmp	r0, r3
     8e4:	d114      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     8e6:	e015      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8e8:	4b19      	ldr	r3, [pc, #100]	; (950 <sysclk_get_peripheral_bus_hz+0x1b8>)
     8ea:	4298      	cmp	r0, r3
     8ec:	d012      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8ee:	d808      	bhi.n	902 <sysclk_get_peripheral_bus_hz+0x16a>
     8f0:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
     8f4:	4298      	cmp	r0, r3
     8f6:	d00d      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     8fc:	4298      	cmp	r0, r3
     8fe:	d107      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     900:	e008      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     902:	4b14      	ldr	r3, [pc, #80]	; (954 <sysclk_get_peripheral_bus_hz+0x1bc>)
     904:	4298      	cmp	r0, r3
     906:	d005      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     908:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     90c:	4298      	cmp	r0, r3
     90e:	d001      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
	case PICOUART_ADDR:
		return sysclk_get_pbd_hz();

	default:
		Assert(false);
		return 0;
     910:	2000      	movs	r0, #0
     912:	4770      	bx	lr
	case TWIM2_ADDR:
	case TWIM3_ADDR:
	#if !SAM4LS
	case LCDCA_ADDR:
	#endif
		return sysclk_get_pba_hz();
     914:	4810      	ldr	r0, [pc, #64]	; (958 <sysclk_get_peripheral_bus_hz+0x1c0>)

	default:
		Assert(false);
		return 0;
	}
}
     916:	4770      	bx	lr
     918:	40078000 	.word	0x40078000
     91c:	40010000 	.word	0x40010000
     920:	4001c000 	.word	0x4001c000
     924:	4001c400 	.word	0x4001c400
     928:	40040000 	.word	0x40040000
     92c:	40038000 	.word	0x40038000
     930:	40068000 	.word	0x40068000
     934:	4006c000 	.word	0x4006c000
     938:	400e0000 	.word	0x400e0000
     93c:	400a0000 	.word	0x400a0000
     940:	400a4000 	.word	0x400a4000
     944:	400a5000 	.word	0x400a5000
     948:	400f0000 	.word	0x400f0000
     94c:	400e0c00 	.word	0x400e0c00
     950:	400f0c00 	.word	0x400f0c00
     954:	400f1000 	.word	0x400f1000
     958:	0001c138 	.word	0x0001c138

0000095c <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
void sysclk_enable_peripheral_clock(const volatile void *module)
{
     95c:	b508      	push	{r3, lr}
	switch ((uintptr_t)module) {
     95e:	4bb3      	ldr	r3, [pc, #716]	; (c2c <sysclk_enable_peripheral_clock+0x2d0>)
     960:	4298      	cmp	r0, r3
     962:	f000 815a 	beq.w	c1a <sysclk_enable_peripheral_clock+0x2be>
     966:	d86a      	bhi.n	a3e <sysclk_enable_peripheral_clock+0xe2>
     968:	f5a3 23a0 	sub.w	r3, r3, #327680	; 0x50000
     96c:	4298      	cmp	r0, r3
     96e:	f000 8113 	beq.w	b98 <sysclk_enable_peripheral_clock+0x23c>
     972:	d82f      	bhi.n	9d4 <sysclk_enable_peripheral_clock+0x78>
     974:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     978:	4298      	cmp	r0, r3
     97a:	f000 80f2 	beq.w	b62 <sysclk_enable_peripheral_clock+0x206>
     97e:	d814      	bhi.n	9aa <sysclk_enable_peripheral_clock+0x4e>
     980:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     984:	4298      	cmp	r0, r3
     986:	f000 80d2 	beq.w	b2e <sysclk_enable_peripheral_clock+0x1d2>
     98a:	d804      	bhi.n	996 <sysclk_enable_peripheral_clock+0x3a>
     98c:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
     990:	f000 80c9 	beq.w	b26 <sysclk_enable_peripheral_clock+0x1ca>
     994:	bd08      	pop	{r3, pc}
     996:	4ba6      	ldr	r3, [pc, #664]	; (c30 <sysclk_enable_peripheral_clock+0x2d4>)
     998:	4298      	cmp	r0, r3
     99a:	f000 80cc 	beq.w	b36 <sysclk_enable_peripheral_clock+0x1da>
     99e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     9a2:	4298      	cmp	r0, r3
     9a4:	f000 80d2 	beq.w	b4c <sysclk_enable_peripheral_clock+0x1f0>
     9a8:	bd08      	pop	{r3, pc}
     9aa:	4ba2      	ldr	r3, [pc, #648]	; (c34 <sysclk_enable_peripheral_clock+0x2d8>)
     9ac:	4298      	cmp	r0, r3
     9ae:	f000 80e0 	beq.w	b72 <sysclk_enable_peripheral_clock+0x216>
     9b2:	d805      	bhi.n	9c0 <sysclk_enable_peripheral_clock+0x64>
     9b4:	f5a3 5370 	sub.w	r3, r3, #15360	; 0x3c00
     9b8:	4298      	cmp	r0, r3
     9ba:	f000 80d6 	beq.w	b6a <sysclk_enable_peripheral_clock+0x20e>
     9be:	bd08      	pop	{r3, pc}
     9c0:	4b9d      	ldr	r3, [pc, #628]	; (c38 <sysclk_enable_peripheral_clock+0x2dc>)
     9c2:	4298      	cmp	r0, r3
     9c4:	f000 80d9 	beq.w	b7a <sysclk_enable_peripheral_clock+0x21e>
     9c8:	f503 43f8 	add.w	r3, r3, #31744	; 0x7c00
     9cc:	4298      	cmp	r0, r3
     9ce:	f000 80d8 	beq.w	b82 <sysclk_enable_peripheral_clock+0x226>
     9d2:	bd08      	pop	{r3, pc}
     9d4:	4b99      	ldr	r3, [pc, #612]	; (c3c <sysclk_enable_peripheral_clock+0x2e0>)
     9d6:	4298      	cmp	r0, r3
     9d8:	f000 8107 	beq.w	bea <sysclk_enable_peripheral_clock+0x28e>
     9dc:	d815      	bhi.n	a0a <sysclk_enable_peripheral_clock+0xae>
     9de:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     9e2:	4298      	cmp	r0, r3
     9e4:	f000 80ee 	beq.w	bc4 <sysclk_enable_peripheral_clock+0x268>
     9e8:	d805      	bhi.n	9f6 <sysclk_enable_peripheral_clock+0x9a>
     9ea:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
     9ee:	4298      	cmp	r0, r3
     9f0:	f000 80dd 	beq.w	bae <sysclk_enable_peripheral_clock+0x252>
     9f4:	bd08      	pop	{r3, pc}
     9f6:	4b92      	ldr	r3, [pc, #584]	; (c40 <sysclk_enable_peripheral_clock+0x2e4>)
     9f8:	4298      	cmp	r0, r3
     9fa:	f000 80ee 	beq.w	bda <sysclk_enable_peripheral_clock+0x27e>
     9fe:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     a02:	4298      	cmp	r0, r3
     a04:	f000 80ed 	beq.w	be2 <sysclk_enable_peripheral_clock+0x286>
     a08:	bd08      	pop	{r3, pc}
     a0a:	4b8e      	ldr	r3, [pc, #568]	; (c44 <sysclk_enable_peripheral_clock+0x2e8>)
     a0c:	4298      	cmp	r0, r3
     a0e:	f000 80f8 	beq.w	c02 <sysclk_enable_peripheral_clock+0x2a6>
     a12:	d80a      	bhi.n	a2a <sysclk_enable_peripheral_clock+0xce>
     a14:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
     a18:	4298      	cmp	r0, r3
     a1a:	f000 80ea 	beq.w	bf2 <sysclk_enable_peripheral_clock+0x296>
     a1e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     a22:	4298      	cmp	r0, r3
     a24:	f000 80e9 	beq.w	bfa <sysclk_enable_peripheral_clock+0x29e>
     a28:	bd08      	pop	{r3, pc}
     a2a:	4b87      	ldr	r3, [pc, #540]	; (c48 <sysclk_enable_peripheral_clock+0x2ec>)
     a2c:	4298      	cmp	r0, r3
     a2e:	f000 80ec 	beq.w	c0a <sysclk_enable_peripheral_clock+0x2ae>
     a32:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     a36:	4298      	cmp	r0, r3
     a38:	f000 80eb 	beq.w	c12 <sysclk_enable_peripheral_clock+0x2b6>
     a3c:	bd08      	pop	{r3, pc}
     a3e:	4b83      	ldr	r3, [pc, #524]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     a40:	4298      	cmp	r0, r3
     a42:	f000 814d 	beq.w	ce0 <sysclk_enable_peripheral_clock+0x384>
     a46:	d834      	bhi.n	ab2 <sysclk_enable_peripheral_clock+0x156>
     a48:	f5a3 337c 	sub.w	r3, r3, #258048	; 0x3f000
     a4c:	4298      	cmp	r0, r3
     a4e:	f000 8127 	beq.w	ca0 <sysclk_enable_peripheral_clock+0x344>
     a52:	d815      	bhi.n	a80 <sysclk_enable_peripheral_clock+0x124>
     a54:	f5a3 3304 	sub.w	r3, r3, #135168	; 0x21000
     a58:	4298      	cmp	r0, r3
     a5a:	f000 810d 	beq.w	c78 <sysclk_enable_peripheral_clock+0x31c>
     a5e:	d805      	bhi.n	a6c <sysclk_enable_peripheral_clock+0x110>
     a60:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
     a64:	4298      	cmp	r0, r3
     a66:	f000 80dc 	beq.w	c22 <sysclk_enable_peripheral_clock+0x2c6>
     a6a:	bd08      	pop	{r3, pc}
     a6c:	4b78      	ldr	r3, [pc, #480]	; (c50 <sysclk_enable_peripheral_clock+0x2f4>)
     a6e:	4298      	cmp	r0, r3
     a70:	f000 8106 	beq.w	c80 <sysclk_enable_peripheral_clock+0x324>
     a74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     a78:	4298      	cmp	r0, r3
     a7a:	f000 8109 	beq.w	c90 <sysclk_enable_peripheral_clock+0x334>
     a7e:	bd08      	pop	{r3, pc}
     a80:	4b74      	ldr	r3, [pc, #464]	; (c54 <sysclk_enable_peripheral_clock+0x2f8>)
     a82:	4298      	cmp	r0, r3
     a84:	f000 8120 	beq.w	cc8 <sysclk_enable_peripheral_clock+0x36c>
     a88:	d80a      	bhi.n	aa0 <sysclk_enable_peripheral_clock+0x144>
     a8a:	f5a3 5340 	sub.w	r3, r3, #12288	; 0x3000
     a8e:	4298      	cmp	r0, r3
     a90:	f000 810a 	beq.w	ca8 <sysclk_enable_peripheral_clock+0x34c>
     a94:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
     a98:	4298      	cmp	r0, r3
     a9a:	f000 810d 	beq.w	cb8 <sysclk_enable_peripheral_clock+0x35c>
     a9e:	bd08      	pop	{r3, pc}
     aa0:	4b6d      	ldr	r3, [pc, #436]	; (c58 <sysclk_enable_peripheral_clock+0x2fc>)
     aa2:	4298      	cmp	r0, r3
     aa4:	f000 8118 	beq.w	cd8 <sysclk_enable_peripheral_clock+0x37c>
     aa8:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
     aac:	4298      	cmp	r0, r3
     aae:	d035      	beq.n	b1c <sysclk_enable_peripheral_clock+0x1c0>
     ab0:	bd08      	pop	{r3, pc}
     ab2:	4b6a      	ldr	r3, [pc, #424]	; (c5c <sysclk_enable_peripheral_clock+0x300>)
     ab4:	4298      	cmp	r0, r3
     ab6:	f000 812c 	beq.w	d12 <sysclk_enable_peripheral_clock+0x3b6>
     aba:	d815      	bhi.n	ae8 <sysclk_enable_peripheral_clock+0x18c>
     abc:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
     ac0:	4298      	cmp	r0, r3
     ac2:	f000 8117 	beq.w	cf4 <sysclk_enable_peripheral_clock+0x398>
     ac6:	d805      	bhi.n	ad4 <sysclk_enable_peripheral_clock+0x178>
     ac8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
     acc:	4298      	cmp	r0, r3
     ace:	f000 810c 	beq.w	cea <sysclk_enable_peripheral_clock+0x38e>
     ad2:	bd08      	pop	{r3, pc}
     ad4:	4b62      	ldr	r3, [pc, #392]	; (c60 <sysclk_enable_peripheral_clock+0x304>)
     ad6:	4298      	cmp	r0, r3
     ad8:	f000 8111 	beq.w	cfe <sysclk_enable_peripheral_clock+0x3a2>
     adc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     ae0:	4298      	cmp	r0, r3
     ae2:	f000 8111 	beq.w	d08 <sysclk_enable_peripheral_clock+0x3ac>
     ae6:	bd08      	pop	{r3, pc}
     ae8:	4b5e      	ldr	r3, [pc, #376]	; (c64 <sysclk_enable_peripheral_clock+0x308>)
     aea:	4298      	cmp	r0, r3
     aec:	f000 8120 	beq.w	d30 <sysclk_enable_peripheral_clock+0x3d4>
     af0:	d80a      	bhi.n	b08 <sysclk_enable_peripheral_clock+0x1ac>
     af2:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
     af6:	4298      	cmp	r0, r3
     af8:	f000 8110 	beq.w	d1c <sysclk_enable_peripheral_clock+0x3c0>
     afc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     b00:	4298      	cmp	r0, r3
     b02:	f000 8110 	beq.w	d26 <sysclk_enable_peripheral_clock+0x3ca>
     b06:	bd08      	pop	{r3, pc}
     b08:	4b57      	ldr	r3, [pc, #348]	; (c68 <sysclk_enable_peripheral_clock+0x30c>)
     b0a:	4298      	cmp	r0, r3
     b0c:	f000 8115 	beq.w	d3a <sysclk_enable_peripheral_clock+0x3de>
     b10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     b14:	4298      	cmp	r0, r3
     b16:	f000 8115 	beq.w	d44 <sysclk_enable_peripheral_clock+0x3e8>
     b1a:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
     b1c:	2109      	movs	r1, #9
     b1e:	2001      	movs	r0, #1
     b20:	4b52      	ldr	r3, [pc, #328]	; (c6c <sysclk_enable_peripheral_clock+0x310>)
     b22:	4798      	blx	r3
     b24:	bd08      	pop	{r3, pc}
		sysclk_enable_hsb_module(SYSCLK_AESA_HSB);
		break;
	#endif

	case IISC_ADDR:
		sysclk_enable_pba_module(SYSCLK_IISC);
     b26:	2000      	movs	r0, #0
     b28:	4b51      	ldr	r3, [pc, #324]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b2a:	4798      	blx	r3
		break;
     b2c:	bd08      	pop	{r3, pc}

	case SPI_ADDR:
		sysclk_enable_pba_module(SYSCLK_SPI);
     b2e:	2001      	movs	r0, #1
     b30:	4b4f      	ldr	r3, [pc, #316]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b32:	4798      	blx	r3
		break;
     b34:	bd08      	pop	{r3, pc}

	case TC0_ADDR:
		sysclk_enable_pba_module(SYSCLK_TC0);
     b36:	2002      	movs	r0, #2
     b38:	4b4d      	ldr	r3, [pc, #308]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b3a:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     b3c:	4b43      	ldr	r3, [pc, #268]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     b3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
     b40:	f042 0255 	orr.w	r2, r2, #85	; 0x55
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     b44:	494b      	ldr	r1, [pc, #300]	; (c74 <sysclk_enable_peripheral_clock+0x318>)
     b46:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     b48:	641a      	str	r2, [r3, #64]	; 0x40
     b4a:	bd08      	pop	{r3, pc}
			| PBA_DIVMASK_TIMER_CLOCK5
			);
		break;

	case TC1_ADDR:
		sysclk_enable_pba_module(SYSCLK_TC1);
     b4c:	2003      	movs	r0, #3
     b4e:	4b48      	ldr	r3, [pc, #288]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b50:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     b52:	4b3e      	ldr	r3, [pc, #248]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     b54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
     b56:	f042 0255 	orr.w	r2, r2, #85	; 0x55
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     b5a:	4946      	ldr	r1, [pc, #280]	; (c74 <sysclk_enable_peripheral_clock+0x318>)
     b5c:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     b5e:	641a      	str	r2, [r3, #64]	; 0x40
     b60:	bd08      	pop	{r3, pc}
			| PBA_DIVMASK_TIMER_CLOCK5
			);
		break;

	case TWIM0_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM0);
     b62:	2004      	movs	r0, #4
     b64:	4b42      	ldr	r3, [pc, #264]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b66:	4798      	blx	r3
		break;
     b68:	bd08      	pop	{r3, pc}

	case TWIS0_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIS0);
     b6a:	2005      	movs	r0, #5
     b6c:	4b40      	ldr	r3, [pc, #256]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b6e:	4798      	blx	r3
		break;
     b70:	bd08      	pop	{r3, pc}

	case TWIM1_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM1);
     b72:	2006      	movs	r0, #6
     b74:	4b3e      	ldr	r3, [pc, #248]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b76:	4798      	blx	r3
		break;
     b78:	bd08      	pop	{r3, pc}

	case TWIS1_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIS1);
     b7a:	2007      	movs	r0, #7
     b7c:	4b3c      	ldr	r3, [pc, #240]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b7e:	4798      	blx	r3
		break;
     b80:	bd08      	pop	{r3, pc}

	case USART0_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART0);
     b82:	2008      	movs	r0, #8
     b84:	4b3a      	ldr	r3, [pc, #232]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b86:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     b88:	4b30      	ldr	r3, [pc, #192]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     b8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
     b8c:	f042 0204 	orr.w	r2, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     b90:	4938      	ldr	r1, [pc, #224]	; (c74 <sysclk_enable_peripheral_clock+0x318>)
     b92:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     b94:	641a      	str	r2, [r3, #64]	; 0x40
     b96:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case USART1_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART1);
     b98:	2009      	movs	r0, #9
     b9a:	4b35      	ldr	r3, [pc, #212]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b9c:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     b9e:	4b2b      	ldr	r3, [pc, #172]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     ba0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
     ba2:	f042 0204 	orr.w	r2, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     ba6:	4933      	ldr	r1, [pc, #204]	; (c74 <sysclk_enable_peripheral_clock+0x318>)
     ba8:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     baa:	641a      	str	r2, [r3, #64]	; 0x40
     bac:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case USART2_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART2);
     bae:	200a      	movs	r0, #10
     bb0:	4b2f      	ldr	r3, [pc, #188]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     bb2:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     bb4:	4b25      	ldr	r3, [pc, #148]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     bb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
     bb8:	f042 0204 	orr.w	r2, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     bbc:	492d      	ldr	r1, [pc, #180]	; (c74 <sysclk_enable_peripheral_clock+0x318>)
     bbe:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     bc0:	641a      	str	r2, [r3, #64]	; 0x40
     bc2:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case USART3_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART3);
     bc4:	200b      	movs	r0, #11
     bc6:	4b2a      	ldr	r3, [pc, #168]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     bc8:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     bca:	4b20      	ldr	r3, [pc, #128]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     bcc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
     bce:	f042 0204 	orr.w	r2, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     bd2:	4928      	ldr	r1, [pc, #160]	; (c74 <sysclk_enable_peripheral_clock+0x318>)
     bd4:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     bd6:	641a      	str	r2, [r3, #64]	; 0x40
     bd8:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case ADCIFE_ADDR:
		sysclk_enable_pba_module(SYSCLK_ADCIFE);
     bda:	200c      	movs	r0, #12
     bdc:	4b24      	ldr	r3, [pc, #144]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     bde:	4798      	blx	r3
		break;
     be0:	bd08      	pop	{r3, pc}

	case DACC_ADDR:
		sysclk_enable_pba_module(SYSCLK_DACC);
     be2:	200d      	movs	r0, #13
     be4:	4b22      	ldr	r3, [pc, #136]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     be6:	4798      	blx	r3
		break;
     be8:	bd08      	pop	{r3, pc}

	case ACIFC_ADDR:
		sysclk_enable_pba_module(SYSCLK_ACIFC);
     bea:	200e      	movs	r0, #14
     bec:	4b20      	ldr	r3, [pc, #128]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     bee:	4798      	blx	r3
		break;
     bf0:	bd08      	pop	{r3, pc}

	case GLOC_ADDR:
		sysclk_enable_pba_module(SYSCLK_GLOC);
     bf2:	200f      	movs	r0, #15
     bf4:	4b1e      	ldr	r3, [pc, #120]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     bf6:	4798      	blx	r3
		break;
     bf8:	bd08      	pop	{r3, pc}

	case ABDACB_ADDR:
		sysclk_enable_pba_module(SYSCLK_ABDACB);
     bfa:	2010      	movs	r0, #16
     bfc:	4b1c      	ldr	r3, [pc, #112]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     bfe:	4798      	blx	r3
		break;
     c00:	bd08      	pop	{r3, pc}

	case TRNG_ADDR:
		sysclk_enable_pba_module(SYSCLK_TRNG);
     c02:	2011      	movs	r0, #17
     c04:	4b1a      	ldr	r3, [pc, #104]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     c06:	4798      	blx	r3
		break;
     c08:	bd08      	pop	{r3, pc}

	case PARC_ADDR:
		sysclk_enable_pba_module(SYSCLK_PARC);
     c0a:	2012      	movs	r0, #18
     c0c:	4b18      	ldr	r3, [pc, #96]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     c0e:	4798      	blx	r3
		break;
     c10:	bd08      	pop	{r3, pc}

	case CATB_ADDR:
		sysclk_enable_pba_module(SYSCLK_CATB);
     c12:	2013      	movs	r0, #19
     c14:	4b16      	ldr	r3, [pc, #88]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     c16:	4798      	blx	r3
		break;
     c18:	bd08      	pop	{r3, pc}

	case TWIM2_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM2);
     c1a:	2015      	movs	r0, #21
     c1c:	4b14      	ldr	r3, [pc, #80]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     c1e:	4798      	blx	r3
		break;
     c20:	bd08      	pop	{r3, pc}

	case TWIM3_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM3);
     c22:	2016      	movs	r0, #22
     c24:	4b12      	ldr	r3, [pc, #72]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     c26:	4798      	blx	r3
		break;
     c28:	bd08      	pop	{r3, pc}
     c2a:	bf00      	nop
     c2c:	40078000 	.word	0x40078000
     c30:	40010000 	.word	0x40010000
     c34:	4001c000 	.word	0x4001c000
     c38:	4001c400 	.word	0x4001c400
     c3c:	40040000 	.word	0x40040000
     c40:	40038000 	.word	0x40038000
     c44:	40068000 	.word	0x40068000
     c48:	4006c000 	.word	0x4006c000
     c4c:	400e0000 	.word	0x400e0000
     c50:	400a0000 	.word	0x400a0000
     c54:	400a5000 	.word	0x400a5000
     c58:	400a6000 	.word	0x400a6000
     c5c:	400f0000 	.word	0x400f0000
     c60:	400e0c00 	.word	0x400e0c00
     c64:	400f0c00 	.word	0x400f0c00
     c68:	400f1000 	.word	0x400f1000
     c6c:	00000589 	.word	0x00000589
     c70:	00000649 	.word	0x00000649
     c74:	aa000040 	.word	0xaa000040

	#if !SAM4LS
	case LCDCA_ADDR:
		sysclk_enable_pba_module(SYSCLK_LCDCA);
     c78:	2017      	movs	r0, #23
     c7a:	4b35      	ldr	r3, [pc, #212]	; (d50 <sysclk_enable_peripheral_clock+0x3f4>)
     c7c:	4798      	blx	r3
		break;
     c7e:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
     c80:	2101      	movs	r1, #1
     c82:	4608      	mov	r0, r1
     c84:	4b33      	ldr	r3, [pc, #204]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     c86:	4798      	blx	r3
	#endif

	case HFLASHC_ADDR:
		sysclk_enable_hsb_module(SYSCLK_HFLASHC_DATA);
		sysclk_enable_pbb_module(SYSCLK_HFLASHC_REGS);
     c88:	2000      	movs	r0, #0
     c8a:	4b33      	ldr	r3, [pc, #204]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     c8c:	4798      	blx	r3
		break;
     c8e:	bd08      	pop	{r3, pc}
     c90:	2102      	movs	r1, #2
     c92:	2001      	movs	r0, #1
     c94:	4b2f      	ldr	r3, [pc, #188]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     c96:	4798      	blx	r3

	case HCACHE_ADDR:
		sysclk_enable_hsb_module(SYSCLK_HRAMC1_DATA);
		sysclk_enable_pbb_module(SYSCLK_HRAMC1_REGS);
     c98:	2001      	movs	r0, #1
     c9a:	4b2f      	ldr	r3, [pc, #188]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     c9c:	4798      	blx	r3
		break;
     c9e:	bd08      	pop	{r3, pc}

	case HMATRIX_ADDR:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
     ca0:	2002      	movs	r0, #2
     ca2:	4b2d      	ldr	r3, [pc, #180]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     ca4:	4798      	blx	r3
		break;
     ca6:	bd08      	pop	{r3, pc}
     ca8:	2100      	movs	r1, #0
     caa:	2001      	movs	r0, #1
     cac:	4b29      	ldr	r3, [pc, #164]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     cae:	4798      	blx	r3

	case PDCA_ADDR:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
		sysclk_enable_pbb_module(SYSCLK_PDCA_PB);
     cb0:	2003      	movs	r0, #3
     cb2:	4b29      	ldr	r3, [pc, #164]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     cb4:	4798      	blx	r3
		break;
     cb6:	bd08      	pop	{r3, pc}
     cb8:	2104      	movs	r1, #4
     cba:	2001      	movs	r0, #1
     cbc:	4b25      	ldr	r3, [pc, #148]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     cbe:	4798      	blx	r3

	case CRCCU_ADDR:
		sysclk_enable_hsb_module(SYSCLK_CRCCU_DATA);
		sysclk_enable_pbb_module(SYSCLK_CRCCU_REGS);
     cc0:	2004      	movs	r0, #4
     cc2:	4b25      	ldr	r3, [pc, #148]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     cc4:	4798      	blx	r3
		break;
     cc6:	bd08      	pop	{r3, pc}
     cc8:	2103      	movs	r1, #3
     cca:	2001      	movs	r0, #1
     ccc:	4b21      	ldr	r3, [pc, #132]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     cce:	4798      	blx	r3

	case USBC_ADDR:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
     cd0:	2005      	movs	r0, #5
     cd2:	4b21      	ldr	r3, [pc, #132]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     cd4:	4798      	blx	r3
		break;
     cd6:	bd08      	pop	{r3, pc}

	case PEVC_ADDR:
		sysclk_enable_pbb_module(SYSCLK_PEVC);
     cd8:	2006      	movs	r0, #6
     cda:	4b1f      	ldr	r3, [pc, #124]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     cdc:	4798      	blx	r3
		break;
     cde:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the PBC clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pbc_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_PBC, module_index);
     ce0:	2100      	movs	r1, #0
     ce2:	2004      	movs	r0, #4
     ce4:	4b1b      	ldr	r3, [pc, #108]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     ce6:	4798      	blx	r3
     ce8:	bd08      	pop	{r3, pc}
     cea:	2101      	movs	r1, #1
     cec:	2004      	movs	r0, #4
     cee:	4b19      	ldr	r3, [pc, #100]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     cf0:	4798      	blx	r3
     cf2:	bd08      	pop	{r3, pc}
     cf4:	2102      	movs	r1, #2
     cf6:	2004      	movs	r0, #4
     cf8:	4b16      	ldr	r3, [pc, #88]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     cfa:	4798      	blx	r3
     cfc:	bd08      	pop	{r3, pc}
     cfe:	2103      	movs	r1, #3
     d00:	2004      	movs	r0, #4
     d02:	4b14      	ldr	r3, [pc, #80]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d04:	4798      	blx	r3
     d06:	bd08      	pop	{r3, pc}
     d08:	2104      	movs	r1, #4
     d0a:	4608      	mov	r0, r1
     d0c:	4b11      	ldr	r3, [pc, #68]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d0e:	4798      	blx	r3
     d10:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the PBD clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pbd_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_PBD, module_index);
     d12:	2100      	movs	r1, #0
     d14:	2005      	movs	r0, #5
     d16:	4b0f      	ldr	r3, [pc, #60]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d18:	4798      	blx	r3
     d1a:	bd08      	pop	{r3, pc}
     d1c:	2101      	movs	r1, #1
     d1e:	2005      	movs	r0, #5
     d20:	4b0c      	ldr	r3, [pc, #48]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d22:	4798      	blx	r3
     d24:	bd08      	pop	{r3, pc}
     d26:	2102      	movs	r1, #2
     d28:	2005      	movs	r0, #5
     d2a:	4b0a      	ldr	r3, [pc, #40]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d2c:	4798      	blx	r3
     d2e:	bd08      	pop	{r3, pc}
     d30:	2103      	movs	r1, #3
     d32:	2005      	movs	r0, #5
     d34:	4b07      	ldr	r3, [pc, #28]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d36:	4798      	blx	r3
     d38:	bd08      	pop	{r3, pc}
     d3a:	2104      	movs	r1, #4
     d3c:	2005      	movs	r0, #5
     d3e:	4b05      	ldr	r3, [pc, #20]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d40:	4798      	blx	r3
     d42:	bd08      	pop	{r3, pc}
     d44:	2105      	movs	r1, #5
     d46:	4608      	mov	r0, r1
     d48:	4b02      	ldr	r3, [pc, #8]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d4a:	4798      	blx	r3
     d4c:	bd08      	pop	{r3, pc}
     d4e:	bf00      	nop
     d50:	00000649 	.word	0x00000649
     d54:	00000589 	.word	0x00000589
     d58:	000006f1 	.word	0x000006f1

00000d5c <sysclk_disable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be disabled also.
 *
 * \param module Pointer to the module's base address.
 */
void sysclk_disable_peripheral_clock(const volatile void *module)
{
     d5c:	b508      	push	{r3, lr}
	switch ((uintptr_t)module) {
     d5e:	4bb4      	ldr	r3, [pc, #720]	; (1030 <__stack_size__+0x30>)
     d60:	4298      	cmp	r0, r3
     d62:	f000 8130 	beq.w	fc6 <sysclk_disable_peripheral_clock+0x26a>
     d66:	d86a      	bhi.n	e3e <sysclk_disable_peripheral_clock+0xe2>
     d68:	f5a3 23a0 	sub.w	r3, r3, #327680	; 0x50000
     d6c:	4298      	cmp	r0, r3
     d6e:	f000 80fe 	beq.w	f6e <sysclk_disable_peripheral_clock+0x212>
     d72:	d82f      	bhi.n	dd4 <sysclk_disable_peripheral_clock+0x78>
     d74:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     d78:	4298      	cmp	r0, r3
     d7a:	f000 80e4 	beq.w	f46 <sysclk_disable_peripheral_clock+0x1ea>
     d7e:	d814      	bhi.n	daa <sysclk_disable_peripheral_clock+0x4e>
     d80:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     d84:	4298      	cmp	r0, r3
     d86:	f000 80d2 	beq.w	f2e <sysclk_disable_peripheral_clock+0x1d2>
     d8a:	d804      	bhi.n	d96 <sysclk_disable_peripheral_clock+0x3a>
     d8c:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
     d90:	f000 80c9 	beq.w	f26 <sysclk_disable_peripheral_clock+0x1ca>
     d94:	bd08      	pop	{r3, pc}
     d96:	4ba7      	ldr	r3, [pc, #668]	; (1034 <__stack_size__+0x34>)
     d98:	4298      	cmp	r0, r3
     d9a:	f000 80cc 	beq.w	f36 <sysclk_disable_peripheral_clock+0x1da>
     d9e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     da2:	4298      	cmp	r0, r3
     da4:	f000 80cb 	beq.w	f3e <sysclk_disable_peripheral_clock+0x1e2>
     da8:	bd08      	pop	{r3, pc}
     daa:	4ba3      	ldr	r3, [pc, #652]	; (1038 <__stack_size__+0x38>)
     dac:	4298      	cmp	r0, r3
     dae:	f000 80d2 	beq.w	f56 <sysclk_disable_peripheral_clock+0x1fa>
     db2:	d805      	bhi.n	dc0 <sysclk_disable_peripheral_clock+0x64>
     db4:	f5a3 5370 	sub.w	r3, r3, #15360	; 0x3c00
     db8:	4298      	cmp	r0, r3
     dba:	f000 80c8 	beq.w	f4e <sysclk_disable_peripheral_clock+0x1f2>
     dbe:	bd08      	pop	{r3, pc}
     dc0:	4b9e      	ldr	r3, [pc, #632]	; (103c <__stack_size__+0x3c>)
     dc2:	4298      	cmp	r0, r3
     dc4:	f000 80cb 	beq.w	f5e <sysclk_disable_peripheral_clock+0x202>
     dc8:	f503 43f8 	add.w	r3, r3, #31744	; 0x7c00
     dcc:	4298      	cmp	r0, r3
     dce:	f000 80ca 	beq.w	f66 <sysclk_disable_peripheral_clock+0x20a>
     dd2:	bd08      	pop	{r3, pc}
     dd4:	4b9a      	ldr	r3, [pc, #616]	; (1040 <__stack_size__+0x40>)
     dd6:	4298      	cmp	r0, r3
     dd8:	f000 80dd 	beq.w	f96 <sysclk_disable_peripheral_clock+0x23a>
     ddc:	d815      	bhi.n	e0a <sysclk_disable_peripheral_clock+0xae>
     dde:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     de2:	4298      	cmp	r0, r3
     de4:	f000 80cb 	beq.w	f7e <sysclk_disable_peripheral_clock+0x222>
     de8:	d805      	bhi.n	df6 <sysclk_disable_peripheral_clock+0x9a>
     dea:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
     dee:	4298      	cmp	r0, r3
     df0:	f000 80c1 	beq.w	f76 <sysclk_disable_peripheral_clock+0x21a>
     df4:	bd08      	pop	{r3, pc}
     df6:	4b93      	ldr	r3, [pc, #588]	; (1044 <__stack_size__+0x44>)
     df8:	4298      	cmp	r0, r3
     dfa:	f000 80c4 	beq.w	f86 <sysclk_disable_peripheral_clock+0x22a>
     dfe:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     e02:	4298      	cmp	r0, r3
     e04:	f000 80c3 	beq.w	f8e <sysclk_disable_peripheral_clock+0x232>
     e08:	bd08      	pop	{r3, pc}
     e0a:	4b8f      	ldr	r3, [pc, #572]	; (1048 <__stack_size__+0x48>)
     e0c:	4298      	cmp	r0, r3
     e0e:	f000 80ce 	beq.w	fae <sysclk_disable_peripheral_clock+0x252>
     e12:	d80a      	bhi.n	e2a <sysclk_disable_peripheral_clock+0xce>
     e14:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
     e18:	4298      	cmp	r0, r3
     e1a:	f000 80c0 	beq.w	f9e <sysclk_disable_peripheral_clock+0x242>
     e1e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     e22:	4298      	cmp	r0, r3
     e24:	f000 80bf 	beq.w	fa6 <sysclk_disable_peripheral_clock+0x24a>
     e28:	bd08      	pop	{r3, pc}
     e2a:	4b88      	ldr	r3, [pc, #544]	; (104c <__stack_size__+0x4c>)
     e2c:	4298      	cmp	r0, r3
     e2e:	f000 80c2 	beq.w	fb6 <sysclk_disable_peripheral_clock+0x25a>
     e32:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     e36:	4298      	cmp	r0, r3
     e38:	f000 80c1 	beq.w	fbe <sysclk_disable_peripheral_clock+0x262>
     e3c:	bd08      	pop	{r3, pc}
     e3e:	4b84      	ldr	r3, [pc, #528]	; (1050 <__stack_size__+0x50>)
     e40:	4298      	cmp	r0, r3
     e42:	f000 811f 	beq.w	1084 <__stack_size__+0x84>
     e46:	d834      	bhi.n	eb2 <sysclk_disable_peripheral_clock+0x156>
     e48:	f5a3 337c 	sub.w	r3, r3, #258048	; 0x3f000
     e4c:	4298      	cmp	r0, r3
     e4e:	f000 80d2 	beq.w	ff6 <sysclk_disable_peripheral_clock+0x29a>
     e52:	d815      	bhi.n	e80 <sysclk_disable_peripheral_clock+0x124>
     e54:	f5a3 3304 	sub.w	r3, r3, #135168	; 0x21000
     e58:	4298      	cmp	r0, r3
     e5a:	f000 80bc 	beq.w	fd6 <sysclk_disable_peripheral_clock+0x27a>
     e5e:	d805      	bhi.n	e6c <sysclk_disable_peripheral_clock+0x110>
     e60:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
     e64:	4298      	cmp	r0, r3
     e66:	f000 80b2 	beq.w	fce <sysclk_disable_peripheral_clock+0x272>
     e6a:	bd08      	pop	{r3, pc}
     e6c:	4b79      	ldr	r3, [pc, #484]	; (1054 <__stack_size__+0x54>)
     e6e:	4298      	cmp	r0, r3
     e70:	f000 80b5 	beq.w	fde <sysclk_disable_peripheral_clock+0x282>
     e74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     e78:	4298      	cmp	r0, r3
     e7a:	f000 80b4 	beq.w	fe6 <sysclk_disable_peripheral_clock+0x28a>
     e7e:	bd08      	pop	{r3, pc}
     e80:	4b75      	ldr	r3, [pc, #468]	; (1058 <__stack_size__+0x58>)
     e82:	4298      	cmp	r0, r3
     e84:	f000 80cb 	beq.w	101e <__stack_size__+0x1e>
     e88:	d80a      	bhi.n	ea0 <sysclk_disable_peripheral_clock+0x144>
     e8a:	f5a3 5340 	sub.w	r3, r3, #12288	; 0x3000
     e8e:	4298      	cmp	r0, r3
     e90:	f000 80b5 	beq.w	ffe <sysclk_disable_peripheral_clock+0x2a2>
     e94:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
     e98:	4298      	cmp	r0, r3
     e9a:	f000 80b8 	beq.w	100e <__stack_size__+0xe>
     e9e:	bd08      	pop	{r3, pc}
     ea0:	4b6e      	ldr	r3, [pc, #440]	; (105c <__stack_size__+0x5c>)
     ea2:	4298      	cmp	r0, r3
     ea4:	f000 80ea 	beq.w	107c <__stack_size__+0x7c>
     ea8:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
     eac:	4298      	cmp	r0, r3
     eae:	d035      	beq.n	f1c <sysclk_disable_peripheral_clock+0x1c0>
     eb0:	bd08      	pop	{r3, pc}
     eb2:	4b6b      	ldr	r3, [pc, #428]	; (1060 <__stack_size__+0x60>)
     eb4:	4298      	cmp	r0, r3
     eb6:	f000 80fe 	beq.w	10b6 <__stack_size__+0xb6>
     eba:	d815      	bhi.n	ee8 <sysclk_disable_peripheral_clock+0x18c>
     ebc:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
     ec0:	4298      	cmp	r0, r3
     ec2:	f000 80e9 	beq.w	1098 <__stack_size__+0x98>
     ec6:	d805      	bhi.n	ed4 <sysclk_disable_peripheral_clock+0x178>
     ec8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
     ecc:	4298      	cmp	r0, r3
     ece:	f000 80de 	beq.w	108e <__stack_size__+0x8e>
     ed2:	bd08      	pop	{r3, pc}
     ed4:	4b63      	ldr	r3, [pc, #396]	; (1064 <__stack_size__+0x64>)
     ed6:	4298      	cmp	r0, r3
     ed8:	f000 80e3 	beq.w	10a2 <__stack_size__+0xa2>
     edc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     ee0:	4298      	cmp	r0, r3
     ee2:	f000 80e3 	beq.w	10ac <__stack_size__+0xac>
     ee6:	bd08      	pop	{r3, pc}
     ee8:	4b5f      	ldr	r3, [pc, #380]	; (1068 <__stack_size__+0x68>)
     eea:	4298      	cmp	r0, r3
     eec:	f000 80f2 	beq.w	10d4 <__stack_size__+0xd4>
     ef0:	d80a      	bhi.n	f08 <sysclk_disable_peripheral_clock+0x1ac>
     ef2:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
     ef6:	4298      	cmp	r0, r3
     ef8:	f000 80e2 	beq.w	10c0 <__stack_size__+0xc0>
     efc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     f00:	4298      	cmp	r0, r3
     f02:	f000 80e2 	beq.w	10ca <__stack_size__+0xca>
     f06:	bd08      	pop	{r3, pc}
     f08:	4b58      	ldr	r3, [pc, #352]	; (106c <__stack_size__+0x6c>)
     f0a:	4298      	cmp	r0, r3
     f0c:	f000 80e7 	beq.w	10de <__stack_size__+0xde>
     f10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     f14:	4298      	cmp	r0, r3
     f16:	f000 80e7 	beq.w	10e8 <__stack_size__+0xe8>
     f1a:	bd08      	pop	{r3, pc}
 * \brief Disable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
     f1c:	2109      	movs	r1, #9
     f1e:	2001      	movs	r0, #1
     f20:	4b53      	ldr	r3, [pc, #332]	; (1070 <__stack_size__+0x70>)
     f22:	4798      	blx	r3
     f24:	e0e4      	b.n	10f0 <__stack_size__+0xf0>
		sysclk_disable_hsb_module(SYSCLK_AESA_HSB);
		break;
	#endif

	case IISC_ADDR:
		sysclk_disable_pba_module(SYSCLK_IISC);
     f26:	2000      	movs	r0, #0
     f28:	4b52      	ldr	r3, [pc, #328]	; (1074 <__stack_size__+0x74>)
     f2a:	4798      	blx	r3
		break;
     f2c:	e0e0      	b.n	10f0 <__stack_size__+0xf0>

	case SPI_ADDR:
		sysclk_disable_pba_module(SYSCLK_SPI);
     f2e:	2001      	movs	r0, #1
     f30:	4b50      	ldr	r3, [pc, #320]	; (1074 <__stack_size__+0x74>)
     f32:	4798      	blx	r3
		break;
     f34:	e0dc      	b.n	10f0 <__stack_size__+0xf0>

	case TC0_ADDR:
		sysclk_disable_pba_module(SYSCLK_TC0);
     f36:	2002      	movs	r0, #2
     f38:	4b4e      	ldr	r3, [pc, #312]	; (1074 <__stack_size__+0x74>)
     f3a:	4798      	blx	r3
		break;
     f3c:	e0d8      	b.n	10f0 <__stack_size__+0xf0>

	case TC1_ADDR:
		sysclk_disable_pba_module(SYSCLK_TC1);
     f3e:	2003      	movs	r0, #3
     f40:	4b4c      	ldr	r3, [pc, #304]	; (1074 <__stack_size__+0x74>)
     f42:	4798      	blx	r3
		break;
     f44:	e0d4      	b.n	10f0 <__stack_size__+0xf0>

	case TWIM0_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM0);
     f46:	2004      	movs	r0, #4
     f48:	4b4a      	ldr	r3, [pc, #296]	; (1074 <__stack_size__+0x74>)
     f4a:	4798      	blx	r3
		break;
     f4c:	e0d0      	b.n	10f0 <__stack_size__+0xf0>

	case TWIS0_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIS0);
     f4e:	2005      	movs	r0, #5
     f50:	4b48      	ldr	r3, [pc, #288]	; (1074 <__stack_size__+0x74>)
     f52:	4798      	blx	r3
		break;
     f54:	e0cc      	b.n	10f0 <__stack_size__+0xf0>

	case TWIM1_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM1);
     f56:	2006      	movs	r0, #6
     f58:	4b46      	ldr	r3, [pc, #280]	; (1074 <__stack_size__+0x74>)
     f5a:	4798      	blx	r3
		break;
     f5c:	e0c8      	b.n	10f0 <__stack_size__+0xf0>

	case TWIS1_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIS1);
     f5e:	2007      	movs	r0, #7
     f60:	4b44      	ldr	r3, [pc, #272]	; (1074 <__stack_size__+0x74>)
     f62:	4798      	blx	r3
		break;
     f64:	e0c4      	b.n	10f0 <__stack_size__+0xf0>

	case USART0_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART0);
     f66:	2008      	movs	r0, #8
     f68:	4b42      	ldr	r3, [pc, #264]	; (1074 <__stack_size__+0x74>)
     f6a:	4798      	blx	r3
		break;
     f6c:	e0c0      	b.n	10f0 <__stack_size__+0xf0>

	case USART1_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART1);
     f6e:	2009      	movs	r0, #9
     f70:	4b40      	ldr	r3, [pc, #256]	; (1074 <__stack_size__+0x74>)
     f72:	4798      	blx	r3
		break;
     f74:	e0bc      	b.n	10f0 <__stack_size__+0xf0>

	case USART2_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART2);
     f76:	200a      	movs	r0, #10
     f78:	4b3e      	ldr	r3, [pc, #248]	; (1074 <__stack_size__+0x74>)
     f7a:	4798      	blx	r3
		break;
     f7c:	e0b8      	b.n	10f0 <__stack_size__+0xf0>

	case USART3_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART3);
     f7e:	200b      	movs	r0, #11
     f80:	4b3c      	ldr	r3, [pc, #240]	; (1074 <__stack_size__+0x74>)
     f82:	4798      	blx	r3
		break;
     f84:	e0b4      	b.n	10f0 <__stack_size__+0xf0>

	case ADCIFE_ADDR:
		sysclk_disable_pba_module(SYSCLK_ADCIFE);
     f86:	200c      	movs	r0, #12
     f88:	4b3a      	ldr	r3, [pc, #232]	; (1074 <__stack_size__+0x74>)
     f8a:	4798      	blx	r3
		break;
     f8c:	e0b0      	b.n	10f0 <__stack_size__+0xf0>

	case DACC_ADDR:
		sysclk_disable_pba_module(SYSCLK_DACC);
     f8e:	200d      	movs	r0, #13
     f90:	4b38      	ldr	r3, [pc, #224]	; (1074 <__stack_size__+0x74>)
     f92:	4798      	blx	r3
		break;
     f94:	e0ac      	b.n	10f0 <__stack_size__+0xf0>

	case ACIFC_ADDR:
		sysclk_disable_pba_module(SYSCLK_ACIFC);
     f96:	200e      	movs	r0, #14
     f98:	4b36      	ldr	r3, [pc, #216]	; (1074 <__stack_size__+0x74>)
     f9a:	4798      	blx	r3
		break;
     f9c:	e0a8      	b.n	10f0 <__stack_size__+0xf0>

	case GLOC_ADDR:
		sysclk_disable_pba_module(SYSCLK_GLOC);
     f9e:	200f      	movs	r0, #15
     fa0:	4b34      	ldr	r3, [pc, #208]	; (1074 <__stack_size__+0x74>)
     fa2:	4798      	blx	r3
		break;
     fa4:	e0a4      	b.n	10f0 <__stack_size__+0xf0>

	case ABDACB_ADDR:
		sysclk_disable_pba_module(SYSCLK_ABDACB);
     fa6:	2010      	movs	r0, #16
     fa8:	4b32      	ldr	r3, [pc, #200]	; (1074 <__stack_size__+0x74>)
     faa:	4798      	blx	r3
		break;
     fac:	e0a0      	b.n	10f0 <__stack_size__+0xf0>

	case TRNG_ADDR:
		sysclk_disable_pba_module(SYSCLK_TRNG);
     fae:	2011      	movs	r0, #17
     fb0:	4b30      	ldr	r3, [pc, #192]	; (1074 <__stack_size__+0x74>)
     fb2:	4798      	blx	r3
		break;
     fb4:	e09c      	b.n	10f0 <__stack_size__+0xf0>

	case PARC_ADDR:
		sysclk_disable_pba_module(SYSCLK_PARC);
     fb6:	2012      	movs	r0, #18
     fb8:	4b2e      	ldr	r3, [pc, #184]	; (1074 <__stack_size__+0x74>)
     fba:	4798      	blx	r3
		break;
     fbc:	e098      	b.n	10f0 <__stack_size__+0xf0>

	case CATB_ADDR:
		sysclk_disable_pba_module(SYSCLK_CATB);
     fbe:	2013      	movs	r0, #19
     fc0:	4b2c      	ldr	r3, [pc, #176]	; (1074 <__stack_size__+0x74>)
     fc2:	4798      	blx	r3
		break;
     fc4:	e094      	b.n	10f0 <__stack_size__+0xf0>

	case TWIM2_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM2);
     fc6:	2015      	movs	r0, #21
     fc8:	4b2a      	ldr	r3, [pc, #168]	; (1074 <__stack_size__+0x74>)
     fca:	4798      	blx	r3
		break;
     fcc:	e090      	b.n	10f0 <__stack_size__+0xf0>

	case TWIM3_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM3);
     fce:	2016      	movs	r0, #22
     fd0:	4b28      	ldr	r3, [pc, #160]	; (1074 <__stack_size__+0x74>)
     fd2:	4798      	blx	r3
		break;
     fd4:	e08c      	b.n	10f0 <__stack_size__+0xf0>

	#if !SAM4LS
	case LCDCA_ADDR:
		sysclk_disable_pba_module(SYSCLK_LCDCA);
     fd6:	2017      	movs	r0, #23
     fd8:	4b26      	ldr	r3, [pc, #152]	; (1074 <__stack_size__+0x74>)
     fda:	4798      	blx	r3
		break;
     fdc:	e088      	b.n	10f0 <__stack_size__+0xf0>
	#endif

	case HFLASHC_ADDR:
		sysclk_disable_pbb_module(SYSCLK_HFLASHC_REGS);
     fde:	2000      	movs	r0, #0
     fe0:	4b25      	ldr	r3, [pc, #148]	; (1078 <__stack_size__+0x78>)
     fe2:	4798      	blx	r3
		break;
     fe4:	e084      	b.n	10f0 <__stack_size__+0xf0>
     fe6:	2102      	movs	r1, #2
     fe8:	2001      	movs	r0, #1
     fea:	4b21      	ldr	r3, [pc, #132]	; (1070 <__stack_size__+0x70>)
     fec:	4798      	blx	r3

	case HCACHE_ADDR:
		sysclk_disable_hsb_module(SYSCLK_HRAMC1_DATA);
		sysclk_disable_pbb_module(SYSCLK_HRAMC1_REGS);
     fee:	2001      	movs	r0, #1
     ff0:	4b21      	ldr	r3, [pc, #132]	; (1078 <__stack_size__+0x78>)
     ff2:	4798      	blx	r3
		break;
     ff4:	e07c      	b.n	10f0 <__stack_size__+0xf0>

	case HMATRIX_ADDR:
		sysclk_disable_pbb_module(SYSCLK_HMATRIX);
     ff6:	2002      	movs	r0, #2
     ff8:	4b1f      	ldr	r3, [pc, #124]	; (1078 <__stack_size__+0x78>)
     ffa:	4798      	blx	r3
		break;
     ffc:	e078      	b.n	10f0 <__stack_size__+0xf0>
     ffe:	2100      	movs	r1, #0
    1000:	2001      	movs	r0, #1
    1002:	4b1b      	ldr	r3, [pc, #108]	; (1070 <__stack_size__+0x70>)
    1004:	4798      	blx	r3

	case PDCA_ADDR:
		sysclk_disable_hsb_module(SYSCLK_PDCA_HSB);
		sysclk_disable_pbb_module(SYSCLK_PDCA_PB);
    1006:	2003      	movs	r0, #3
    1008:	4b1b      	ldr	r3, [pc, #108]	; (1078 <__stack_size__+0x78>)
    100a:	4798      	blx	r3
		break;
    100c:	e070      	b.n	10f0 <__stack_size__+0xf0>
    100e:	2104      	movs	r1, #4
    1010:	2001      	movs	r0, #1
    1012:	4b17      	ldr	r3, [pc, #92]	; (1070 <__stack_size__+0x70>)
    1014:	4798      	blx	r3

	case CRCCU_ADDR:
		sysclk_disable_hsb_module(SYSCLK_CRCCU_DATA);
		sysclk_disable_pbb_module(SYSCLK_CRCCU_REGS);
    1016:	2004      	movs	r0, #4
    1018:	4b17      	ldr	r3, [pc, #92]	; (1078 <__stack_size__+0x78>)
    101a:	4798      	blx	r3
		break;
    101c:	e068      	b.n	10f0 <__stack_size__+0xf0>
    101e:	2103      	movs	r1, #3
    1020:	2001      	movs	r0, #1
    1022:	4b13      	ldr	r3, [pc, #76]	; (1070 <__stack_size__+0x70>)
    1024:	4798      	blx	r3

	case USBC_ADDR:
		sysclk_disable_hsb_module(SYSCLK_USBC_DATA);
		sysclk_disable_pbb_module(SYSCLK_USBC_REGS);
    1026:	2005      	movs	r0, #5
    1028:	4b13      	ldr	r3, [pc, #76]	; (1078 <__stack_size__+0x78>)
    102a:	4798      	blx	r3
		break;
    102c:	e060      	b.n	10f0 <__stack_size__+0xf0>
    102e:	bf00      	nop
    1030:	40078000 	.word	0x40078000
    1034:	40010000 	.word	0x40010000
    1038:	4001c000 	.word	0x4001c000
    103c:	4001c400 	.word	0x4001c400
    1040:	40040000 	.word	0x40040000
    1044:	40038000 	.word	0x40038000
    1048:	40068000 	.word	0x40068000
    104c:	4006c000 	.word	0x4006c000
    1050:	400e0000 	.word	0x400e0000
    1054:	400a0000 	.word	0x400a0000
    1058:	400a5000 	.word	0x400a5000
    105c:	400a6000 	.word	0x400a6000
    1060:	400f0000 	.word	0x400f0000
    1064:	400e0c00 	.word	0x400e0c00
    1068:	400f0c00 	.word	0x400f0c00
    106c:	400f1000 	.word	0x400f1000
    1070:	000005e9 	.word	0x000005e9
    1074:	0000069d 	.word	0x0000069d
    1078:	00000745 	.word	0x00000745

	case PEVC_ADDR:
		sysclk_disable_pbb_module(SYSCLK_PEVC);
    107c:	2006      	movs	r0, #6
    107e:	4b23      	ldr	r3, [pc, #140]	; (110c <__stack_size__+0x10c>)
    1080:	4798      	blx	r3
		break;
    1082:	e035      	b.n	10f0 <__stack_size__+0xf0>
 * \brief Disable a module clock derived from the PBC clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_disable_pbc_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_PBC, module_index);
    1084:	2100      	movs	r1, #0
    1086:	2004      	movs	r0, #4
    1088:	4b21      	ldr	r3, [pc, #132]	; (1110 <__stack_size__+0x110>)
    108a:	4798      	blx	r3
    108c:	e030      	b.n	10f0 <__stack_size__+0xf0>
    108e:	2101      	movs	r1, #1
    1090:	2004      	movs	r0, #4
    1092:	4b1f      	ldr	r3, [pc, #124]	; (1110 <__stack_size__+0x110>)
    1094:	4798      	blx	r3
    1096:	e02b      	b.n	10f0 <__stack_size__+0xf0>
    1098:	2102      	movs	r1, #2
    109a:	2004      	movs	r0, #4
    109c:	4b1c      	ldr	r3, [pc, #112]	; (1110 <__stack_size__+0x110>)
    109e:	4798      	blx	r3
    10a0:	e026      	b.n	10f0 <__stack_size__+0xf0>
    10a2:	2103      	movs	r1, #3
    10a4:	2004      	movs	r0, #4
    10a6:	4b1a      	ldr	r3, [pc, #104]	; (1110 <__stack_size__+0x110>)
    10a8:	4798      	blx	r3
    10aa:	e021      	b.n	10f0 <__stack_size__+0xf0>
    10ac:	2104      	movs	r1, #4
    10ae:	4608      	mov	r0, r1
    10b0:	4b17      	ldr	r3, [pc, #92]	; (1110 <__stack_size__+0x110>)
    10b2:	4798      	blx	r3
    10b4:	e01c      	b.n	10f0 <__stack_size__+0xf0>
 * \brief Disable a module clock derived from the PBD clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_disable_pbd_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_PBD, module_index);
    10b6:	2100      	movs	r1, #0
    10b8:	2005      	movs	r0, #5
    10ba:	4b15      	ldr	r3, [pc, #84]	; (1110 <__stack_size__+0x110>)
    10bc:	4798      	blx	r3
    10be:	e017      	b.n	10f0 <__stack_size__+0xf0>
    10c0:	2101      	movs	r1, #1
    10c2:	2005      	movs	r0, #5
    10c4:	4b12      	ldr	r3, [pc, #72]	; (1110 <__stack_size__+0x110>)
    10c6:	4798      	blx	r3
    10c8:	e012      	b.n	10f0 <__stack_size__+0xf0>
    10ca:	2102      	movs	r1, #2
    10cc:	2005      	movs	r0, #5
    10ce:	4b10      	ldr	r3, [pc, #64]	; (1110 <__stack_size__+0x110>)
    10d0:	4798      	blx	r3
    10d2:	e00d      	b.n	10f0 <__stack_size__+0xf0>
    10d4:	2103      	movs	r1, #3
    10d6:	2005      	movs	r0, #5
    10d8:	4b0d      	ldr	r3, [pc, #52]	; (1110 <__stack_size__+0x110>)
    10da:	4798      	blx	r3
    10dc:	e008      	b.n	10f0 <__stack_size__+0xf0>
    10de:	2104      	movs	r1, #4
    10e0:	2005      	movs	r0, #5
    10e2:	4b0b      	ldr	r3, [pc, #44]	; (1110 <__stack_size__+0x110>)
    10e4:	4798      	blx	r3
    10e6:	e003      	b.n	10f0 <__stack_size__+0xf0>
    10e8:	2105      	movs	r1, #5
    10ea:	4608      	mov	r0, r1
    10ec:	4b08      	ldr	r3, [pc, #32]	; (1110 <__stack_size__+0x110>)
    10ee:	4798      	blx	r3
							(1 << SYSCLK_TC1) | \
							(1 << SYSCLK_USART0) | \
							(1 << SYSCLK_USART1) | \
							(1 << SYSCLK_USART2) | \
							(1 << SYSCLK_USART3))
	if ((PM->PM_PBAMASK & PBADIV_CLKSRC_MASK) == 0) {
    10f0:	4b08      	ldr	r3, [pc, #32]	; (1114 <__stack_size__+0x114>)
    10f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    10f4:	f640 730c 	movw	r3, #3852	; 0xf0c
    10f8:	421a      	tst	r2, r3
    10fa:	d106      	bne.n	110a <__stack_size__+0x10a>
 */
static inline void sysclk_disable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
    10fc:	4b05      	ldr	r3, [pc, #20]	; (1114 <__stack_size__+0x114>)
    10fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask &= ~mask;
    1100:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    1104:	4904      	ldr	r1, [pc, #16]	; (1118 <__stack_size__+0x118>)
    1106:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
    1108:	641a      	str	r2, [r3, #64]	; 0x40
    110a:	bd08      	pop	{r3, pc}
    110c:	00000745 	.word	0x00000745
    1110:	000005e9 	.word	0x000005e9
    1114:	400e0000 	.word	0x400e0000
    1118:	aa000040 	.word	0xaa000040

0000111c <sysclk_init>:
   genclk_disable(7);
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
    111c:	b530      	push	{r4, r5, lr}
    111e:	b083      	sub	sp, #12
	uint32_t ps_value = 0;
	bool is_fwu_enabled = false;

#if CONFIG_HCACHE_ENABLE == 1
	/* Enable HCACHE */
	sysclk_enable_peripheral_clock(HCACHE);
    1120:	4c16      	ldr	r4, [pc, #88]	; (117c <sysclk_init+0x60>)
    1122:	4620      	mov	r0, r4
    1124:	4b16      	ldr	r3, [pc, #88]	; (1180 <sysclk_init+0x64>)
    1126:	4798      	blx	r3
	HCACHE->HCACHE_CTRL = HCACHE_CTRL_CEN_YES;
    1128:	2301      	movs	r3, #1
    112a:	60a3      	str	r3, [r4, #8]
	while (!(HCACHE->HCACHE_SR & HCACHE_SR_CSTS_EN));
    112c:	4622      	mov	r2, r4
    112e:	68d3      	ldr	r3, [r2, #12]
    1130:	f013 0f01 	tst.w	r3, #1
    1134:	d0fb      	beq.n	112e <sysclk_init+0x12>
	if (!no_halt) {
		bpm_power_scaling_cpu(bpm, ps_value);
		return true;
	}

	return bpm_power_scaling_cpu_failsafe(bpm, ps_value, 240000);
    1136:	4a13      	ldr	r2, [pc, #76]	; (1184 <sysclk_init+0x68>)
    1138:	2100      	movs	r1, #0
    113a:	4813      	ldr	r0, [pc, #76]	; (1188 <sysclk_init+0x6c>)
    113c:	4b13      	ldr	r3, [pc, #76]	; (118c <sysclk_init+0x70>)
    113e:	4798      	blx	r3
		Assert(false);
	}

	/* Automatically switch to low power mode */
	bpm_configure_power_scaling(BPM, ps_value, BPM_PSCM_CPU_NOT_HALT);
	while ((bpm_get_status(BPM) & BPM_SR_PSOK) == 0);
    1140:	4d11      	ldr	r5, [pc, #68]	; (1188 <sysclk_init+0x6c>)
    1142:	4c13      	ldr	r4, [pc, #76]	; (1190 <sysclk_init+0x74>)
    1144:	4628      	mov	r0, r5
    1146:	47a0      	blx	r4
    1148:	f010 0f01 	tst.w	r0, #1
    114c:	d0fa      	beq.n	1144 <sysclk_init+0x28>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    114e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    1152:	fab3 f383 	clz	r3, r3
    1156:	095b      	lsrs	r3, r3, #5
    1158:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    115a:	b672      	cpsid	i
    115c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    1160:	2200      	movs	r2, #0
    1162:	4b0c      	ldr	r3, [pc, #48]	; (1194 <sysclk_init+0x78>)
    1164:	701a      	strb	r2, [r3, #0]
	return flags;
    1166:	9b01      	ldr	r3, [sp, #4]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    1168:	b12b      	cbz	r3, 1176 <sysclk_init+0x5a>
		cpu_irq_enable();
    116a:	2201      	movs	r2, #1
    116c:	4b09      	ldr	r3, [pc, #36]	; (1194 <sysclk_init+0x78>)
    116e:	701a      	strb	r2, [r3, #0]
    1170:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1174:	b662      	cpsie	i

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
    1176:	b003      	add	sp, #12
    1178:	bd30      	pop	{r4, r5, pc}
    117a:	bf00      	nop
    117c:	400a0400 	.word	0x400a0400
    1180:	0000095d 	.word	0x0000095d
    1184:	0003a980 	.word	0x0003a980
    1188:	400f0000 	.word	0x400f0000
    118c:	00001239 	.word	0x00001239
    1190:	000012ad 	.word	0x000012ad
    1194:	20000038 	.word	0x20000038

00001198 <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_disable_pin(pin);\
	} while (0)

void board_init(void)
{
    1198:	b500      	push	{lr}
    119a:	b089      	sub	sp, #36	; 0x24
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	struct wdt_dev_inst wdt_inst;
	struct wdt_config   wdt_cfg;

	wdt_get_config_defaults(&wdt_cfg);
    119c:	a801      	add	r0, sp, #4
    119e:	4b1f      	ldr	r3, [pc, #124]	; (121c <board_init+0x84>)
    11a0:	4798      	blx	r3
	wdt_init(&wdt_inst, WDT, &wdt_cfg);
    11a2:	aa01      	add	r2, sp, #4
    11a4:	491e      	ldr	r1, [pc, #120]	; (1220 <board_init+0x88>)
    11a6:	a806      	add	r0, sp, #24
    11a8:	4b1e      	ldr	r3, [pc, #120]	; (1224 <board_init+0x8c>)
    11aa:	4798      	blx	r3
	wdt_disable(&wdt_inst);
    11ac:	a806      	add	r0, sp, #24
    11ae:	4b1e      	ldr	r3, [pc, #120]	; (1228 <board_init+0x90>)
    11b0:	4798      	blx	r3
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_peripheral_clock(GPIO);
    11b2:	481e      	ldr	r0, [pc, #120]	; (122c <board_init+0x94>)
    11b4:	4b1e      	ldr	r3, [pc, #120]	; (1230 <board_init+0x98>)
    11b6:	4798      	blx	r3

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
    11b8:	4b1e      	ldr	r3, [pc, #120]	; (1234 <board_init+0x9c>)
    11ba:	2280      	movs	r2, #128	; 0x80
    11bc:	645a      	str	r2, [r3, #68]	; 0x44
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
    11be:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->GPIO_OVRS = arch_ioport_pin_to_mask(pin);
    11c2:	655a      	str	r2, [r3, #84]	; 0x54
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERC = arch_ioport_pin_to_mask(pin);
    11c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    11c8:	649a      	str	r2, [r3, #72]	; 0x48
		// Always enable the Schmitt trigger for input pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERS = arch_ioport_pin_to_mask(pin);
    11ca:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
    11ce:	675a      	str	r2, [r3, #116]	; 0x74

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    11d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    11d4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    11d8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    11dc:	619a      	str	r2, [r3, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    11de:	629a      	str	r2, [r3, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    11e0:	639a      	str	r2, [r3, #56]	; 0x38
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
	} else {
		base->GPIO_PUERC = mask;
    11e2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    11e6:	679a      	str	r2, [r3, #120]	; 0x78

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    11e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    11ec:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    11f0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    11f4:	619a      	str	r2, [r3, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    11f6:	629a      	str	r2, [r3, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    11f8:	639a      	str	r2, [r3, #56]	; 0x38
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    11fa:	609a      	str	r2, [r3, #8]
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
	} else {
		base->GPIO_PUERC = mask;
    11fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    1200:	679a      	str	r2, [r3, #120]	; 0x78

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    1202:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    1206:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    120a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    120e:	619a      	str	r2, [r3, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    1210:	629a      	str	r2, [r3, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    1212:	639a      	str	r2, [r3, #56]	; 0x38
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    1214:	609a      	str	r2, [r3, #8]
	ioport_set_pin_dir(UG_2832HSWEG04_DATA_CMD_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(UG_2832HSWEG04_DATA_CMD_GPIO, IOPORT_MODE_PULLUP);
	ioport_set_pin_dir(UG_2832HSWEG04_RESET_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(UG_2832HSWEG04_RESET_GPIO, IOPORT_MODE_PULLUP);
#endif
}
    1216:	b009      	add	sp, #36	; 0x24
    1218:	f85d fb04 	ldr.w	pc, [sp], #4
    121c:	000012e9 	.word	0x000012e9
    1220:	400f0c00 	.word	0x400f0c00
    1224:	00001301 	.word	0x00001301
    1228:	000013b1 	.word	0x000013b1
    122c:	400e1000 	.word	0x400e1000
    1230:	0000095d 	.word	0x0000095d
    1234:	400e1400 	.word	0x400e1400

00001238 <bpm_power_scaling_cpu_failsafe>:
}


bool bpm_power_scaling_cpu_failsafe(Bpm *bpm, uint32_t ps_value,
	uint32_t timeout)
{
    1238:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    123c:	b083      	sub	sp, #12
	uint32_t pmcon = 0;

	/* Read last PM_CON value */
	pmcon = bpm->BPM_PMCON;
    123e:	69c3      	ldr	r3, [r0, #28]
    1240:	f023 0303 	bic.w	r3, r3, #3
    1244:	f043 030c 	orr.w	r3, r3, #12
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1248:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    124c:	fab4 f484 	clz	r4, r4
    1250:	0964      	lsrs	r4, r4, #5
    1252:	9401      	str	r4, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    1254:	b672      	cpsid	i
    1256:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    125a:	2500      	movs	r5, #0
    125c:	4c10      	ldr	r4, [pc, #64]	; (12a0 <bpm_power_scaling_cpu_failsafe+0x68>)
    125e:	7025      	strb	r5, [r4, #0]
	return flags;
    1260:	9e01      	ldr	r6, [sp, #4]
	uint32_t ctrl, load, val;
	/* Avoid interrupt while flash halt */
	flags = cpu_irq_save();

	/* Save SysTick */
	val = SysTick->VAL;
    1262:	4c10      	ldr	r4, [pc, #64]	; (12a4 <bpm_power_scaling_cpu_failsafe+0x6c>)
    1264:	f8d4 8008 	ldr.w	r8, [r4, #8]
	ctrl = SysTick->CTRL;
    1268:	6827      	ldr	r7, [r4, #0]
	load = SysTick->LOAD;
    126a:	f8d4 9004 	ldr.w	r9, [r4, #4]
	/* Setup SysTick & start counting */
	SysTick->LOAD = timeout;
    126e:	6062      	str	r2, [r4, #4]
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1270:	2205      	movs	r2, #5
    1272:	6022      	str	r2, [r4, #0]

	b_psok = bpm_ps_no_halt_exec(bpm, pmcon);
    1274:	f001 0103 	and.w	r1, r1, #3
    1278:	4319      	orrs	r1, r3
    127a:	4b0b      	ldr	r3, [pc, #44]	; (12a8 <bpm_power_scaling_cpu_failsafe+0x70>)
    127c:	4798      	blx	r3

	/* Restore SysTick */
	SysTick->CTRL = 0;
    127e:	6025      	str	r5, [r4, #0]
	SysTick->LOAD = load;
    1280:	f8c4 9004 	str.w	r9, [r4, #4]
	SysTick->VAL = val;
    1284:	f8c4 8008 	str.w	r8, [r4, #8]
	SysTick->CTRL = ctrl;
    1288:	6027      	str	r7, [r4, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    128a:	b12e      	cbz	r6, 1298 <bpm_power_scaling_cpu_failsafe+0x60>
		cpu_irq_enable();
    128c:	2201      	movs	r2, #1
    128e:	4b04      	ldr	r3, [pc, #16]	; (12a0 <bpm_power_scaling_cpu_failsafe+0x68>)
    1290:	701a      	strb	r2, [r3, #0]
    1292:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1296:	b662      	cpsie	i

	cpu_irq_restore(flags);
	return b_psok;
}
    1298:	b003      	add	sp, #12
    129a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    129e:	bf00      	nop
    12a0:	20000038 	.word	0x20000038
    12a4:	e000e010 	.word	0xe000e010
    12a8:	2000000d 	.word	0x2000000d

000012ac <bpm_get_status>:
	bpm->BPM_ICR = sources;
}

uint32_t bpm_get_status(Bpm *bpm)
{
	return bpm->BPM_SR;
    12ac:	6940      	ldr	r0, [r0, #20]
}
    12ae:	4770      	bx	lr

000012b0 <wdt_set_ctrl>:
 *        to the WatchDog Timer key.
 *
 * \param ctrl  Value to set the WatchDog Timer Control register to.
 */
static void wdt_set_ctrl(uint32_t ctrl)
{
    12b0:	b082      	sub	sp, #8
	volatile uint32_t dly;

	/* Calculate delay for internal synchronization, see 44.1.2 WDT errata */
	if ((WDT->WDT_CTRL & WDT_CTRL_CSSEL) == WDT_CLK_SRC_RCSYS) {
    12b2:	4b0c      	ldr	r3, [pc, #48]	; (12e4 <wdt_set_ctrl+0x34>)
    12b4:	681b      	ldr	r3, [r3, #0]
    12b6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
		dly = div_ceil(sysclk_get_cpu_hz() * 2, OSC_RCSYS_NOMINAL_HZ);
    12ba:	bf0c      	ite	eq
    12bc:	2302      	moveq	r3, #2
	} else { /* WDT_CLK_SRC_32K */
		dly = div_ceil(sysclk_get_cpu_hz() * 2, OSC_RC32K_NOMINAL_HZ);
    12be:	2308      	movne	r3, #8
    12c0:	9301      	str	r3, [sp, #4]
	}
	dly >>= 3; /* ~8 cycles for one while loop */
    12c2:	9b01      	ldr	r3, [sp, #4]
    12c4:	08db      	lsrs	r3, r3, #3
    12c6:	9301      	str	r3, [sp, #4]
	while(dly--);
    12c8:	9b01      	ldr	r3, [sp, #4]
    12ca:	1e5a      	subs	r2, r3, #1
    12cc:	9201      	str	r2, [sp, #4]
    12ce:	2b00      	cmp	r3, #0
    12d0:	d1fa      	bne.n	12c8 <wdt_set_ctrl+0x18>
	WDT->WDT_CTRL = ctrl | WDT_CTRL_KEY(WDT_FIRST_KEY);
    12d2:	f040 42aa 	orr.w	r2, r0, #1426063360	; 0x55000000
    12d6:	4b03      	ldr	r3, [pc, #12]	; (12e4 <wdt_set_ctrl+0x34>)
    12d8:	601a      	str	r2, [r3, #0]
	WDT->WDT_CTRL = ctrl | WDT_CTRL_KEY(WDT_SECOND_KEY);
    12da:	f040 402a 	orr.w	r0, r0, #2852126720	; 0xaa000000
    12de:	6018      	str	r0, [r3, #0]
}
    12e0:	b002      	add	sp, #8
    12e2:	4770      	bx	lr
    12e4:	400f0c00 	.word	0x400f0c00

000012e8 <wdt_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(cfg);

	/* Default configuration values */
	cfg->clk_src = WDT_CLK_SRC_RCSYS;
    12e8:	2300      	movs	r3, #0
    12ea:	6003      	str	r3, [r0, #0]
	cfg->wdt_mode = WDT_MODE_BASIC;
    12ec:	6043      	str	r3, [r0, #4]
	cfg->wdt_int = WDT_INT_DIS;
    12ee:	6083      	str	r3, [r0, #8]
	cfg->timeout_period = WDT_PERIOD_131072_CLK;
    12f0:	2210      	movs	r2, #16
    12f2:	7302      	strb	r2, [r0, #12]
	cfg->window_period = WDT_PERIOD_NONE;
    12f4:	7343      	strb	r3, [r0, #13]
	cfg->disable_flash_cali = true;
    12f6:	2201      	movs	r2, #1
    12f8:	7382      	strb	r2, [r0, #14]
	cfg->disable_wdt_after_reset = true;
    12fa:	73c2      	strb	r2, [r0, #15]
	cfg->always_on = false;
    12fc:	7403      	strb	r3, [r0, #16]
    12fe:	4770      	bx	lr

00001300 <wdt_init>:
 */
bool wdt_init(
		struct wdt_dev_inst *const dev_inst,
		Wdt *const wdt,
		struct wdt_config *const cfg)
{
    1300:	b570      	push	{r4, r5, r6, lr}
    1302:	460c      	mov	r4, r1
    1304:	4616      	mov	r6, r2
	/* Sanity check arguments */
	Assert(dev_inst);
	Assert(wdt);
	Assert(cfg);

	dev_inst->hw_dev = wdt;
    1306:	6001      	str	r1, [r0, #0]
	dev_inst->wdt_cfg = cfg;
    1308:	6042      	str	r2, [r0, #4]

	/* Enable APB clock for WDT */
	sysclk_enable_peripheral_clock(wdt);
    130a:	4608      	mov	r0, r1
    130c:	4b25      	ldr	r3, [pc, #148]	; (13a4 <wdt_init+0xa4>)
    130e:	4798      	blx	r3

	/* Check SFV bit: if SFV bit is set, Control Register is locked */
	if (wdt->WDT_CTRL & WDT_CTRL_SFV) {
    1310:	6825      	ldr	r5, [r4, #0]
    1312:	f015 0508 	ands.w	r5, r5, #8
    1316:	d142      	bne.n	139e <wdt_init+0x9e>
		return false;
	}

	/* Disable the WDT */
	if (wdt->WDT_CTRL & WDT_CTRL_EN) {
    1318:	6823      	ldr	r3, [r4, #0]
    131a:	f013 0f01 	tst.w	r3, #1
    131e:	d008      	beq.n	1332 <wdt_init+0x32>
		wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_EN);
    1320:	6820      	ldr	r0, [r4, #0]
    1322:	f020 0001 	bic.w	r0, r0, #1
    1326:	4b20      	ldr	r3, [pc, #128]	; (13a8 <wdt_init+0xa8>)
    1328:	4798      	blx	r3
		while (wdt->WDT_CTRL & WDT_CTRL_EN) {
    132a:	6823      	ldr	r3, [r4, #0]
    132c:	f013 0f01 	tst.w	r3, #1
    1330:	d1fb      	bne.n	132a <wdt_init+0x2a>
		}
	}
	/* Disable the WDT clock */
	if (wdt->WDT_CTRL & WDT_CTRL_CEN) {
    1332:	6823      	ldr	r3, [r4, #0]
    1334:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    1338:	d008      	beq.n	134c <wdt_init+0x4c>
		wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_CEN);
    133a:	6820      	ldr	r0, [r4, #0]
    133c:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    1340:	4b19      	ldr	r3, [pc, #100]	; (13a8 <wdt_init+0xa8>)
    1342:	4798      	blx	r3
		while (wdt->WDT_CTRL & WDT_CTRL_CEN) {
    1344:	6823      	ldr	r3, [r4, #0]
    1346:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    134a:	d1fb      	bne.n	1344 <wdt_init+0x44>

	/* Initialize the WDT with new configurations */
	wdt_set_ctrl(cfg->clk_src |
			cfg->wdt_mode |
			cfg->wdt_int |
			WDT_CTRL_PSEL(cfg->timeout_period) |
    134c:	6830      	ldr	r0, [r6, #0]
    134e:	6873      	ldr	r3, [r6, #4]
    1350:	4318      	orrs	r0, r3
    1352:	68b3      	ldr	r3, [r6, #8]
    1354:	4318      	orrs	r0, r3
    1356:	7b33      	ldrb	r3, [r6, #12]
    1358:	021b      	lsls	r3, r3, #8
    135a:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
    135e:	4318      	orrs	r0, r3
    1360:	7b73      	ldrb	r3, [r6, #13]
    1362:	049b      	lsls	r3, r3, #18
    1364:	f403 03f8 	and.w	r3, r3, #8126464	; 0x7c0000
    1368:	4303      	orrs	r3, r0
			WDT_CTRL_TBAN(cfg->window_period) |
    136a:	7bb2      	ldrb	r2, [r6, #14]
    136c:	2a00      	cmp	r2, #0
    136e:	bf0c      	ite	eq
    1370:	4628      	moveq	r0, r5
    1372:	2080      	movne	r0, #128	; 0x80
    1374:	4318      	orrs	r0, r3
		while (wdt->WDT_CTRL & WDT_CTRL_CEN) {
		}
	}

	/* Initialize the WDT with new configurations */
	wdt_set_ctrl(cfg->clk_src |
    1376:	7bf3      	ldrb	r3, [r6, #15]
    1378:	2b00      	cmp	r3, #0
    137a:	bf18      	it	ne
    137c:	2502      	movne	r5, #2
    137e:	4328      	orrs	r0, r5
    1380:	4d09      	ldr	r5, [pc, #36]	; (13a8 <wdt_init+0xa8>)
    1382:	47a8      	blx	r5
			WDT_CTRL_PSEL(cfg->timeout_period) |
			WDT_CTRL_TBAN(cfg->window_period) |
			(cfg->disable_flash_cali ? WDT_CTRL_FCD : 0) |
			(cfg->disable_wdt_after_reset ? WDT_CTRL_DAR : 0)
	);
	wdt_set_ctrl(wdt->WDT_CTRL | WDT_CTRL_CEN);
    1384:	6820      	ldr	r0, [r4, #0]
    1386:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
    138a:	47a8      	blx	r5
	while (!(wdt->WDT_CTRL & WDT_CTRL_CEN)) {
    138c:	6823      	ldr	r3, [r4, #0]
    138e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    1392:	d0fb      	beq.n	138c <wdt_init+0x8c>
	}

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);
    1394:	4620      	mov	r0, r4
    1396:	4b05      	ldr	r3, [pc, #20]	; (13ac <wdt_init+0xac>)
    1398:	4798      	blx	r3

	return true;
    139a:	2001      	movs	r0, #1
    139c:	bd70      	pop	{r4, r5, r6, pc}
	/* Enable APB clock for WDT */
	sysclk_enable_peripheral_clock(wdt);

	/* Check SFV bit: if SFV bit is set, Control Register is locked */
	if (wdt->WDT_CTRL & WDT_CTRL_SFV) {
		return false;
    139e:	2000      	movs	r0, #0

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);

	return true;
}
    13a0:	bd70      	pop	{r4, r5, r6, pc}
    13a2:	bf00      	nop
    13a4:	0000095d 	.word	0x0000095d
    13a8:	000012b1 	.word	0x000012b1
    13ac:	00000d5d 	.word	0x00000d5d

000013b0 <wdt_disable>:
 * \brief Disable the WDT module.
 *
 * \param dev_inst    Device structure pointer.
 */
void wdt_disable(struct wdt_dev_inst *const dev_inst)
{
    13b0:	b510      	push	{r4, lr}
	Wdt *wdt = dev_inst->hw_dev;
    13b2:	6804      	ldr	r4, [r0, #0]

	/* Disable the WDT */
	wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_EN);
    13b4:	6820      	ldr	r0, [r4, #0]
    13b6:	f020 0001 	bic.w	r0, r0, #1
    13ba:	4b05      	ldr	r3, [pc, #20]	; (13d0 <wdt_disable+0x20>)
    13bc:	4798      	blx	r3
	while (wdt->WDT_CTRL & WDT_CTRL_EN) {
    13be:	6823      	ldr	r3, [r4, #0]
    13c0:	f013 0f01 	tst.w	r3, #1
    13c4:	d1fb      	bne.n	13be <wdt_disable+0xe>
	}

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);
    13c6:	4620      	mov	r0, r4
    13c8:	4b02      	ldr	r3, [pc, #8]	; (13d4 <wdt_disable+0x24>)
    13ca:	4798      	blx	r3
    13cc:	bd10      	pop	{r4, pc}
    13ce:	bf00      	nop
    13d0:	000012b1 	.word	0x000012b1
    13d4:	00000d5d 	.word	0x00000d5d

000013d8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    13d8:	e7fe      	b.n	13d8 <Dummy_Handler>
    13da:	bf00      	nop

000013dc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    13dc:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
    13de:	4b19      	ldr	r3, [pc, #100]	; (1444 <Reset_Handler+0x68>)
    13e0:	4a19      	ldr	r2, [pc, #100]	; (1448 <Reset_Handler+0x6c>)
    13e2:	429a      	cmp	r2, r3
    13e4:	d003      	beq.n	13ee <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
    13e6:	4b19      	ldr	r3, [pc, #100]	; (144c <Reset_Handler+0x70>)
    13e8:	4a16      	ldr	r2, [pc, #88]	; (1444 <Reset_Handler+0x68>)
    13ea:	429a      	cmp	r2, r3
    13ec:	d304      	bcc.n	13f8 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    13ee:	4b18      	ldr	r3, [pc, #96]	; (1450 <Reset_Handler+0x74>)
    13f0:	4a18      	ldr	r2, [pc, #96]	; (1454 <Reset_Handler+0x78>)
    13f2:	429a      	cmp	r2, r3
    13f4:	d30f      	bcc.n	1416 <Reset_Handler+0x3a>
    13f6:	e01a      	b.n	142e <Reset_Handler+0x52>
    13f8:	4912      	ldr	r1, [pc, #72]	; (1444 <Reset_Handler+0x68>)
    13fa:	4b17      	ldr	r3, [pc, #92]	; (1458 <Reset_Handler+0x7c>)
    13fc:	1a5b      	subs	r3, r3, r1
    13fe:	f023 0303 	bic.w	r3, r3, #3
    1402:	3304      	adds	r3, #4
    1404:	4a10      	ldr	r2, [pc, #64]	; (1448 <Reset_Handler+0x6c>)
    1406:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
    1408:	f852 0b04 	ldr.w	r0, [r2], #4
    140c:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
    1410:	429a      	cmp	r2, r3
    1412:	d1f9      	bne.n	1408 <Reset_Handler+0x2c>
    1414:	e7eb      	b.n	13ee <Reset_Handler+0x12>
    1416:	4b11      	ldr	r3, [pc, #68]	; (145c <Reset_Handler+0x80>)
    1418:	4a11      	ldr	r2, [pc, #68]	; (1460 <Reset_Handler+0x84>)
    141a:	1ad2      	subs	r2, r2, r3
    141c:	f022 0203 	bic.w	r2, r2, #3
    1420:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    1422:	3b04      	subs	r3, #4
		*pDest++ = 0;
    1424:	2100      	movs	r1, #0
    1426:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    142a:	4293      	cmp	r3, r2
    142c:	d1fb      	bne.n	1426 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) &_sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    142e:	4a0d      	ldr	r2, [pc, #52]	; (1464 <Reset_Handler+0x88>)
    1430:	4b0d      	ldr	r3, [pc, #52]	; (1468 <Reset_Handler+0x8c>)
    1432:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    1436:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
    1438:	4b0c      	ldr	r3, [pc, #48]	; (146c <Reset_Handler+0x90>)
    143a:	4798      	blx	r3

	/* Branch to main function */
	main();
    143c:	4b0c      	ldr	r3, [pc, #48]	; (1470 <Reset_Handler+0x94>)
    143e:	4798      	blx	r3
    1440:	e7fe      	b.n	1440 <Reset_Handler+0x64>
    1442:	bf00      	nop
    1444:	20000000 	.word	0x20000000
    1448:	00004a3c 	.word	0x00004a3c
    144c:	200008a4 	.word	0x200008a4
    1450:	20000940 	.word	0x20000940
    1454:	200008a4 	.word	0x200008a4
    1458:	200008a3 	.word	0x200008a3
    145c:	200008a8 	.word	0x200008a8
    1460:	20000943 	.word	0x20000943
    1464:	e000ed00 	.word	0xe000ed00
    1468:	00000000 	.word	0x00000000
    146c:	00001bbd 	.word	0x00001bbd
    1470:	000017a5 	.word	0x000017a5

00001474 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
    1474:	4b09      	ldr	r3, [pc, #36]	; (149c <_sbrk+0x28>)
    1476:	681b      	ldr	r3, [r3, #0]
    1478:	b913      	cbnz	r3, 1480 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
    147a:	4a09      	ldr	r2, [pc, #36]	; (14a0 <_sbrk+0x2c>)
    147c:	4b07      	ldr	r3, [pc, #28]	; (149c <_sbrk+0x28>)
    147e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    1480:	4b06      	ldr	r3, [pc, #24]	; (149c <_sbrk+0x28>)
    1482:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
    1484:	181a      	adds	r2, r3, r0
    1486:	4907      	ldr	r1, [pc, #28]	; (14a4 <_sbrk+0x30>)
    1488:	4291      	cmp	r1, r2
    148a:	db04      	blt.n	1496 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
    148c:	4610      	mov	r0, r2
    148e:	4a03      	ldr	r2, [pc, #12]	; (149c <_sbrk+0x28>)
    1490:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
    1492:	4618      	mov	r0, r3
    1494:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
    1496:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
    149a:	4770      	bx	lr
    149c:	200008f8 	.word	0x200008f8
    14a0:	20001940 	.word	0x20001940
    14a4:	20007ffc 	.word	0x20007ffc

000014a8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    14a8:	f04f 30ff 	mov.w	r0, #4294967295
    14ac:	4770      	bx	lr
    14ae:	bf00      	nop

000014b0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    14b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    14b4:	604b      	str	r3, [r1, #4]

	return 0;
}
    14b6:	2000      	movs	r0, #0
    14b8:	4770      	bx	lr
    14ba:	bf00      	nop

000014bc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    14bc:	2001      	movs	r0, #1
    14be:	4770      	bx	lr

000014c0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    14c0:	2000      	movs	r0, #0
    14c2:	4770      	bx	lr

000014c4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
    14c4:	b570      	push	{r4, r5, r6, lr}
    14c6:	460c      	mov	r4, r1
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
    14c8:	4b18      	ldr	r3, [pc, #96]	; (152c <usart_serial_putchar+0x68>)
    14ca:	4298      	cmp	r0, r3
    14cc:	d108      	bne.n	14e0 <usart_serial_putchar+0x1c>
		while (usart_write(p_usart, c)!=0);
    14ce:	461e      	mov	r6, r3
    14d0:	4d17      	ldr	r5, [pc, #92]	; (1530 <usart_serial_putchar+0x6c>)
    14d2:	4621      	mov	r1, r4
    14d4:	4630      	mov	r0, r6
    14d6:	47a8      	blx	r5
    14d8:	2800      	cmp	r0, #0
    14da:	d1fa      	bne.n	14d2 <usart_serial_putchar+0xe>
		return 1;
    14dc:	2001      	movs	r0, #1
    14de:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
    14e0:	4b14      	ldr	r3, [pc, #80]	; (1534 <usart_serial_putchar+0x70>)
    14e2:	4298      	cmp	r0, r3
    14e4:	d108      	bne.n	14f8 <usart_serial_putchar+0x34>
		while (usart_write(p_usart, c)!=0);
    14e6:	461e      	mov	r6, r3
    14e8:	4d11      	ldr	r5, [pc, #68]	; (1530 <usart_serial_putchar+0x6c>)
    14ea:	4621      	mov	r1, r4
    14ec:	4630      	mov	r0, r6
    14ee:	47a8      	blx	r5
    14f0:	2800      	cmp	r0, #0
    14f2:	d1fa      	bne.n	14ea <usart_serial_putchar+0x26>
		return 1;
    14f4:	2001      	movs	r0, #1
    14f6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
    14f8:	4b0f      	ldr	r3, [pc, #60]	; (1538 <usart_serial_putchar+0x74>)
    14fa:	4298      	cmp	r0, r3
    14fc:	d108      	bne.n	1510 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
    14fe:	461e      	mov	r6, r3
    1500:	4d0b      	ldr	r5, [pc, #44]	; (1530 <usart_serial_putchar+0x6c>)
    1502:	4621      	mov	r1, r4
    1504:	4630      	mov	r0, r6
    1506:	47a8      	blx	r5
    1508:	2800      	cmp	r0, #0
    150a:	d1fa      	bne.n	1502 <usart_serial_putchar+0x3e>
		return 1;
    150c:	2001      	movs	r0, #1
    150e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
    1510:	4b0a      	ldr	r3, [pc, #40]	; (153c <usart_serial_putchar+0x78>)
    1512:	4298      	cmp	r0, r3
    1514:	d108      	bne.n	1528 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
    1516:	461e      	mov	r6, r3
    1518:	4d05      	ldr	r5, [pc, #20]	; (1530 <usart_serial_putchar+0x6c>)
    151a:	4621      	mov	r1, r4
    151c:	4630      	mov	r0, r6
    151e:	47a8      	blx	r5
    1520:	2800      	cmp	r0, #0
    1522:	d1fa      	bne.n	151a <usart_serial_putchar+0x56>
		return 1;
    1524:	2001      	movs	r0, #1
    1526:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
    1528:	2000      	movs	r0, #0
}
    152a:	bd70      	pop	{r4, r5, r6, pc}
    152c:	40024000 	.word	0x40024000
    1530:	0000030d 	.word	0x0000030d
    1534:	40028000 	.word	0x40028000
    1538:	4002c000 	.word	0x4002c000
    153c:	40030000 	.word	0x40030000

00001540 <setupLED>:
}

__always_inline static volatile GpioPort *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile GpioPort *)(GPIO_ADDR
    1540:	0943      	lsrs	r3, r0, #5
    1542:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
    1546:	f503 63e1 	add.w	r3, r3, #1800	; 0x708
    154a:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
    154c:	f000 001f 	and.w	r0, r0, #31
    1550:	2201      	movs	r2, #1
    1552:	fa02 f000 	lsl.w	r0, r2, r0

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
    1556:	6458      	str	r0, [r3, #68]	; 0x44
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
    1558:	f8c3 0168 	str.w	r0, [r3, #360]	; 0x168

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->GPIO_OVRS = arch_ioport_pin_to_mask(pin);
    155c:	6558      	str	r0, [r3, #84]	; 0x54
    155e:	4770      	bx	lr

00001560 <setupButton>:
	ioport_set_pin_dir(pin, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(pin, IOPORT_PIN_LEVEL_HIGH);
}

// Setup the button.
void setupButton(ioport_pin_t pin) {
    1560:	b538      	push	{r3, r4, r5, lr}

__always_inline static volatile GpioPort *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile GpioPort *)(GPIO_ADDR
		+ port * sizeof(GpioPort));
    1562:	0944      	lsrs	r4, r0, #5
    1564:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
    1568:	f504 64e1 	add.w	r4, r4, #1800	; 0x708
    156c:	0264      	lsls	r4, r4, #9
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
    156e:	f000 031f 	and.w	r3, r0, #31
    1572:	2501      	movs	r5, #1
    1574:	409d      	lsls	r5, r3
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERC = arch_ioport_pin_to_mask(pin);
    1576:	64a5      	str	r5, [r4, #72]	; 0x48
		// Always enable the Schmitt trigger for input pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERS = arch_ioport_pin_to_mask(pin);
    1578:	f8c4 5164 	str.w	r5, [r4, #356]	; 0x164
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
    157c:	6765      	str	r5, [r4, #116]	; 0x74

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    157e:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    1582:	f8c4 50c8 	str.w	r5, [r4, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    1586:	f8c4 5108 	str.w	r5, [r4, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    158a:	61a5      	str	r5, [r4, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    158c:	62a5      	str	r5, [r4, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    158e:	63a5      	str	r5, [r4, #56]	; 0x38
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (pin_sense & 0x01) {
		base->GPIO_IMR0S = mask;
	} else {
		base->GPIO_IMR0C = mask;
    1590:	f8c4 50a8 	str.w	r5, [r4, #168]	; 0xa8
	}

	if (pin_sense & 0x02) {
		base->GPIO_IMR1S = mask;
    1594:	f8c4 50b4 	str.w	r5, [r4, #180]	; 0xb4
	ioport_set_pin_sense_mode(pin, IOPORT_SENSE_FALLING);
	
	// Get the corresponding LED and callback for the interrupt.
	ioport_pin_t LED_PIN;
	gpio_pin_callback_t callbackFunction;
	switch(pin) {
    1598:	2805      	cmp	r0, #5
    159a:	d01c      	beq.n	15d6 <setupButton+0x76>
    159c:	d802      	bhi.n	15a4 <setupButton+0x44>
    159e:	2804      	cmp	r0, #4
    15a0:	d013      	beq.n	15ca <setupButton+0x6a>
    15a2:	e01d      	b.n	15e0 <setupButton+0x80>
    15a4:	2858      	cmp	r0, #88	; 0x58
    15a6:	d002      	beq.n	15ae <setupButton+0x4e>
    15a8:	2859      	cmp	r0, #89	; 0x59
    15aa:	d007      	beq.n	15bc <setupButton+0x5c>
    15ac:	e018      	b.n	15e0 <setupButton+0x80>
	case PIN_PC24:
		LED_PIN = LED0;
		callbackFunction = buttonHandler_SW0;
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOC].GPIO_GFERS = (1u << 24);
    15ae:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    15b2:	4b0f      	ldr	r3, [pc, #60]	; (15f0 <setupButton+0x90>)
    15b4:	f8c3 24c4 	str.w	r2, [r3, #1220]	; 0x4c4
	ioport_pin_t LED_PIN;
	gpio_pin_callback_t callbackFunction;
	switch(pin) {
	case PIN_PC24:
		LED_PIN = LED0;
		callbackFunction = buttonHandler_SW0;
    15b8:	490e      	ldr	r1, [pc, #56]	; (15f4 <setupButton+0x94>)
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOC].GPIO_GFERS = (1u << 24);
		break;
    15ba:	e011      	b.n	15e0 <setupButton+0x80>
	case EXT1_PIN_9:
		LED_PIN = EXT1_PIN_7;
		callbackFunction = buttonHandler_EXT9;
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOC].GPIO_GFERS = (1u << 25);
    15bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    15c0:	4b0b      	ldr	r3, [pc, #44]	; (15f0 <setupButton+0x90>)
    15c2:	f8c3 24c4 	str.w	r2, [r3, #1220]	; 0x4c4
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOC].GPIO_GFERS = (1u << 24);
		break;
	case EXT1_PIN_9:
		LED_PIN = EXT1_PIN_7;
		callbackFunction = buttonHandler_EXT9;
    15c6:	490c      	ldr	r1, [pc, #48]	; (15f8 <setupButton+0x98>)
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOC].GPIO_GFERS = (1u << 25);
		break;
    15c8:	e00a      	b.n	15e0 <setupButton+0x80>
	case EXT1_PIN_3:
		LED_PIN = EXT1_PIN_8;
		callbackFunction = buttonHandler_EXT3;
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOA].GPIO_GFERS = (1u << 4);
    15ca:	2210      	movs	r2, #16
    15cc:	4b08      	ldr	r3, [pc, #32]	; (15f0 <setupButton+0x90>)
    15ce:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOC].GPIO_GFERS = (1u << 25);
		break;
	case EXT1_PIN_3:
		LED_PIN = EXT1_PIN_8;
		callbackFunction = buttonHandler_EXT3;
    15d2:	490a      	ldr	r1, [pc, #40]	; (15fc <setupButton+0x9c>)
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOA].GPIO_GFERS = (1u << 4);
		break;
    15d4:	e004      	b.n	15e0 <setupButton+0x80>
	case EXT1_PIN_4:
		LED_PIN = EXT1_PIN_6;
		callbackFunction = buttonHandler_EXT4;
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOA].GPIO_GFERS = (1u << 5);
    15d6:	2220      	movs	r2, #32
    15d8:	4b05      	ldr	r3, [pc, #20]	; (15f0 <setupButton+0x90>)
    15da:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOA].GPIO_GFERS = (1u << 4);
		break;
	case EXT1_PIN_4:
		LED_PIN = EXT1_PIN_6;
		callbackFunction = buttonHandler_EXT4;
    15de:	4908      	ldr	r1, [pc, #32]	; (1600 <setupButton+0xa0>)
		break;	
	}
	
	// Setup the button interrupts.
	// Tell the controller to call the button handler function with priority 1.
	gpio_set_pin_callback(pin, callbackFunction, 1);
    15e0:	2201      	movs	r2, #1
    15e2:	4b08      	ldr	r3, [pc, #32]	; (1604 <setupButton+0xa4>)
    15e4:	4798      	blx	r3
 * \param [in] pin The pin number
 */
static inline void gpio_clear_pin_interrupt_flag(ioport_pin_t pin)
{
	GpioPort *gpio_port = &(GPIO->GPIO_PORT[ioport_pin_to_port_id(pin)]);
	gpio_port->GPIO_IFRC = ioport_pin_to_mask(pin);
    15e6:	f8c4 50d8 	str.w	r5, [r4, #216]	; 0xd8
 * \param [in] pin The pin number
 */
static inline void gpio_enable_pin_interrupt(ioport_pin_t pin)
{
	GpioPort *gpio_port = &(GPIO->GPIO_PORT[ioport_pin_to_port_id(pin)]);
	gpio_port->GPIO_IERS = ioport_pin_to_mask(pin);
    15ea:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
    15ee:	bd38      	pop	{r3, r4, r5, pc}
    15f0:	400e1000 	.word	0x400e1000
    15f4:	00001755 	.word	0x00001755
    15f8:	00001769 	.word	0x00001769
    15fc:	0000177d 	.word	0x0000177d
    1600:	00001791 	.word	0x00001791
    1604:	000003f9 	.word	0x000003f9

00001608 <lightLED>:
	char ledToToggle;
	usart_serial_getchar(USART1, &ledToToggle);
	lightLED(ledToToggle);
}

void lightLED(char ledToToggle) {
    1608:	b508      	push	{r3, lr}
	
	//printf(" %c \r\n", ledToToggle);
	
	switch(ledToToggle) {
    160a:	3830      	subs	r0, #48	; 0x30
    160c:	2803      	cmp	r0, #3
    160e:	d813      	bhi.n	1638 <lightLED+0x30>
    1610:	e8df f000 	tbb	[pc, r0]
    1614:	0e0a0602 	.word	0x0e0a0602
	return arch_ioport_port_to_base(port)->GPIO_PVR & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->GPIO_OVRT = arch_ioport_pin_to_mask(pin);
    1618:	2280      	movs	r2, #128	; 0x80
    161a:	4b09      	ldr	r3, [pc, #36]	; (1640 <lightLED+0x38>)
    161c:	65da      	str	r2, [r3, #92]	; 0x5c
    161e:	bd08      	pop	{r3, pc}
    1620:	2201      	movs	r2, #1
    1622:	4b07      	ldr	r3, [pc, #28]	; (1640 <lightLED+0x38>)
    1624:	65da      	str	r2, [r3, #92]	; 0x5c
    1626:	bd08      	pop	{r3, pc}
    1628:	2202      	movs	r2, #2
    162a:	4b05      	ldr	r3, [pc, #20]	; (1640 <lightLED+0x38>)
    162c:	65da      	str	r2, [r3, #92]	; 0x5c
    162e:	bd08      	pop	{r3, pc}
    1630:	2204      	movs	r2, #4
    1632:	4b03      	ldr	r3, [pc, #12]	; (1640 <lightLED+0x38>)
    1634:	65da      	str	r2, [r3, #92]	; 0x5c
    1636:	bd08      	pop	{r3, pc}
		break;
		case '3':
		ioport_toggle_pin_level(EXT1_PIN_6);
		break;
		default:
		printf("Unknown number! \r\n");
    1638:	4802      	ldr	r0, [pc, #8]	; (1644 <lightLED+0x3c>)
    163a:	4b03      	ldr	r3, [pc, #12]	; (1648 <lightLED+0x40>)
    163c:	4798      	blx	r3
    163e:	bd08      	pop	{r3, pc}
    1640:	400e1400 	.word	0x400e1400
    1644:	00004914 	.word	0x00004914
    1648:	00001c0d 	.word	0x00001c0d

0000164c <handleInput>:

void buttonHandler_EXT4(void) {
	sendString("Button 3 \r\n");
}

void handleInput(void) {
    164c:	b570      	push	{r4, r5, r6, lr}
    164e:	b082      	sub	sp, #8
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
    1650:	ac02      	add	r4, sp, #8
    1652:	2300      	movs	r3, #0
    1654:	f844 3d04 	str.w	r3, [r4, #-4]!
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_read(p_usart, &val));
    1658:	4e06      	ldr	r6, [pc, #24]	; (1674 <handleInput+0x28>)
    165a:	4d07      	ldr	r5, [pc, #28]	; (1678 <handleInput+0x2c>)
    165c:	4621      	mov	r1, r4
    165e:	4630      	mov	r0, r6
    1660:	47a8      	blx	r5
    1662:	2800      	cmp	r0, #0
    1664:	d1fa      	bne.n	165c <handleInput+0x10>
	// SET RX pin to interrupt?
	char ledToToggle;
	usart_serial_getchar(USART1, &ledToToggle);
	lightLED(ledToToggle);
    1666:	f89d 0004 	ldrb.w	r0, [sp, #4]
    166a:	4b04      	ldr	r3, [pc, #16]	; (167c <handleInput+0x30>)
    166c:	4798      	blx	r3
}
    166e:	b002      	add	sp, #8
    1670:	bd70      	pop	{r4, r5, r6, pc}
    1672:	bf00      	nop
    1674:	40028000 	.word	0x40028000
    1678:	00000321 	.word	0x00000321
    167c:	00001609 	.word	0x00001609

00001680 <sendChar>:
		break;
		
	}
}

void sendChar(uint32_t baudRate, unsigned char c, uint16_t charLength) {
    1680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1684:	460c      	mov	r4, r1
    1686:	4615      	mov	r5, r2

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
    1688:	4b23      	ldr	r3, [pc, #140]	; (1718 <sendChar+0x98>)
    168a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    168e:	645a      	str	r2, [r3, #68]	; 0x44
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
    1690:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERS = mask;
    1694:	605a      	str	r2, [r3, #4]
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->GPIO_OVRS = arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->GPIO_OVRC = arch_ioport_pin_to_mask(pin);
    1696:	659a      	str	r2, [r3, #88]	; 0x58
	ioport_set_pin_dir(PIN_USART_TX, IOPORT_DIR_OUTPUT);
	ioport_enable_pin(PIN_USART_TX);
	
	// Pull low, default is high -- start bit
	ioport_set_pin_level(PIN_USART_TX, IOPORT_PIN_LEVEL_LOW);
	delay_us(bitRate);
    1698:	4920      	ldr	r1, [pc, #128]	; (171c <sendChar+0x9c>)
    169a:	fbb1 f1f0 	udiv	r1, r1, r0
    169e:	4a20      	ldr	r2, [pc, #128]	; (1720 <sendChar+0xa0>)
    16a0:	2300      	movs	r3, #0
    16a2:	a71b      	add	r7, pc, #108	; (adr r7, 1710 <sendChar+0x90>)
    16a4:	e9d7 6700 	ldrd	r6, r7, [r7]
    16a8:	481e      	ldr	r0, [pc, #120]	; (1724 <sendChar+0xa4>)
    16aa:	fbe0 6701 	umlal	r6, r7, r0, r1
    16ae:	4630      	mov	r0, r6
    16b0:	4639      	mov	r1, r7
    16b2:	4e1d      	ldr	r6, [pc, #116]	; (1728 <sendChar+0xa8>)
    16b4:	47b0      	blx	r6
    16b6:	4681      	mov	r9, r0
    16b8:	4b1c      	ldr	r3, [pc, #112]	; (172c <sendChar+0xac>)
    16ba:	4798      	blx	r3
	
	for(i=0; i<charLength; ++i) {
    16bc:	b1a5      	cbz	r5, 16e8 <sendChar+0x68>
    16be:	462f      	mov	r7, r5
    16c0:	2500      	movs	r5, #0
    16c2:	f8df a054 	ldr.w	sl, [pc, #84]	; 1718 <sendChar+0x98>
    16c6:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
	}
		
		// Shift the binary of the char to get the next bit to the first bit.
		c >>= 1;
		
		delay_us(bitRate);
    16ca:	f8df 8060 	ldr.w	r8, [pc, #96]	; 172c <sendChar+0xac>
	ioport_set_pin_level(PIN_USART_TX, IOPORT_PIN_LEVEL_LOW);
	delay_us(bitRate);
	
	for(i=0; i<charLength; ++i) {
		// Get the value of the first bit in the byte.
		if(c & 1) {
    16ce:	f014 0f01 	tst.w	r4, #1

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->GPIO_OVRS = arch_ioport_pin_to_mask(pin);
    16d2:	bf14      	ite	ne
    16d4:	f8ca 6054 	strne.w	r6, [sl, #84]	; 0x54
	} else {
		arch_ioport_pin_to_base(pin)->GPIO_OVRC = arch_ioport_pin_to_mask(pin);
    16d8:	f8ca 6058 	streq.w	r6, [sl, #88]	; 0x58
		} else {
			ioport_set_pin_level(PIN_USART_TX, IOPORT_PIN_LEVEL_LOW);
	}
		
		// Shift the binary of the char to get the next bit to the first bit.
		c >>= 1;
    16dc:	0864      	lsrs	r4, r4, #1
		
		delay_us(bitRate);
    16de:	4648      	mov	r0, r9
    16e0:	47c0      	blx	r8
	
	// Pull low, default is high -- start bit
	ioport_set_pin_level(PIN_USART_TX, IOPORT_PIN_LEVEL_LOW);
	delay_us(bitRate);
	
	for(i=0; i<charLength; ++i) {
    16e2:	3501      	adds	r5, #1
    16e4:	42bd      	cmp	r5, r7
    16e6:	d1f2      	bne.n	16ce <sendChar+0x4e>

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->GPIO_OVRS = arch_ioport_pin_to_mask(pin);
    16e8:	4c0b      	ldr	r4, [pc, #44]	; (1718 <sendChar+0x98>)
    16ea:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
    16ee:	6565      	str	r5, [r4, #84]	; 0x54
		delay_us(bitRate);
	}
	
	// High -- stop bit
	ioport_set_pin_level(PIN_USART_TX, IOPORT_PIN_LEVEL_HIGH);
	delay_us(bitRate);
    16f0:	4648      	mov	r0, r9
    16f2:	4b0e      	ldr	r3, [pc, #56]	; (172c <sendChar+0xac>)
    16f4:	4798      	blx	r3
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
	} else {
		base->GPIO_PUERC = mask;
    16f6:	67a5      	str	r5, [r4, #120]	; 0x78

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    16f8:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    16fc:	f8c4 50c8 	str.w	r5, [r4, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    1700:	f8c4 5108 	str.w	r5, [r4, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    1704:	61a5      	str	r5, [r4, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    1706:	62a5      	str	r5, [r4, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    1708:	63a5      	str	r5, [r4, #56]	; 0x38
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    170a:	60a5      	str	r5, [r4, #8]
    170c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1710:	00d59f7f 	.word	0x00d59f7f
    1714:	00000000 	.word	0x00000000
    1718:	400e1400 	.word	0x400e1400
    171c:	000f4240 	.word	0x000f4240
    1720:	00d59f80 	.word	0x00d59f80
    1724:	0001c138 	.word	0x0001c138
    1728:	000018a5 	.word	0x000018a5
    172c:	20000001 	.word	0x20000001

00001730 <sendString>:
	ioport_disable_pin(PIN_USART_TX);
}

void sendString(const char toWrite[]) {
	int i;
	for (i = 0; toWrite[i] != 0; i++){
    1730:	7801      	ldrb	r1, [r0, #0]
    1732:	b161      	cbz	r1, 174e <sendString+0x1e>
	// Set the pin back to MUX for USART input.
	ioport_set_pin_mode(PIN_USART_TX, COM_PORT_TX_MUX);
	ioport_disable_pin(PIN_USART_TX);
}

void sendString(const char toWrite[]) {
    1734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1736:	4604      	mov	r4, r0
	int i;
	for (i = 0; toWrite[i] != 0; i++){
		sendChar(BAUD_RATE, toWrite[i], 8);
    1738:	2708      	movs	r7, #8
    173a:	26b9      	movs	r6, #185	; 0xb9
    173c:	4d04      	ldr	r5, [pc, #16]	; (1750 <sendString+0x20>)
    173e:	463a      	mov	r2, r7
    1740:	4630      	mov	r0, r6
    1742:	47a8      	blx	r5
	ioport_disable_pin(PIN_USART_TX);
}

void sendString(const char toWrite[]) {
	int i;
	for (i = 0; toWrite[i] != 0; i++){
    1744:	f814 1f01 	ldrb.w	r1, [r4, #1]!
    1748:	2900      	cmp	r1, #0
    174a:	d1f8      	bne.n	173e <sendString+0xe>
    174c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    174e:	4770      	bx	lr
    1750:	00001681 	.word	0x00001681

00001754 <buttonHandler_SW0>:
	// Clear current interrupts before enabling.
	gpio_clear_pin_interrupt_flag(pin);
	gpio_enable_pin_interrupt(pin);
}

void buttonHandler_SW0(void) {
    1754:	b508      	push	{r3, lr}
	sendString("Button 0 \r\n");
    1756:	4802      	ldr	r0, [pc, #8]	; (1760 <buttonHandler_SW0+0xc>)
    1758:	4b02      	ldr	r3, [pc, #8]	; (1764 <buttonHandler_SW0+0x10>)
    175a:	4798      	blx	r3
    175c:	bd08      	pop	{r3, pc}
    175e:	bf00      	nop
    1760:	00004928 	.word	0x00004928
    1764:	00001731 	.word	0x00001731

00001768 <buttonHandler_EXT9>:
}

void buttonHandler_EXT9(void) {
    1768:	b508      	push	{r3, lr}
	sendString("Button 1 \r\n");
    176a:	4802      	ldr	r0, [pc, #8]	; (1774 <buttonHandler_EXT9+0xc>)
    176c:	4b02      	ldr	r3, [pc, #8]	; (1778 <buttonHandler_EXT9+0x10>)
    176e:	4798      	blx	r3
    1770:	bd08      	pop	{r3, pc}
    1772:	bf00      	nop
    1774:	00004934 	.word	0x00004934
    1778:	00001731 	.word	0x00001731

0000177c <buttonHandler_EXT3>:
}

void buttonHandler_EXT3(void) {
    177c:	b508      	push	{r3, lr}
	sendString("Button 2 \r\n");
    177e:	4802      	ldr	r0, [pc, #8]	; (1788 <buttonHandler_EXT3+0xc>)
    1780:	4b02      	ldr	r3, [pc, #8]	; (178c <buttonHandler_EXT3+0x10>)
    1782:	4798      	blx	r3
    1784:	bd08      	pop	{r3, pc}
    1786:	bf00      	nop
    1788:	00004940 	.word	0x00004940
    178c:	00001731 	.word	0x00001731

00001790 <buttonHandler_EXT4>:
}

void buttonHandler_EXT4(void) {
    1790:	b508      	push	{r3, lr}
	sendString("Button 3 \r\n");
    1792:	4802      	ldr	r0, [pc, #8]	; (179c <buttonHandler_EXT4+0xc>)
    1794:	4b02      	ldr	r3, [pc, #8]	; (17a0 <buttonHandler_EXT4+0x10>)
    1796:	4798      	blx	r3
    1798:	bd08      	pop	{r3, pc}
    179a:	bf00      	nop
    179c:	0000494c 	.word	0x0000494c
    17a0:	00001731 	.word	0x00001731

000017a4 <main>:
		sendChar(BAUD_RATE, toWrite[i], 8);
	}
}

int main (void)
{
    17a4:	b570      	push	{r4, r5, r6, lr}
    17a6:	b086      	sub	sp, #24
	sysclk_init();
    17a8:	4b28      	ldr	r3, [pc, #160]	; (184c <main+0xa8>)
    17aa:	4798      	blx	r3
	board_init();
    17ac:	4b28      	ldr	r3, [pc, #160]	; (1850 <main+0xac>)
    17ae:	4798      	blx	r3
	return 1U << (pin & 0x1F);
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_peripheral_clock(GPIO);
    17b0:	4828      	ldr	r0, [pc, #160]	; (1854 <main+0xb0>)
    17b2:	4e29      	ldr	r6, [pc, #164]	; (1858 <main+0xb4>)
    17b4:	47b0      	blx	r6
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
    17b6:	23b9      	movs	r3, #185	; 0xb9
    17b8:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
    17ba:	23c0      	movs	r3, #192	; 0xc0
    17bc:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
    17be:	f44f 6300 	mov.w	r3, #2048	; 0x800
    17c2:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
    17c4:	2500      	movs	r5, #0
    17c6:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
    17c8:	9504      	str	r5, [sp, #16]
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_hz());
#endif
#if (SAM4L)
		sysclk_enable_peripheral_clock(p_usart);
    17ca:	4c24      	ldr	r4, [pc, #144]	; (185c <main+0xb8>)
    17cc:	4620      	mov	r0, r4
    17ce:	47b0      	blx	r6
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
    17d0:	4620      	mov	r0, r4
    17d2:	4b23      	ldr	r3, [pc, #140]	; (1860 <main+0xbc>)
    17d4:	4798      	blx	r3
    17d6:	4602      	mov	r2, r0
    17d8:	4669      	mov	r1, sp
    17da:	4620      	mov	r0, r4
    17dc:	4b21      	ldr	r3, [pc, #132]	; (1864 <main+0xc0>)
    17de:	4798      	blx	r3
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
    17e0:	4620      	mov	r0, r4
    17e2:	4b21      	ldr	r3, [pc, #132]	; (1868 <main+0xc4>)
    17e4:	4798      	blx	r3
		usart_enable_rx(p_usart);
    17e6:	4620      	mov	r0, r4
    17e8:	4b20      	ldr	r3, [pc, #128]	; (186c <main+0xc8>)
    17ea:	4798      	blx	r3
		.stopbits = US_MR_NBSTOP_1
	};

	usart_serial_init(USART1, &serial_config);
	
	stdio_base = USART1;
    17ec:	4b20      	ldr	r3, [pc, #128]	; (1870 <main+0xcc>)
    17ee:	601c      	str	r4, [r3, #0]
	ptr_put = (int(*)(void volatile*, char)) usart_serial_putchar;
    17f0:	4a20      	ldr	r2, [pc, #128]	; (1874 <main+0xd0>)
    17f2:	4b21      	ldr	r3, [pc, #132]	; (1878 <main+0xd4>)
    17f4:	601a      	str	r2, [r3, #0]
	//ptr_get = (int(*)(void volatile*, char)) usart_serial_getchar;
	setbuf(stdout, NULL);
    17f6:	4b21      	ldr	r3, [pc, #132]	; (187c <main+0xd8>)
    17f8:	681b      	ldr	r3, [r3, #0]
    17fa:	4629      	mov	r1, r5
    17fc:	6898      	ldr	r0, [r3, #8]
    17fe:	4b20      	ldr	r3, [pc, #128]	; (1880 <main+0xdc>)
    1800:	4798      	blx	r3
	
	// LED 0
	setupLED(LED0);
    1802:	2047      	movs	r0, #71	; 0x47
    1804:	4c1f      	ldr	r4, [pc, #124]	; (1884 <main+0xe0>)
    1806:	47a0      	blx	r4
	// LED 1
	setupLED(EXT1_PIN_7);
    1808:	2040      	movs	r0, #64	; 0x40
    180a:	47a0      	blx	r4
	// LED 2
	setupLED(EXT1_PIN_8);
    180c:	2041      	movs	r0, #65	; 0x41
    180e:	47a0      	blx	r4
	// LED 3
	setupLED(EXT1_PIN_6);
    1810:	2042      	movs	r0, #66	; 0x42
    1812:	47a0      	blx	r4
	// Button 0 (SW0)
	setupButton(PIN_PC24);
    1814:	2058      	movs	r0, #88	; 0x58
    1816:	4c1c      	ldr	r4, [pc, #112]	; (1888 <main+0xe4>)
    1818:	47a0      	blx	r4
	// Button 1
	setupButton(EXT1_PIN_9);
    181a:	2059      	movs	r0, #89	; 0x59
    181c:	47a0      	blx	r4
	// Button 2
	setupButton(EXT1_PIN_3);
    181e:	2004      	movs	r0, #4
    1820:	47a0      	blx	r4
	// Button 3
	setupButton(EXT1_PIN_4);
    1822:	2005      	movs	r0, #5
    1824:	47a0      	blx	r4
	
	// Setup the interrupt for USART.
	// Rx pin = PC28.
	// Tell the controller to call the button handler function with priority 1.
	gpio_set_pin_callback(PIN_PC26, handleInput, 1);
    1826:	2201      	movs	r2, #1
    1828:	4918      	ldr	r1, [pc, #96]	; (188c <main+0xe8>)
    182a:	205a      	movs	r0, #90	; 0x5a
    182c:	4b18      	ldr	r3, [pc, #96]	; (1890 <main+0xec>)
    182e:	4798      	blx	r3
 * \param [in] pin The pin number
 */
static inline void gpio_clear_pin_interrupt_flag(ioport_pin_t pin)
{
	GpioPort *gpio_port = &(GPIO->GPIO_PORT[ioport_pin_to_port_id(pin)]);
	gpio_port->GPIO_IFRC = ioport_pin_to_mask(pin);
    1830:	4b18      	ldr	r3, [pc, #96]	; (1894 <main+0xf0>)
    1832:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    1836:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 * \param [in] pin The pin number
 */
static inline void gpio_enable_pin_interrupt(ioport_pin_t pin)
{
	GpioPort *gpio_port = &(GPIO->GPIO_PORT[ioport_pin_to_port_id(pin)]);
	gpio_port->GPIO_IERS = ioport_pin_to_mask(pin);
    183a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	
	// Clear current interrupts before enabling.
	gpio_clear_pin_interrupt_flag(PIN_PC26);
	gpio_enable_pin_interrupt(PIN_PC26);
	
	printf("Which LED should I light up - Press 0, 1, 2, or 3? \r\n");
    183e:	4816      	ldr	r0, [pc, #88]	; (1898 <main+0xf4>)
    1840:	4c16      	ldr	r4, [pc, #88]	; (189c <main+0xf8>)
    1842:	47a0      	blx	r4
	printf("Or PUSH a button to get a response! \r\n");
    1844:	4816      	ldr	r0, [pc, #88]	; (18a0 <main+0xfc>)
    1846:	47a0      	blx	r4
    1848:	e7fe      	b.n	1848 <main+0xa4>
    184a:	bf00      	nop
    184c:	0000111d 	.word	0x0000111d
    1850:	00001199 	.word	0x00001199
    1854:	400e1000 	.word	0x400e1000
    1858:	0000095d 	.word	0x0000095d
    185c:	40028000 	.word	0x40028000
    1860:	00000799 	.word	0x00000799
    1864:	000002a9 	.word	0x000002a9
    1868:	000002fd 	.word	0x000002fd
    186c:	00000305 	.word	0x00000305
    1870:	20000938 	.word	0x20000938
    1874:	000014c5 	.word	0x000014c5
    1878:	20000934 	.word	0x20000934
    187c:	20000468 	.word	0x20000468
    1880:	00001cd1 	.word	0x00001cd1
    1884:	00001541 	.word	0x00001541
    1888:	00001561 	.word	0x00001561
    188c:	0000164d 	.word	0x0000164d
    1890:	000003f9 	.word	0x000003f9
    1894:	400e1400 	.word	0x400e1400
    1898:	00004958 	.word	0x00004958
    189c:	00001c0d 	.word	0x00001c0d
    18a0:	00004990 	.word	0x00004990

000018a4 <__aeabi_uldivmod>:
    18a4:	b953      	cbnz	r3, 18bc <__aeabi_uldivmod+0x18>
    18a6:	b94a      	cbnz	r2, 18bc <__aeabi_uldivmod+0x18>
    18a8:	2900      	cmp	r1, #0
    18aa:	bf08      	it	eq
    18ac:	2800      	cmpeq	r0, #0
    18ae:	bf1c      	itt	ne
    18b0:	f04f 31ff 	movne.w	r1, #4294967295
    18b4:	f04f 30ff 	movne.w	r0, #4294967295
    18b8:	f000 b97e 	b.w	1bb8 <__aeabi_idiv0>
    18bc:	f1ad 0c08 	sub.w	ip, sp, #8
    18c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    18c4:	f000 f806 	bl	18d4 <__udivmoddi4>
    18c8:	f8dd e004 	ldr.w	lr, [sp, #4]
    18cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    18d0:	b004      	add	sp, #16
    18d2:	4770      	bx	lr

000018d4 <__udivmoddi4>:
    18d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    18d8:	468c      	mov	ip, r1
    18da:	460e      	mov	r6, r1
    18dc:	4604      	mov	r4, r0
    18de:	9d08      	ldr	r5, [sp, #32]
    18e0:	2b00      	cmp	r3, #0
    18e2:	d150      	bne.n	1986 <__udivmoddi4+0xb2>
    18e4:	428a      	cmp	r2, r1
    18e6:	4617      	mov	r7, r2
    18e8:	d96c      	bls.n	19c4 <__udivmoddi4+0xf0>
    18ea:	fab2 fe82 	clz	lr, r2
    18ee:	f1be 0f00 	cmp.w	lr, #0
    18f2:	d00b      	beq.n	190c <__udivmoddi4+0x38>
    18f4:	f1ce 0420 	rsb	r4, lr, #32
    18f8:	fa20 f404 	lsr.w	r4, r0, r4
    18fc:	fa01 f60e 	lsl.w	r6, r1, lr
    1900:	ea44 0c06 	orr.w	ip, r4, r6
    1904:	fa02 f70e 	lsl.w	r7, r2, lr
    1908:	fa00 f40e 	lsl.w	r4, r0, lr
    190c:	ea4f 4917 	mov.w	r9, r7, lsr #16
    1910:	0c22      	lsrs	r2, r4, #16
    1912:	fbbc f0f9 	udiv	r0, ip, r9
    1916:	fa1f f887 	uxth.w	r8, r7
    191a:	fb09 c610 	mls	r6, r9, r0, ip
    191e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
    1922:	fb00 f308 	mul.w	r3, r0, r8
    1926:	42b3      	cmp	r3, r6
    1928:	d909      	bls.n	193e <__udivmoddi4+0x6a>
    192a:	19f6      	adds	r6, r6, r7
    192c:	f100 32ff 	add.w	r2, r0, #4294967295
    1930:	f080 8122 	bcs.w	1b78 <__udivmoddi4+0x2a4>
    1934:	42b3      	cmp	r3, r6
    1936:	f240 811f 	bls.w	1b78 <__udivmoddi4+0x2a4>
    193a:	3802      	subs	r0, #2
    193c:	443e      	add	r6, r7
    193e:	1af6      	subs	r6, r6, r3
    1940:	b2a2      	uxth	r2, r4
    1942:	fbb6 f3f9 	udiv	r3, r6, r9
    1946:	fb09 6613 	mls	r6, r9, r3, r6
    194a:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
    194e:	fb03 f808 	mul.w	r8, r3, r8
    1952:	45a0      	cmp	r8, r4
    1954:	d909      	bls.n	196a <__udivmoddi4+0x96>
    1956:	19e4      	adds	r4, r4, r7
    1958:	f103 32ff 	add.w	r2, r3, #4294967295
    195c:	f080 810a 	bcs.w	1b74 <__udivmoddi4+0x2a0>
    1960:	45a0      	cmp	r8, r4
    1962:	f240 8107 	bls.w	1b74 <__udivmoddi4+0x2a0>
    1966:	3b02      	subs	r3, #2
    1968:	443c      	add	r4, r7
    196a:	ebc8 0404 	rsb	r4, r8, r4
    196e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    1972:	2100      	movs	r1, #0
    1974:	2d00      	cmp	r5, #0
    1976:	d062      	beq.n	1a3e <__udivmoddi4+0x16a>
    1978:	fa24 f40e 	lsr.w	r4, r4, lr
    197c:	2300      	movs	r3, #0
    197e:	602c      	str	r4, [r5, #0]
    1980:	606b      	str	r3, [r5, #4]
    1982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1986:	428b      	cmp	r3, r1
    1988:	d907      	bls.n	199a <__udivmoddi4+0xc6>
    198a:	2d00      	cmp	r5, #0
    198c:	d055      	beq.n	1a3a <__udivmoddi4+0x166>
    198e:	2100      	movs	r1, #0
    1990:	e885 0041 	stmia.w	r5, {r0, r6}
    1994:	4608      	mov	r0, r1
    1996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    199a:	fab3 f183 	clz	r1, r3
    199e:	2900      	cmp	r1, #0
    19a0:	f040 8090 	bne.w	1ac4 <__udivmoddi4+0x1f0>
    19a4:	42b3      	cmp	r3, r6
    19a6:	d302      	bcc.n	19ae <__udivmoddi4+0xda>
    19a8:	4282      	cmp	r2, r0
    19aa:	f200 80f8 	bhi.w	1b9e <__udivmoddi4+0x2ca>
    19ae:	1a84      	subs	r4, r0, r2
    19b0:	eb66 0603 	sbc.w	r6, r6, r3
    19b4:	2001      	movs	r0, #1
    19b6:	46b4      	mov	ip, r6
    19b8:	2d00      	cmp	r5, #0
    19ba:	d040      	beq.n	1a3e <__udivmoddi4+0x16a>
    19bc:	e885 1010 	stmia.w	r5, {r4, ip}
    19c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    19c4:	b912      	cbnz	r2, 19cc <__udivmoddi4+0xf8>
    19c6:	2701      	movs	r7, #1
    19c8:	fbb7 f7f2 	udiv	r7, r7, r2
    19cc:	fab7 fe87 	clz	lr, r7
    19d0:	f1be 0f00 	cmp.w	lr, #0
    19d4:	d135      	bne.n	1a42 <__udivmoddi4+0x16e>
    19d6:	1bf3      	subs	r3, r6, r7
    19d8:	ea4f 4817 	mov.w	r8, r7, lsr #16
    19dc:	fa1f fc87 	uxth.w	ip, r7
    19e0:	2101      	movs	r1, #1
    19e2:	fbb3 f0f8 	udiv	r0, r3, r8
    19e6:	0c22      	lsrs	r2, r4, #16
    19e8:	fb08 3610 	mls	r6, r8, r0, r3
    19ec:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
    19f0:	fb0c f300 	mul.w	r3, ip, r0
    19f4:	42b3      	cmp	r3, r6
    19f6:	d907      	bls.n	1a08 <__udivmoddi4+0x134>
    19f8:	19f6      	adds	r6, r6, r7
    19fa:	f100 32ff 	add.w	r2, r0, #4294967295
    19fe:	d202      	bcs.n	1a06 <__udivmoddi4+0x132>
    1a00:	42b3      	cmp	r3, r6
    1a02:	f200 80ce 	bhi.w	1ba2 <__udivmoddi4+0x2ce>
    1a06:	4610      	mov	r0, r2
    1a08:	1af6      	subs	r6, r6, r3
    1a0a:	b2a2      	uxth	r2, r4
    1a0c:	fbb6 f3f8 	udiv	r3, r6, r8
    1a10:	fb08 6613 	mls	r6, r8, r3, r6
    1a14:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
    1a18:	fb0c fc03 	mul.w	ip, ip, r3
    1a1c:	45a4      	cmp	ip, r4
    1a1e:	d907      	bls.n	1a30 <__udivmoddi4+0x15c>
    1a20:	19e4      	adds	r4, r4, r7
    1a22:	f103 32ff 	add.w	r2, r3, #4294967295
    1a26:	d202      	bcs.n	1a2e <__udivmoddi4+0x15a>
    1a28:	45a4      	cmp	ip, r4
    1a2a:	f200 80b5 	bhi.w	1b98 <__udivmoddi4+0x2c4>
    1a2e:	4613      	mov	r3, r2
    1a30:	ebcc 0404 	rsb	r4, ip, r4
    1a34:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    1a38:	e79c      	b.n	1974 <__udivmoddi4+0xa0>
    1a3a:	4629      	mov	r1, r5
    1a3c:	4628      	mov	r0, r5
    1a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1a42:	f1ce 0120 	rsb	r1, lr, #32
    1a46:	fa06 f30e 	lsl.w	r3, r6, lr
    1a4a:	fa07 f70e 	lsl.w	r7, r7, lr
    1a4e:	fa20 f901 	lsr.w	r9, r0, r1
    1a52:	ea4f 4817 	mov.w	r8, r7, lsr #16
    1a56:	40ce      	lsrs	r6, r1
    1a58:	ea49 0903 	orr.w	r9, r9, r3
    1a5c:	fbb6 faf8 	udiv	sl, r6, r8
    1a60:	ea4f 4419 	mov.w	r4, r9, lsr #16
    1a64:	fb08 661a 	mls	r6, r8, sl, r6
    1a68:	fa1f fc87 	uxth.w	ip, r7
    1a6c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
    1a70:	fb0a f20c 	mul.w	r2, sl, ip
    1a74:	429a      	cmp	r2, r3
    1a76:	fa00 f40e 	lsl.w	r4, r0, lr
    1a7a:	d90a      	bls.n	1a92 <__udivmoddi4+0x1be>
    1a7c:	19db      	adds	r3, r3, r7
    1a7e:	f10a 31ff 	add.w	r1, sl, #4294967295
    1a82:	f080 8087 	bcs.w	1b94 <__udivmoddi4+0x2c0>
    1a86:	429a      	cmp	r2, r3
    1a88:	f240 8084 	bls.w	1b94 <__udivmoddi4+0x2c0>
    1a8c:	f1aa 0a02 	sub.w	sl, sl, #2
    1a90:	443b      	add	r3, r7
    1a92:	1a9b      	subs	r3, r3, r2
    1a94:	fa1f f989 	uxth.w	r9, r9
    1a98:	fbb3 f1f8 	udiv	r1, r3, r8
    1a9c:	fb08 3311 	mls	r3, r8, r1, r3
    1aa0:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
    1aa4:	fb01 f60c 	mul.w	r6, r1, ip
    1aa8:	429e      	cmp	r6, r3
    1aaa:	d907      	bls.n	1abc <__udivmoddi4+0x1e8>
    1aac:	19db      	adds	r3, r3, r7
    1aae:	f101 32ff 	add.w	r2, r1, #4294967295
    1ab2:	d26b      	bcs.n	1b8c <__udivmoddi4+0x2b8>
    1ab4:	429e      	cmp	r6, r3
    1ab6:	d969      	bls.n	1b8c <__udivmoddi4+0x2b8>
    1ab8:	3902      	subs	r1, #2
    1aba:	443b      	add	r3, r7
    1abc:	1b9b      	subs	r3, r3, r6
    1abe:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
    1ac2:	e78e      	b.n	19e2 <__udivmoddi4+0x10e>
    1ac4:	f1c1 0e20 	rsb	lr, r1, #32
    1ac8:	fa22 f40e 	lsr.w	r4, r2, lr
    1acc:	408b      	lsls	r3, r1
    1ace:	4323      	orrs	r3, r4
    1ad0:	fa20 f70e 	lsr.w	r7, r0, lr
    1ad4:	fa06 f401 	lsl.w	r4, r6, r1
    1ad8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
    1adc:	fa26 f60e 	lsr.w	r6, r6, lr
    1ae0:	433c      	orrs	r4, r7
    1ae2:	fbb6 f9fc 	udiv	r9, r6, ip
    1ae6:	0c27      	lsrs	r7, r4, #16
    1ae8:	fb0c 6619 	mls	r6, ip, r9, r6
    1aec:	fa1f f883 	uxth.w	r8, r3
    1af0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
    1af4:	fb09 f708 	mul.w	r7, r9, r8
    1af8:	42b7      	cmp	r7, r6
    1afa:	fa02 f201 	lsl.w	r2, r2, r1
    1afe:	fa00 fa01 	lsl.w	sl, r0, r1
    1b02:	d908      	bls.n	1b16 <__udivmoddi4+0x242>
    1b04:	18f6      	adds	r6, r6, r3
    1b06:	f109 30ff 	add.w	r0, r9, #4294967295
    1b0a:	d241      	bcs.n	1b90 <__udivmoddi4+0x2bc>
    1b0c:	42b7      	cmp	r7, r6
    1b0e:	d93f      	bls.n	1b90 <__udivmoddi4+0x2bc>
    1b10:	f1a9 0902 	sub.w	r9, r9, #2
    1b14:	441e      	add	r6, r3
    1b16:	1bf6      	subs	r6, r6, r7
    1b18:	b2a0      	uxth	r0, r4
    1b1a:	fbb6 f4fc 	udiv	r4, r6, ip
    1b1e:	fb0c 6614 	mls	r6, ip, r4, r6
    1b22:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
    1b26:	fb04 f808 	mul.w	r8, r4, r8
    1b2a:	45b8      	cmp	r8, r7
    1b2c:	d907      	bls.n	1b3e <__udivmoddi4+0x26a>
    1b2e:	18ff      	adds	r7, r7, r3
    1b30:	f104 30ff 	add.w	r0, r4, #4294967295
    1b34:	d228      	bcs.n	1b88 <__udivmoddi4+0x2b4>
    1b36:	45b8      	cmp	r8, r7
    1b38:	d926      	bls.n	1b88 <__udivmoddi4+0x2b4>
    1b3a:	3c02      	subs	r4, #2
    1b3c:	441f      	add	r7, r3
    1b3e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
    1b42:	ebc8 0707 	rsb	r7, r8, r7
    1b46:	fba0 8902 	umull	r8, r9, r0, r2
    1b4a:	454f      	cmp	r7, r9
    1b4c:	4644      	mov	r4, r8
    1b4e:	464e      	mov	r6, r9
    1b50:	d314      	bcc.n	1b7c <__udivmoddi4+0x2a8>
    1b52:	d029      	beq.n	1ba8 <__udivmoddi4+0x2d4>
    1b54:	b365      	cbz	r5, 1bb0 <__udivmoddi4+0x2dc>
    1b56:	ebba 0304 	subs.w	r3, sl, r4
    1b5a:	eb67 0706 	sbc.w	r7, r7, r6
    1b5e:	fa07 fe0e 	lsl.w	lr, r7, lr
    1b62:	40cb      	lsrs	r3, r1
    1b64:	40cf      	lsrs	r7, r1
    1b66:	ea4e 0303 	orr.w	r3, lr, r3
    1b6a:	e885 0088 	stmia.w	r5, {r3, r7}
    1b6e:	2100      	movs	r1, #0
    1b70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1b74:	4613      	mov	r3, r2
    1b76:	e6f8      	b.n	196a <__udivmoddi4+0x96>
    1b78:	4610      	mov	r0, r2
    1b7a:	e6e0      	b.n	193e <__udivmoddi4+0x6a>
    1b7c:	ebb8 0402 	subs.w	r4, r8, r2
    1b80:	eb69 0603 	sbc.w	r6, r9, r3
    1b84:	3801      	subs	r0, #1
    1b86:	e7e5      	b.n	1b54 <__udivmoddi4+0x280>
    1b88:	4604      	mov	r4, r0
    1b8a:	e7d8      	b.n	1b3e <__udivmoddi4+0x26a>
    1b8c:	4611      	mov	r1, r2
    1b8e:	e795      	b.n	1abc <__udivmoddi4+0x1e8>
    1b90:	4681      	mov	r9, r0
    1b92:	e7c0      	b.n	1b16 <__udivmoddi4+0x242>
    1b94:	468a      	mov	sl, r1
    1b96:	e77c      	b.n	1a92 <__udivmoddi4+0x1be>
    1b98:	3b02      	subs	r3, #2
    1b9a:	443c      	add	r4, r7
    1b9c:	e748      	b.n	1a30 <__udivmoddi4+0x15c>
    1b9e:	4608      	mov	r0, r1
    1ba0:	e70a      	b.n	19b8 <__udivmoddi4+0xe4>
    1ba2:	3802      	subs	r0, #2
    1ba4:	443e      	add	r6, r7
    1ba6:	e72f      	b.n	1a08 <__udivmoddi4+0x134>
    1ba8:	45c2      	cmp	sl, r8
    1baa:	d3e7      	bcc.n	1b7c <__udivmoddi4+0x2a8>
    1bac:	463e      	mov	r6, r7
    1bae:	e7d1      	b.n	1b54 <__udivmoddi4+0x280>
    1bb0:	4629      	mov	r1, r5
    1bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1bb6:	bf00      	nop

00001bb8 <__aeabi_idiv0>:
    1bb8:	4770      	bx	lr
    1bba:	bf00      	nop

00001bbc <__libc_init_array>:
    1bbc:	b570      	push	{r4, r5, r6, lr}
    1bbe:	4e0f      	ldr	r6, [pc, #60]	; (1bfc <__libc_init_array+0x40>)
    1bc0:	4d0f      	ldr	r5, [pc, #60]	; (1c00 <__libc_init_array+0x44>)
    1bc2:	1b76      	subs	r6, r6, r5
    1bc4:	10b6      	asrs	r6, r6, #2
    1bc6:	bf18      	it	ne
    1bc8:	2400      	movne	r4, #0
    1bca:	d005      	beq.n	1bd8 <__libc_init_array+0x1c>
    1bcc:	3401      	adds	r4, #1
    1bce:	f855 3b04 	ldr.w	r3, [r5], #4
    1bd2:	4798      	blx	r3
    1bd4:	42a6      	cmp	r6, r4
    1bd6:	d1f9      	bne.n	1bcc <__libc_init_array+0x10>
    1bd8:	4e0a      	ldr	r6, [pc, #40]	; (1c04 <__libc_init_array+0x48>)
    1bda:	4d0b      	ldr	r5, [pc, #44]	; (1c08 <__libc_init_array+0x4c>)
    1bdc:	1b76      	subs	r6, r6, r5
    1bde:	f002 ff17 	bl	4a10 <_init>
    1be2:	10b6      	asrs	r6, r6, #2
    1be4:	bf18      	it	ne
    1be6:	2400      	movne	r4, #0
    1be8:	d006      	beq.n	1bf8 <__libc_init_array+0x3c>
    1bea:	3401      	adds	r4, #1
    1bec:	f855 3b04 	ldr.w	r3, [r5], #4
    1bf0:	4798      	blx	r3
    1bf2:	42a6      	cmp	r6, r4
    1bf4:	d1f9      	bne.n	1bea <__libc_init_array+0x2e>
    1bf6:	bd70      	pop	{r4, r5, r6, pc}
    1bf8:	bd70      	pop	{r4, r5, r6, pc}
    1bfa:	bf00      	nop
    1bfc:	00004a1c 	.word	0x00004a1c
    1c00:	00004a1c 	.word	0x00004a1c
    1c04:	00004a24 	.word	0x00004a24
    1c08:	00004a1c 	.word	0x00004a1c

00001c0c <iprintf>:
    1c0c:	b40f      	push	{r0, r1, r2, r3}
    1c0e:	b500      	push	{lr}
    1c10:	4907      	ldr	r1, [pc, #28]	; (1c30 <iprintf+0x24>)
    1c12:	b083      	sub	sp, #12
    1c14:	ab04      	add	r3, sp, #16
    1c16:	6808      	ldr	r0, [r1, #0]
    1c18:	f853 2b04 	ldr.w	r2, [r3], #4
    1c1c:	6881      	ldr	r1, [r0, #8]
    1c1e:	9301      	str	r3, [sp, #4]
    1c20:	f000 f942 	bl	1ea8 <_vfiprintf_r>
    1c24:	b003      	add	sp, #12
    1c26:	f85d eb04 	ldr.w	lr, [sp], #4
    1c2a:	b004      	add	sp, #16
    1c2c:	4770      	bx	lr
    1c2e:	bf00      	nop
    1c30:	20000468 	.word	0x20000468

00001c34 <memset>:
    1c34:	b470      	push	{r4, r5, r6}
    1c36:	0784      	lsls	r4, r0, #30
    1c38:	d046      	beq.n	1cc8 <memset+0x94>
    1c3a:	1e54      	subs	r4, r2, #1
    1c3c:	2a00      	cmp	r2, #0
    1c3e:	d041      	beq.n	1cc4 <memset+0x90>
    1c40:	b2cd      	uxtb	r5, r1
    1c42:	4603      	mov	r3, r0
    1c44:	e002      	b.n	1c4c <memset+0x18>
    1c46:	1e62      	subs	r2, r4, #1
    1c48:	b3e4      	cbz	r4, 1cc4 <memset+0x90>
    1c4a:	4614      	mov	r4, r2
    1c4c:	f803 5b01 	strb.w	r5, [r3], #1
    1c50:	079a      	lsls	r2, r3, #30
    1c52:	d1f8      	bne.n	1c46 <memset+0x12>
    1c54:	2c03      	cmp	r4, #3
    1c56:	d92e      	bls.n	1cb6 <memset+0x82>
    1c58:	b2cd      	uxtb	r5, r1
    1c5a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    1c5e:	2c0f      	cmp	r4, #15
    1c60:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    1c64:	d919      	bls.n	1c9a <memset+0x66>
    1c66:	f103 0210 	add.w	r2, r3, #16
    1c6a:	4626      	mov	r6, r4
    1c6c:	3e10      	subs	r6, #16
    1c6e:	2e0f      	cmp	r6, #15
    1c70:	f842 5c10 	str.w	r5, [r2, #-16]
    1c74:	f842 5c0c 	str.w	r5, [r2, #-12]
    1c78:	f842 5c08 	str.w	r5, [r2, #-8]
    1c7c:	f842 5c04 	str.w	r5, [r2, #-4]
    1c80:	f102 0210 	add.w	r2, r2, #16
    1c84:	d8f2      	bhi.n	1c6c <memset+0x38>
    1c86:	f1a4 0210 	sub.w	r2, r4, #16
    1c8a:	f022 020f 	bic.w	r2, r2, #15
    1c8e:	f004 040f 	and.w	r4, r4, #15
    1c92:	3210      	adds	r2, #16
    1c94:	2c03      	cmp	r4, #3
    1c96:	4413      	add	r3, r2
    1c98:	d90d      	bls.n	1cb6 <memset+0x82>
    1c9a:	461e      	mov	r6, r3
    1c9c:	4622      	mov	r2, r4
    1c9e:	3a04      	subs	r2, #4
    1ca0:	2a03      	cmp	r2, #3
    1ca2:	f846 5b04 	str.w	r5, [r6], #4
    1ca6:	d8fa      	bhi.n	1c9e <memset+0x6a>
    1ca8:	1f22      	subs	r2, r4, #4
    1caa:	f022 0203 	bic.w	r2, r2, #3
    1cae:	3204      	adds	r2, #4
    1cb0:	4413      	add	r3, r2
    1cb2:	f004 0403 	and.w	r4, r4, #3
    1cb6:	b12c      	cbz	r4, 1cc4 <memset+0x90>
    1cb8:	b2c9      	uxtb	r1, r1
    1cba:	441c      	add	r4, r3
    1cbc:	f803 1b01 	strb.w	r1, [r3], #1
    1cc0:	42a3      	cmp	r3, r4
    1cc2:	d1fb      	bne.n	1cbc <memset+0x88>
    1cc4:	bc70      	pop	{r4, r5, r6}
    1cc6:	4770      	bx	lr
    1cc8:	4614      	mov	r4, r2
    1cca:	4603      	mov	r3, r0
    1ccc:	e7c2      	b.n	1c54 <memset+0x20>
    1cce:	bf00      	nop

00001cd0 <setbuf>:
    1cd0:	2900      	cmp	r1, #0
    1cd2:	bf0c      	ite	eq
    1cd4:	2202      	moveq	r2, #2
    1cd6:	2200      	movne	r2, #0
    1cd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
    1cdc:	f000 b800 	b.w	1ce0 <setvbuf>

00001ce0 <setvbuf>:
    1ce0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1ce4:	4c51      	ldr	r4, [pc, #324]	; (1e2c <setvbuf+0x14c>)
    1ce6:	6825      	ldr	r5, [r4, #0]
    1ce8:	b083      	sub	sp, #12
    1cea:	4604      	mov	r4, r0
    1cec:	460f      	mov	r7, r1
    1cee:	4690      	mov	r8, r2
    1cf0:	461e      	mov	r6, r3
    1cf2:	b115      	cbz	r5, 1cfa <setvbuf+0x1a>
    1cf4:	6bab      	ldr	r3, [r5, #56]	; 0x38
    1cf6:	2b00      	cmp	r3, #0
    1cf8:	d079      	beq.n	1dee <setvbuf+0x10e>
    1cfa:	f1b8 0f02 	cmp.w	r8, #2
    1cfe:	d004      	beq.n	1d0a <setvbuf+0x2a>
    1d00:	f1b8 0f01 	cmp.w	r8, #1
    1d04:	d87f      	bhi.n	1e06 <setvbuf+0x126>
    1d06:	2e00      	cmp	r6, #0
    1d08:	db7d      	blt.n	1e06 <setvbuf+0x126>
    1d0a:	4621      	mov	r1, r4
    1d0c:	4628      	mov	r0, r5
    1d0e:	f001 f917 	bl	2f40 <_fflush_r>
    1d12:	6b21      	ldr	r1, [r4, #48]	; 0x30
    1d14:	b141      	cbz	r1, 1d28 <setvbuf+0x48>
    1d16:	f104 0340 	add.w	r3, r4, #64	; 0x40
    1d1a:	4299      	cmp	r1, r3
    1d1c:	d002      	beq.n	1d24 <setvbuf+0x44>
    1d1e:	4628      	mov	r0, r5
    1d20:	f001 fa6c 	bl	31fc <_free_r>
    1d24:	2300      	movs	r3, #0
    1d26:	6323      	str	r3, [r4, #48]	; 0x30
    1d28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    1d2c:	2200      	movs	r2, #0
    1d2e:	61a2      	str	r2, [r4, #24]
    1d30:	6062      	str	r2, [r4, #4]
    1d32:	061a      	lsls	r2, r3, #24
    1d34:	d454      	bmi.n	1de0 <setvbuf+0x100>
    1d36:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
    1d3a:	f023 0303 	bic.w	r3, r3, #3
    1d3e:	f1b8 0f02 	cmp.w	r8, #2
    1d42:	81a3      	strh	r3, [r4, #12]
    1d44:	d039      	beq.n	1dba <setvbuf+0xda>
    1d46:	ab01      	add	r3, sp, #4
    1d48:	466a      	mov	r2, sp
    1d4a:	4621      	mov	r1, r4
    1d4c:	4628      	mov	r0, r5
    1d4e:	f001 fcf3 	bl	3738 <__swhatbuf_r>
    1d52:	89a3      	ldrh	r3, [r4, #12]
    1d54:	4318      	orrs	r0, r3
    1d56:	81a0      	strh	r0, [r4, #12]
    1d58:	b326      	cbz	r6, 1da4 <setvbuf+0xc4>
    1d5a:	b327      	cbz	r7, 1da6 <setvbuf+0xc6>
    1d5c:	6bab      	ldr	r3, [r5, #56]	; 0x38
    1d5e:	2b00      	cmp	r3, #0
    1d60:	d04d      	beq.n	1dfe <setvbuf+0x11e>
    1d62:	9b00      	ldr	r3, [sp, #0]
    1d64:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
    1d68:	6027      	str	r7, [r4, #0]
    1d6a:	429e      	cmp	r6, r3
    1d6c:	bf1c      	itt	ne
    1d6e:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
    1d72:	81a0      	strhne	r0, [r4, #12]
    1d74:	f1b8 0f01 	cmp.w	r8, #1
    1d78:	bf08      	it	eq
    1d7a:	f040 0001 	orreq.w	r0, r0, #1
    1d7e:	b283      	uxth	r3, r0
    1d80:	bf08      	it	eq
    1d82:	81a0      	strheq	r0, [r4, #12]
    1d84:	f003 0008 	and.w	r0, r3, #8
    1d88:	b280      	uxth	r0, r0
    1d8a:	6127      	str	r7, [r4, #16]
    1d8c:	6166      	str	r6, [r4, #20]
    1d8e:	b318      	cbz	r0, 1dd8 <setvbuf+0xf8>
    1d90:	f013 0001 	ands.w	r0, r3, #1
    1d94:	d02f      	beq.n	1df6 <setvbuf+0x116>
    1d96:	2000      	movs	r0, #0
    1d98:	4276      	negs	r6, r6
    1d9a:	61a6      	str	r6, [r4, #24]
    1d9c:	60a0      	str	r0, [r4, #8]
    1d9e:	b003      	add	sp, #12
    1da0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    1da4:	9e00      	ldr	r6, [sp, #0]
    1da6:	4630      	mov	r0, r6
    1da8:	f001 fd3a 	bl	3820 <malloc>
    1dac:	4607      	mov	r7, r0
    1dae:	b368      	cbz	r0, 1e0c <setvbuf+0x12c>
    1db0:	89a3      	ldrh	r3, [r4, #12]
    1db2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    1db6:	81a3      	strh	r3, [r4, #12]
    1db8:	e7d0      	b.n	1d5c <setvbuf+0x7c>
    1dba:	2000      	movs	r0, #0
    1dbc:	f104 0243 	add.w	r2, r4, #67	; 0x43
    1dc0:	f043 0302 	orr.w	r3, r3, #2
    1dc4:	2500      	movs	r5, #0
    1dc6:	2101      	movs	r1, #1
    1dc8:	81a3      	strh	r3, [r4, #12]
    1dca:	60a5      	str	r5, [r4, #8]
    1dcc:	6022      	str	r2, [r4, #0]
    1dce:	6122      	str	r2, [r4, #16]
    1dd0:	6161      	str	r1, [r4, #20]
    1dd2:	b003      	add	sp, #12
    1dd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    1dd8:	60a0      	str	r0, [r4, #8]
    1dda:	b003      	add	sp, #12
    1ddc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    1de0:	6921      	ldr	r1, [r4, #16]
    1de2:	4628      	mov	r0, r5
    1de4:	f001 fa0a 	bl	31fc <_free_r>
    1de8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    1dec:	e7a3      	b.n	1d36 <setvbuf+0x56>
    1dee:	4628      	mov	r0, r5
    1df0:	f001 f93a 	bl	3068 <__sinit>
    1df4:	e781      	b.n	1cfa <setvbuf+0x1a>
    1df6:	60a6      	str	r6, [r4, #8]
    1df8:	b003      	add	sp, #12
    1dfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    1dfe:	4628      	mov	r0, r5
    1e00:	f001 f932 	bl	3068 <__sinit>
    1e04:	e7ad      	b.n	1d62 <setvbuf+0x82>
    1e06:	f04f 30ff 	mov.w	r0, #4294967295
    1e0a:	e7e2      	b.n	1dd2 <setvbuf+0xf2>
    1e0c:	f8dd 9000 	ldr.w	r9, [sp]
    1e10:	45b1      	cmp	r9, r6
    1e12:	d006      	beq.n	1e22 <setvbuf+0x142>
    1e14:	4648      	mov	r0, r9
    1e16:	f001 fd03 	bl	3820 <malloc>
    1e1a:	4607      	mov	r7, r0
    1e1c:	b108      	cbz	r0, 1e22 <setvbuf+0x142>
    1e1e:	464e      	mov	r6, r9
    1e20:	e7c6      	b.n	1db0 <setvbuf+0xd0>
    1e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    1e26:	f04f 30ff 	mov.w	r0, #4294967295
    1e2a:	e7c7      	b.n	1dbc <setvbuf+0xdc>
    1e2c:	20000468 	.word	0x20000468

00001e30 <__sprint_r.part.0>:
    1e30:	6e4b      	ldr	r3, [r1, #100]	; 0x64
    1e32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1e36:	049c      	lsls	r4, r3, #18
    1e38:	4692      	mov	sl, r2
    1e3a:	d52c      	bpl.n	1e96 <__sprint_r.part.0+0x66>
    1e3c:	6893      	ldr	r3, [r2, #8]
    1e3e:	6812      	ldr	r2, [r2, #0]
    1e40:	b33b      	cbz	r3, 1e92 <__sprint_r.part.0+0x62>
    1e42:	460f      	mov	r7, r1
    1e44:	4680      	mov	r8, r0
    1e46:	f102 0908 	add.w	r9, r2, #8
    1e4a:	e919 0060 	ldmdb	r9, {r5, r6}
    1e4e:	08b6      	lsrs	r6, r6, #2
    1e50:	d017      	beq.n	1e82 <__sprint_r.part.0+0x52>
    1e52:	3d04      	subs	r5, #4
    1e54:	2400      	movs	r4, #0
    1e56:	e001      	b.n	1e5c <__sprint_r.part.0+0x2c>
    1e58:	42a6      	cmp	r6, r4
    1e5a:	d010      	beq.n	1e7e <__sprint_r.part.0+0x4e>
    1e5c:	463a      	mov	r2, r7
    1e5e:	f855 1f04 	ldr.w	r1, [r5, #4]!
    1e62:	4640      	mov	r0, r8
    1e64:	f001 f96a 	bl	313c <_fputwc_r>
    1e68:	1c43      	adds	r3, r0, #1
    1e6a:	f104 0401 	add.w	r4, r4, #1
    1e6e:	d1f3      	bne.n	1e58 <__sprint_r.part.0+0x28>
    1e70:	2300      	movs	r3, #0
    1e72:	f8ca 3008 	str.w	r3, [sl, #8]
    1e76:	f8ca 3004 	str.w	r3, [sl, #4]
    1e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1e7e:	f8da 3008 	ldr.w	r3, [sl, #8]
    1e82:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
    1e86:	f8ca 3008 	str.w	r3, [sl, #8]
    1e8a:	f109 0908 	add.w	r9, r9, #8
    1e8e:	2b00      	cmp	r3, #0
    1e90:	d1db      	bne.n	1e4a <__sprint_r.part.0+0x1a>
    1e92:	2000      	movs	r0, #0
    1e94:	e7ec      	b.n	1e70 <__sprint_r.part.0+0x40>
    1e96:	f001 fa99 	bl	33cc <__sfvwrite_r>
    1e9a:	2300      	movs	r3, #0
    1e9c:	f8ca 3008 	str.w	r3, [sl, #8]
    1ea0:	f8ca 3004 	str.w	r3, [sl, #4]
    1ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00001ea8 <_vfiprintf_r>:
    1ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1eac:	b0ab      	sub	sp, #172	; 0xac
    1eae:	461c      	mov	r4, r3
    1eb0:	9100      	str	r1, [sp, #0]
    1eb2:	4690      	mov	r8, r2
    1eb4:	9304      	str	r3, [sp, #16]
    1eb6:	9005      	str	r0, [sp, #20]
    1eb8:	b118      	cbz	r0, 1ec2 <_vfiprintf_r+0x1a>
    1eba:	6b83      	ldr	r3, [r0, #56]	; 0x38
    1ebc:	2b00      	cmp	r3, #0
    1ebe:	f000 80de 	beq.w	207e <_vfiprintf_r+0x1d6>
    1ec2:	9800      	ldr	r0, [sp, #0]
    1ec4:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
    1ec8:	b28a      	uxth	r2, r1
    1eca:	0495      	lsls	r5, r2, #18
    1ecc:	d407      	bmi.n	1ede <_vfiprintf_r+0x36>
    1ece:	6e43      	ldr	r3, [r0, #100]	; 0x64
    1ed0:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
    1ed4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    1ed8:	8182      	strh	r2, [r0, #12]
    1eda:	6643      	str	r3, [r0, #100]	; 0x64
    1edc:	b292      	uxth	r2, r2
    1ede:	0711      	lsls	r1, r2, #28
    1ee0:	f140 80b1 	bpl.w	2046 <_vfiprintf_r+0x19e>
    1ee4:	9b00      	ldr	r3, [sp, #0]
    1ee6:	691b      	ldr	r3, [r3, #16]
    1ee8:	2b00      	cmp	r3, #0
    1eea:	f000 80ac 	beq.w	2046 <_vfiprintf_r+0x19e>
    1eee:	f002 021a 	and.w	r2, r2, #26
    1ef2:	2a0a      	cmp	r2, #10
    1ef4:	f000 80b5 	beq.w	2062 <_vfiprintf_r+0x1ba>
    1ef8:	2300      	movs	r3, #0
    1efa:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
    1efe:	9302      	str	r3, [sp, #8]
    1f00:	930f      	str	r3, [sp, #60]	; 0x3c
    1f02:	930e      	str	r3, [sp, #56]	; 0x38
    1f04:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
    1f08:	46da      	mov	sl, fp
    1f0a:	f898 3000 	ldrb.w	r3, [r8]
    1f0e:	4644      	mov	r4, r8
    1f10:	b1fb      	cbz	r3, 1f52 <_vfiprintf_r+0xaa>
    1f12:	2b25      	cmp	r3, #37	; 0x25
    1f14:	d102      	bne.n	1f1c <_vfiprintf_r+0x74>
    1f16:	e01c      	b.n	1f52 <_vfiprintf_r+0xaa>
    1f18:	2b25      	cmp	r3, #37	; 0x25
    1f1a:	d003      	beq.n	1f24 <_vfiprintf_r+0x7c>
    1f1c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
    1f20:	2b00      	cmp	r3, #0
    1f22:	d1f9      	bne.n	1f18 <_vfiprintf_r+0x70>
    1f24:	ebc8 0504 	rsb	r5, r8, r4
    1f28:	b19d      	cbz	r5, 1f52 <_vfiprintf_r+0xaa>
    1f2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1f2c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    1f2e:	f8ca 8000 	str.w	r8, [sl]
    1f32:	3301      	adds	r3, #1
    1f34:	442a      	add	r2, r5
    1f36:	2b07      	cmp	r3, #7
    1f38:	f8ca 5004 	str.w	r5, [sl, #4]
    1f3c:	920f      	str	r2, [sp, #60]	; 0x3c
    1f3e:	930e      	str	r3, [sp, #56]	; 0x38
    1f40:	dd7b      	ble.n	203a <_vfiprintf_r+0x192>
    1f42:	2a00      	cmp	r2, #0
    1f44:	f040 8528 	bne.w	2998 <_vfiprintf_r+0xaf0>
    1f48:	9b02      	ldr	r3, [sp, #8]
    1f4a:	920e      	str	r2, [sp, #56]	; 0x38
    1f4c:	442b      	add	r3, r5
    1f4e:	46da      	mov	sl, fp
    1f50:	9302      	str	r3, [sp, #8]
    1f52:	7823      	ldrb	r3, [r4, #0]
    1f54:	2b00      	cmp	r3, #0
    1f56:	f000 843e 	beq.w	27d6 <_vfiprintf_r+0x92e>
    1f5a:	2100      	movs	r1, #0
    1f5c:	f04f 0300 	mov.w	r3, #0
    1f60:	f04f 32ff 	mov.w	r2, #4294967295
    1f64:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    1f68:	f104 0801 	add.w	r8, r4, #1
    1f6c:	7863      	ldrb	r3, [r4, #1]
    1f6e:	9201      	str	r2, [sp, #4]
    1f70:	4608      	mov	r0, r1
    1f72:	460e      	mov	r6, r1
    1f74:	460c      	mov	r4, r1
    1f76:	f108 0801 	add.w	r8, r8, #1
    1f7a:	f1a3 0220 	sub.w	r2, r3, #32
    1f7e:	2a58      	cmp	r2, #88	; 0x58
    1f80:	f200 8393 	bhi.w	26aa <_vfiprintf_r+0x802>
    1f84:	e8df f012 	tbh	[pc, r2, lsl #1]
    1f88:	03910346 	.word	0x03910346
    1f8c:	034e0391 	.word	0x034e0391
    1f90:	03910391 	.word	0x03910391
    1f94:	03910391 	.word	0x03910391
    1f98:	03910391 	.word	0x03910391
    1f9c:	02670289 	.word	0x02670289
    1fa0:	00800391 	.word	0x00800391
    1fa4:	0391026c 	.word	0x0391026c
    1fa8:	025901c6 	.word	0x025901c6
    1fac:	02590259 	.word	0x02590259
    1fb0:	02590259 	.word	0x02590259
    1fb4:	02590259 	.word	0x02590259
    1fb8:	02590259 	.word	0x02590259
    1fbc:	03910391 	.word	0x03910391
    1fc0:	03910391 	.word	0x03910391
    1fc4:	03910391 	.word	0x03910391
    1fc8:	03910391 	.word	0x03910391
    1fcc:	03910391 	.word	0x03910391
    1fd0:	039101cb 	.word	0x039101cb
    1fd4:	03910391 	.word	0x03910391
    1fd8:	03910391 	.word	0x03910391
    1fdc:	03910391 	.word	0x03910391
    1fe0:	03910391 	.word	0x03910391
    1fe4:	02140391 	.word	0x02140391
    1fe8:	03910391 	.word	0x03910391
    1fec:	03910391 	.word	0x03910391
    1ff0:	02ee0391 	.word	0x02ee0391
    1ff4:	03910391 	.word	0x03910391
    1ff8:	03910311 	.word	0x03910311
    1ffc:	03910391 	.word	0x03910391
    2000:	03910391 	.word	0x03910391
    2004:	03910391 	.word	0x03910391
    2008:	03910391 	.word	0x03910391
    200c:	03340391 	.word	0x03340391
    2010:	0391038a 	.word	0x0391038a
    2014:	03910391 	.word	0x03910391
    2018:	038a0367 	.word	0x038a0367
    201c:	03910391 	.word	0x03910391
    2020:	0391036c 	.word	0x0391036c
    2024:	02950379 	.word	0x02950379
    2028:	02e90085 	.word	0x02e90085
    202c:	029b0391 	.word	0x029b0391
    2030:	02ba0391 	.word	0x02ba0391
    2034:	03910391 	.word	0x03910391
    2038:	0353      	.short	0x0353
    203a:	f10a 0a08 	add.w	sl, sl, #8
    203e:	9b02      	ldr	r3, [sp, #8]
    2040:	442b      	add	r3, r5
    2042:	9302      	str	r3, [sp, #8]
    2044:	e785      	b.n	1f52 <_vfiprintf_r+0xaa>
    2046:	9900      	ldr	r1, [sp, #0]
    2048:	9805      	ldr	r0, [sp, #20]
    204a:	f000 fe61 	bl	2d10 <__swsetup_r>
    204e:	2800      	cmp	r0, #0
    2050:	f040 8558 	bne.w	2b04 <_vfiprintf_r+0xc5c>
    2054:	9b00      	ldr	r3, [sp, #0]
    2056:	899a      	ldrh	r2, [r3, #12]
    2058:	f002 021a 	and.w	r2, r2, #26
    205c:	2a0a      	cmp	r2, #10
    205e:	f47f af4b 	bne.w	1ef8 <_vfiprintf_r+0x50>
    2062:	9900      	ldr	r1, [sp, #0]
    2064:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
    2068:	2b00      	cmp	r3, #0
    206a:	f6ff af45 	blt.w	1ef8 <_vfiprintf_r+0x50>
    206e:	4623      	mov	r3, r4
    2070:	4642      	mov	r2, r8
    2072:	9805      	ldr	r0, [sp, #20]
    2074:	f000 fe16 	bl	2ca4 <__sbprintf>
    2078:	b02b      	add	sp, #172	; 0xac
    207a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    207e:	f000 fff3 	bl	3068 <__sinit>
    2082:	e71e      	b.n	1ec2 <_vfiprintf_r+0x1a>
    2084:	4264      	negs	r4, r4
    2086:	9304      	str	r3, [sp, #16]
    2088:	f046 0604 	orr.w	r6, r6, #4
    208c:	f898 3000 	ldrb.w	r3, [r8]
    2090:	e771      	b.n	1f76 <_vfiprintf_r+0xce>
    2092:	2130      	movs	r1, #48	; 0x30
    2094:	9804      	ldr	r0, [sp, #16]
    2096:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
    209a:	9901      	ldr	r1, [sp, #4]
    209c:	9406      	str	r4, [sp, #24]
    209e:	f04f 0300 	mov.w	r3, #0
    20a2:	2278      	movs	r2, #120	; 0x78
    20a4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    20a8:	2900      	cmp	r1, #0
    20aa:	4603      	mov	r3, r0
    20ac:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
    20b0:	6804      	ldr	r4, [r0, #0]
    20b2:	f103 0304 	add.w	r3, r3, #4
    20b6:	f04f 0500 	mov.w	r5, #0
    20ba:	f046 0202 	orr.w	r2, r6, #2
    20be:	f2c0 8525 	blt.w	2b0c <_vfiprintf_r+0xc64>
    20c2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    20c6:	ea54 0205 	orrs.w	r2, r4, r5
    20ca:	f046 0602 	orr.w	r6, r6, #2
    20ce:	9304      	str	r3, [sp, #16]
    20d0:	f040 84bf 	bne.w	2a52 <_vfiprintf_r+0xbaa>
    20d4:	48b3      	ldr	r0, [pc, #716]	; (23a4 <_vfiprintf_r+0x4fc>)
    20d6:	9b01      	ldr	r3, [sp, #4]
    20d8:	2b00      	cmp	r3, #0
    20da:	f040 841c 	bne.w	2916 <_vfiprintf_r+0xa6e>
    20de:	4699      	mov	r9, r3
    20e0:	2300      	movs	r3, #0
    20e2:	9301      	str	r3, [sp, #4]
    20e4:	9303      	str	r3, [sp, #12]
    20e6:	465f      	mov	r7, fp
    20e8:	9b01      	ldr	r3, [sp, #4]
    20ea:	9a03      	ldr	r2, [sp, #12]
    20ec:	4293      	cmp	r3, r2
    20ee:	bfb8      	it	lt
    20f0:	4613      	movlt	r3, r2
    20f2:	461d      	mov	r5, r3
    20f4:	f1b9 0f00 	cmp.w	r9, #0
    20f8:	d000      	beq.n	20fc <_vfiprintf_r+0x254>
    20fa:	3501      	adds	r5, #1
    20fc:	f016 0302 	ands.w	r3, r6, #2
    2100:	9307      	str	r3, [sp, #28]
    2102:	bf18      	it	ne
    2104:	3502      	addne	r5, #2
    2106:	f016 0384 	ands.w	r3, r6, #132	; 0x84
    210a:	9308      	str	r3, [sp, #32]
    210c:	f040 82f1 	bne.w	26f2 <_vfiprintf_r+0x84a>
    2110:	9b06      	ldr	r3, [sp, #24]
    2112:	1b5c      	subs	r4, r3, r5
    2114:	2c00      	cmp	r4, #0
    2116:	f340 82ec 	ble.w	26f2 <_vfiprintf_r+0x84a>
    211a:	2c10      	cmp	r4, #16
    211c:	f340 8556 	ble.w	2bcc <_vfiprintf_r+0xd24>
    2120:	f8df 9284 	ldr.w	r9, [pc, #644]	; 23a8 <_vfiprintf_r+0x500>
    2124:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
    2128:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    212a:	46d4      	mov	ip, sl
    212c:	2310      	movs	r3, #16
    212e:	46c2      	mov	sl, r8
    2130:	4670      	mov	r0, lr
    2132:	46a8      	mov	r8, r5
    2134:	464d      	mov	r5, r9
    2136:	f8dd 9014 	ldr.w	r9, [sp, #20]
    213a:	e007      	b.n	214c <_vfiprintf_r+0x2a4>
    213c:	f100 0e02 	add.w	lr, r0, #2
    2140:	f10c 0c08 	add.w	ip, ip, #8
    2144:	4608      	mov	r0, r1
    2146:	3c10      	subs	r4, #16
    2148:	2c10      	cmp	r4, #16
    214a:	dd13      	ble.n	2174 <_vfiprintf_r+0x2cc>
    214c:	1c41      	adds	r1, r0, #1
    214e:	3210      	adds	r2, #16
    2150:	2907      	cmp	r1, #7
    2152:	920f      	str	r2, [sp, #60]	; 0x3c
    2154:	f8cc 5000 	str.w	r5, [ip]
    2158:	f8cc 3004 	str.w	r3, [ip, #4]
    215c:	910e      	str	r1, [sp, #56]	; 0x38
    215e:	dded      	ble.n	213c <_vfiprintf_r+0x294>
    2160:	2a00      	cmp	r2, #0
    2162:	f040 82b7 	bne.w	26d4 <_vfiprintf_r+0x82c>
    2166:	3c10      	subs	r4, #16
    2168:	2c10      	cmp	r4, #16
    216a:	4610      	mov	r0, r2
    216c:	f04f 0e01 	mov.w	lr, #1
    2170:	46dc      	mov	ip, fp
    2172:	dceb      	bgt.n	214c <_vfiprintf_r+0x2a4>
    2174:	46a9      	mov	r9, r5
    2176:	4670      	mov	r0, lr
    2178:	4645      	mov	r5, r8
    217a:	46d0      	mov	r8, sl
    217c:	46e2      	mov	sl, ip
    217e:	4422      	add	r2, r4
    2180:	2807      	cmp	r0, #7
    2182:	920f      	str	r2, [sp, #60]	; 0x3c
    2184:	f8ca 9000 	str.w	r9, [sl]
    2188:	f8ca 4004 	str.w	r4, [sl, #4]
    218c:	900e      	str	r0, [sp, #56]	; 0x38
    218e:	f300 8375 	bgt.w	287c <_vfiprintf_r+0x9d4>
    2192:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    2196:	f10a 0a08 	add.w	sl, sl, #8
    219a:	f100 0e01 	add.w	lr, r0, #1
    219e:	2b00      	cmp	r3, #0
    21a0:	f040 82b0 	bne.w	2704 <_vfiprintf_r+0x85c>
    21a4:	9b07      	ldr	r3, [sp, #28]
    21a6:	2b00      	cmp	r3, #0
    21a8:	f000 82c3 	beq.w	2732 <_vfiprintf_r+0x88a>
    21ac:	3202      	adds	r2, #2
    21ae:	a90c      	add	r1, sp, #48	; 0x30
    21b0:	2302      	movs	r3, #2
    21b2:	f1be 0f07 	cmp.w	lr, #7
    21b6:	920f      	str	r2, [sp, #60]	; 0x3c
    21b8:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
    21bc:	e88a 000a 	stmia.w	sl, {r1, r3}
    21c0:	f340 8378 	ble.w	28b4 <_vfiprintf_r+0xa0c>
    21c4:	2a00      	cmp	r2, #0
    21c6:	f040 840a 	bne.w	29de <_vfiprintf_r+0xb36>
    21ca:	9b08      	ldr	r3, [sp, #32]
    21cc:	2b80      	cmp	r3, #128	; 0x80
    21ce:	f04f 0e01 	mov.w	lr, #1
    21d2:	4610      	mov	r0, r2
    21d4:	46da      	mov	sl, fp
    21d6:	f040 82b0 	bne.w	273a <_vfiprintf_r+0x892>
    21da:	9b06      	ldr	r3, [sp, #24]
    21dc:	1b5c      	subs	r4, r3, r5
    21de:	2c00      	cmp	r4, #0
    21e0:	f340 82ab 	ble.w	273a <_vfiprintf_r+0x892>
    21e4:	2c10      	cmp	r4, #16
    21e6:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 23ac <_vfiprintf_r+0x504>
    21ea:	f340 850b 	ble.w	2c04 <_vfiprintf_r+0xd5c>
    21ee:	46d6      	mov	lr, sl
    21f0:	2310      	movs	r3, #16
    21f2:	46c2      	mov	sl, r8
    21f4:	46a8      	mov	r8, r5
    21f6:	464d      	mov	r5, r9
    21f8:	f8dd 9014 	ldr.w	r9, [sp, #20]
    21fc:	e007      	b.n	220e <_vfiprintf_r+0x366>
    21fe:	f100 0c02 	add.w	ip, r0, #2
    2202:	f10e 0e08 	add.w	lr, lr, #8
    2206:	4608      	mov	r0, r1
    2208:	3c10      	subs	r4, #16
    220a:	2c10      	cmp	r4, #16
    220c:	dd13      	ble.n	2236 <_vfiprintf_r+0x38e>
    220e:	1c41      	adds	r1, r0, #1
    2210:	3210      	adds	r2, #16
    2212:	2907      	cmp	r1, #7
    2214:	920f      	str	r2, [sp, #60]	; 0x3c
    2216:	f8ce 5000 	str.w	r5, [lr]
    221a:	f8ce 3004 	str.w	r3, [lr, #4]
    221e:	910e      	str	r1, [sp, #56]	; 0x38
    2220:	dded      	ble.n	21fe <_vfiprintf_r+0x356>
    2222:	2a00      	cmp	r2, #0
    2224:	f040 8315 	bne.w	2852 <_vfiprintf_r+0x9aa>
    2228:	3c10      	subs	r4, #16
    222a:	2c10      	cmp	r4, #16
    222c:	f04f 0c01 	mov.w	ip, #1
    2230:	4610      	mov	r0, r2
    2232:	46de      	mov	lr, fp
    2234:	dceb      	bgt.n	220e <_vfiprintf_r+0x366>
    2236:	46a9      	mov	r9, r5
    2238:	4645      	mov	r5, r8
    223a:	46d0      	mov	r8, sl
    223c:	46f2      	mov	sl, lr
    223e:	4422      	add	r2, r4
    2240:	f1bc 0f07 	cmp.w	ip, #7
    2244:	920f      	str	r2, [sp, #60]	; 0x3c
    2246:	f8ca 9000 	str.w	r9, [sl]
    224a:	f8ca 4004 	str.w	r4, [sl, #4]
    224e:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
    2252:	f300 83d2 	bgt.w	29fa <_vfiprintf_r+0xb52>
    2256:	9b01      	ldr	r3, [sp, #4]
    2258:	9903      	ldr	r1, [sp, #12]
    225a:	1a5c      	subs	r4, r3, r1
    225c:	2c00      	cmp	r4, #0
    225e:	f10a 0a08 	add.w	sl, sl, #8
    2262:	f10c 0e01 	add.w	lr, ip, #1
    2266:	4660      	mov	r0, ip
    2268:	f300 826d 	bgt.w	2746 <_vfiprintf_r+0x89e>
    226c:	9903      	ldr	r1, [sp, #12]
    226e:	f8ca 7000 	str.w	r7, [sl]
    2272:	440a      	add	r2, r1
    2274:	f1be 0f07 	cmp.w	lr, #7
    2278:	920f      	str	r2, [sp, #60]	; 0x3c
    227a:	f8ca 1004 	str.w	r1, [sl, #4]
    227e:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
    2282:	f340 82ce 	ble.w	2822 <_vfiprintf_r+0x97a>
    2286:	2a00      	cmp	r2, #0
    2288:	f040 833a 	bne.w	2900 <_vfiprintf_r+0xa58>
    228c:	0770      	lsls	r0, r6, #29
    228e:	920e      	str	r2, [sp, #56]	; 0x38
    2290:	d538      	bpl.n	2304 <_vfiprintf_r+0x45c>
    2292:	9b06      	ldr	r3, [sp, #24]
    2294:	1b5c      	subs	r4, r3, r5
    2296:	2c00      	cmp	r4, #0
    2298:	dd34      	ble.n	2304 <_vfiprintf_r+0x45c>
    229a:	46da      	mov	sl, fp
    229c:	2c10      	cmp	r4, #16
    229e:	f340 84ab 	ble.w	2bf8 <_vfiprintf_r+0xd50>
    22a2:	f8df 9104 	ldr.w	r9, [pc, #260]	; 23a8 <_vfiprintf_r+0x500>
    22a6:	990e      	ldr	r1, [sp, #56]	; 0x38
    22a8:	464f      	mov	r7, r9
    22aa:	2610      	movs	r6, #16
    22ac:	f8dd 9014 	ldr.w	r9, [sp, #20]
    22b0:	e006      	b.n	22c0 <_vfiprintf_r+0x418>
    22b2:	1c88      	adds	r0, r1, #2
    22b4:	f10a 0a08 	add.w	sl, sl, #8
    22b8:	4619      	mov	r1, r3
    22ba:	3c10      	subs	r4, #16
    22bc:	2c10      	cmp	r4, #16
    22be:	dd13      	ble.n	22e8 <_vfiprintf_r+0x440>
    22c0:	1c4b      	adds	r3, r1, #1
    22c2:	3210      	adds	r2, #16
    22c4:	2b07      	cmp	r3, #7
    22c6:	920f      	str	r2, [sp, #60]	; 0x3c
    22c8:	f8ca 7000 	str.w	r7, [sl]
    22cc:	f8ca 6004 	str.w	r6, [sl, #4]
    22d0:	930e      	str	r3, [sp, #56]	; 0x38
    22d2:	ddee      	ble.n	22b2 <_vfiprintf_r+0x40a>
    22d4:	2a00      	cmp	r2, #0
    22d6:	f040 828e 	bne.w	27f6 <_vfiprintf_r+0x94e>
    22da:	3c10      	subs	r4, #16
    22dc:	2c10      	cmp	r4, #16
    22de:	f04f 0001 	mov.w	r0, #1
    22e2:	4611      	mov	r1, r2
    22e4:	46da      	mov	sl, fp
    22e6:	dceb      	bgt.n	22c0 <_vfiprintf_r+0x418>
    22e8:	46b9      	mov	r9, r7
    22ea:	4422      	add	r2, r4
    22ec:	2807      	cmp	r0, #7
    22ee:	920f      	str	r2, [sp, #60]	; 0x3c
    22f0:	f8ca 9000 	str.w	r9, [sl]
    22f4:	f8ca 4004 	str.w	r4, [sl, #4]
    22f8:	900e      	str	r0, [sp, #56]	; 0x38
    22fa:	f340 829b 	ble.w	2834 <_vfiprintf_r+0x98c>
    22fe:	2a00      	cmp	r2, #0
    2300:	f040 8425 	bne.w	2b4e <_vfiprintf_r+0xca6>
    2304:	9b02      	ldr	r3, [sp, #8]
    2306:	9a06      	ldr	r2, [sp, #24]
    2308:	42aa      	cmp	r2, r5
    230a:	bfac      	ite	ge
    230c:	189b      	addge	r3, r3, r2
    230e:	195b      	addlt	r3, r3, r5
    2310:	9302      	str	r3, [sp, #8]
    2312:	e299      	b.n	2848 <_vfiprintf_r+0x9a0>
    2314:	f046 0680 	orr.w	r6, r6, #128	; 0x80
    2318:	f898 3000 	ldrb.w	r3, [r8]
    231c:	e62b      	b.n	1f76 <_vfiprintf_r+0xce>
    231e:	9406      	str	r4, [sp, #24]
    2320:	2900      	cmp	r1, #0
    2322:	f040 84af 	bne.w	2c84 <_vfiprintf_r+0xddc>
    2326:	f046 0610 	orr.w	r6, r6, #16
    232a:	06b3      	lsls	r3, r6, #26
    232c:	f140 8312 	bpl.w	2954 <_vfiprintf_r+0xaac>
    2330:	9904      	ldr	r1, [sp, #16]
    2332:	3107      	adds	r1, #7
    2334:	f021 0107 	bic.w	r1, r1, #7
    2338:	e9d1 2300 	ldrd	r2, r3, [r1]
    233c:	3108      	adds	r1, #8
    233e:	9104      	str	r1, [sp, #16]
    2340:	4614      	mov	r4, r2
    2342:	461d      	mov	r5, r3
    2344:	2a00      	cmp	r2, #0
    2346:	f173 0300 	sbcs.w	r3, r3, #0
    234a:	f2c0 8386 	blt.w	2a5a <_vfiprintf_r+0xbb2>
    234e:	9b01      	ldr	r3, [sp, #4]
    2350:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
    2354:	2b00      	cmp	r3, #0
    2356:	f2c0 831a 	blt.w	298e <_vfiprintf_r+0xae6>
    235a:	ea54 0305 	orrs.w	r3, r4, r5
    235e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    2362:	f000 80ed 	beq.w	2540 <_vfiprintf_r+0x698>
    2366:	2d00      	cmp	r5, #0
    2368:	bf08      	it	eq
    236a:	2c0a      	cmpeq	r4, #10
    236c:	f0c0 80ed 	bcc.w	254a <_vfiprintf_r+0x6a2>
    2370:	465f      	mov	r7, fp
    2372:	4620      	mov	r0, r4
    2374:	4629      	mov	r1, r5
    2376:	220a      	movs	r2, #10
    2378:	2300      	movs	r3, #0
    237a:	f7ff fa93 	bl	18a4 <__aeabi_uldivmod>
    237e:	3230      	adds	r2, #48	; 0x30
    2380:	f807 2d01 	strb.w	r2, [r7, #-1]!
    2384:	4620      	mov	r0, r4
    2386:	4629      	mov	r1, r5
    2388:	2300      	movs	r3, #0
    238a:	220a      	movs	r2, #10
    238c:	f7ff fa8a 	bl	18a4 <__aeabi_uldivmod>
    2390:	4604      	mov	r4, r0
    2392:	460d      	mov	r5, r1
    2394:	ea54 0305 	orrs.w	r3, r4, r5
    2398:	d1eb      	bne.n	2372 <_vfiprintf_r+0x4ca>
    239a:	ebc7 030b 	rsb	r3, r7, fp
    239e:	9303      	str	r3, [sp, #12]
    23a0:	e6a2      	b.n	20e8 <_vfiprintf_r+0x240>
    23a2:	bf00      	nop
    23a4:	000049e4 	.word	0x000049e4
    23a8:	00004a00 	.word	0x00004a00
    23ac:	000049c0 	.word	0x000049c0
    23b0:	9406      	str	r4, [sp, #24]
    23b2:	2900      	cmp	r1, #0
    23b4:	f040 8462 	bne.w	2c7c <_vfiprintf_r+0xdd4>
    23b8:	f046 0610 	orr.w	r6, r6, #16
    23bc:	f016 0320 	ands.w	r3, r6, #32
    23c0:	f000 82ae 	beq.w	2920 <_vfiprintf_r+0xa78>
    23c4:	9b04      	ldr	r3, [sp, #16]
    23c6:	3307      	adds	r3, #7
    23c8:	f023 0307 	bic.w	r3, r3, #7
    23cc:	f04f 0200 	mov.w	r2, #0
    23d0:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
    23d4:	e9d3 4500 	ldrd	r4, r5, [r3]
    23d8:	f103 0208 	add.w	r2, r3, #8
    23dc:	9b01      	ldr	r3, [sp, #4]
    23de:	9204      	str	r2, [sp, #16]
    23e0:	2b00      	cmp	r3, #0
    23e2:	f2c0 8174 	blt.w	26ce <_vfiprintf_r+0x826>
    23e6:	ea54 0305 	orrs.w	r3, r4, r5
    23ea:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    23ee:	f040 816e 	bne.w	26ce <_vfiprintf_r+0x826>
    23f2:	9b01      	ldr	r3, [sp, #4]
    23f4:	2b00      	cmp	r3, #0
    23f6:	f000 8430 	beq.w	2c5a <_vfiprintf_r+0xdb2>
    23fa:	f04f 0900 	mov.w	r9, #0
    23fe:	2400      	movs	r4, #0
    2400:	2500      	movs	r5, #0
    2402:	465f      	mov	r7, fp
    2404:	08e2      	lsrs	r2, r4, #3
    2406:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
    240a:	08e9      	lsrs	r1, r5, #3
    240c:	f004 0307 	and.w	r3, r4, #7
    2410:	460d      	mov	r5, r1
    2412:	4614      	mov	r4, r2
    2414:	3330      	adds	r3, #48	; 0x30
    2416:	ea54 0205 	orrs.w	r2, r4, r5
    241a:	f807 3d01 	strb.w	r3, [r7, #-1]!
    241e:	d1f1      	bne.n	2404 <_vfiprintf_r+0x55c>
    2420:	07f4      	lsls	r4, r6, #31
    2422:	d5ba      	bpl.n	239a <_vfiprintf_r+0x4f2>
    2424:	2b30      	cmp	r3, #48	; 0x30
    2426:	d0b8      	beq.n	239a <_vfiprintf_r+0x4f2>
    2428:	2230      	movs	r2, #48	; 0x30
    242a:	1e7b      	subs	r3, r7, #1
    242c:	f807 2c01 	strb.w	r2, [r7, #-1]
    2430:	ebc3 020b 	rsb	r2, r3, fp
    2434:	9203      	str	r2, [sp, #12]
    2436:	461f      	mov	r7, r3
    2438:	e656      	b.n	20e8 <_vfiprintf_r+0x240>
    243a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
    243e:	2400      	movs	r4, #0
    2440:	f818 3b01 	ldrb.w	r3, [r8], #1
    2444:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    2448:	eb02 0444 	add.w	r4, r2, r4, lsl #1
    244c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
    2450:	2a09      	cmp	r2, #9
    2452:	d9f5      	bls.n	2440 <_vfiprintf_r+0x598>
    2454:	e591      	b.n	1f7a <_vfiprintf_r+0xd2>
    2456:	f898 3000 	ldrb.w	r3, [r8]
    245a:	2101      	movs	r1, #1
    245c:	202b      	movs	r0, #43	; 0x2b
    245e:	e58a      	b.n	1f76 <_vfiprintf_r+0xce>
    2460:	f898 3000 	ldrb.w	r3, [r8]
    2464:	2b2a      	cmp	r3, #42	; 0x2a
    2466:	f108 0501 	add.w	r5, r8, #1
    246a:	f000 83dd 	beq.w	2c28 <_vfiprintf_r+0xd80>
    246e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
    2472:	2a09      	cmp	r2, #9
    2474:	46a8      	mov	r8, r5
    2476:	bf98      	it	ls
    2478:	2500      	movls	r5, #0
    247a:	f200 83ce 	bhi.w	2c1a <_vfiprintf_r+0xd72>
    247e:	f818 3b01 	ldrb.w	r3, [r8], #1
    2482:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    2486:	eb02 0545 	add.w	r5, r2, r5, lsl #1
    248a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
    248e:	2a09      	cmp	r2, #9
    2490:	d9f5      	bls.n	247e <_vfiprintf_r+0x5d6>
    2492:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
    2496:	9201      	str	r2, [sp, #4]
    2498:	e56f      	b.n	1f7a <_vfiprintf_r+0xd2>
    249a:	9a04      	ldr	r2, [sp, #16]
    249c:	6814      	ldr	r4, [r2, #0]
    249e:	4613      	mov	r3, r2
    24a0:	2c00      	cmp	r4, #0
    24a2:	f103 0304 	add.w	r3, r3, #4
    24a6:	f6ff aded 	blt.w	2084 <_vfiprintf_r+0x1dc>
    24aa:	9304      	str	r3, [sp, #16]
    24ac:	f898 3000 	ldrb.w	r3, [r8]
    24b0:	e561      	b.n	1f76 <_vfiprintf_r+0xce>
    24b2:	9406      	str	r4, [sp, #24]
    24b4:	2900      	cmp	r1, #0
    24b6:	d081      	beq.n	23bc <_vfiprintf_r+0x514>
    24b8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    24bc:	e77e      	b.n	23bc <_vfiprintf_r+0x514>
    24be:	9a04      	ldr	r2, [sp, #16]
    24c0:	9406      	str	r4, [sp, #24]
    24c2:	6817      	ldr	r7, [r2, #0]
    24c4:	f04f 0300 	mov.w	r3, #0
    24c8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    24cc:	1d14      	adds	r4, r2, #4
    24ce:	9b01      	ldr	r3, [sp, #4]
    24d0:	2f00      	cmp	r7, #0
    24d2:	f000 8386 	beq.w	2be2 <_vfiprintf_r+0xd3a>
    24d6:	2b00      	cmp	r3, #0
    24d8:	f2c0 835f 	blt.w	2b9a <_vfiprintf_r+0xcf2>
    24dc:	461a      	mov	r2, r3
    24de:	2100      	movs	r1, #0
    24e0:	4638      	mov	r0, r7
    24e2:	f001 fc5d 	bl	3da0 <memchr>
    24e6:	2800      	cmp	r0, #0
    24e8:	f000 838f 	beq.w	2c0a <_vfiprintf_r+0xd62>
    24ec:	1bc3      	subs	r3, r0, r7
    24ee:	9303      	str	r3, [sp, #12]
    24f0:	2300      	movs	r3, #0
    24f2:	9404      	str	r4, [sp, #16]
    24f4:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
    24f8:	9301      	str	r3, [sp, #4]
    24fa:	e5f5      	b.n	20e8 <_vfiprintf_r+0x240>
    24fc:	9406      	str	r4, [sp, #24]
    24fe:	2900      	cmp	r1, #0
    2500:	f040 83b9 	bne.w	2c76 <_vfiprintf_r+0xdce>
    2504:	f016 0920 	ands.w	r9, r6, #32
    2508:	d135      	bne.n	2576 <_vfiprintf_r+0x6ce>
    250a:	f016 0310 	ands.w	r3, r6, #16
    250e:	d103      	bne.n	2518 <_vfiprintf_r+0x670>
    2510:	f016 0940 	ands.w	r9, r6, #64	; 0x40
    2514:	f040 832a 	bne.w	2b6c <_vfiprintf_r+0xcc4>
    2518:	9a04      	ldr	r2, [sp, #16]
    251a:	4613      	mov	r3, r2
    251c:	6814      	ldr	r4, [r2, #0]
    251e:	9a01      	ldr	r2, [sp, #4]
    2520:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
    2524:	2a00      	cmp	r2, #0
    2526:	f103 0304 	add.w	r3, r3, #4
    252a:	f04f 0500 	mov.w	r5, #0
    252e:	f2c0 8332 	blt.w	2b96 <_vfiprintf_r+0xcee>
    2532:	ea54 0205 	orrs.w	r2, r4, r5
    2536:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    253a:	9304      	str	r3, [sp, #16]
    253c:	f47f af13 	bne.w	2366 <_vfiprintf_r+0x4be>
    2540:	9b01      	ldr	r3, [sp, #4]
    2542:	2b00      	cmp	r3, #0
    2544:	f43f adcc 	beq.w	20e0 <_vfiprintf_r+0x238>
    2548:	2400      	movs	r4, #0
    254a:	af2a      	add	r7, sp, #168	; 0xa8
    254c:	3430      	adds	r4, #48	; 0x30
    254e:	f807 4d41 	strb.w	r4, [r7, #-65]!
    2552:	ebc7 030b 	rsb	r3, r7, fp
    2556:	9303      	str	r3, [sp, #12]
    2558:	e5c6      	b.n	20e8 <_vfiprintf_r+0x240>
    255a:	f046 0620 	orr.w	r6, r6, #32
    255e:	f898 3000 	ldrb.w	r3, [r8]
    2562:	e508      	b.n	1f76 <_vfiprintf_r+0xce>
    2564:	9406      	str	r4, [sp, #24]
    2566:	2900      	cmp	r1, #0
    2568:	f040 836e 	bne.w	2c48 <_vfiprintf_r+0xda0>
    256c:	f046 0610 	orr.w	r6, r6, #16
    2570:	f016 0920 	ands.w	r9, r6, #32
    2574:	d0c9      	beq.n	250a <_vfiprintf_r+0x662>
    2576:	9b04      	ldr	r3, [sp, #16]
    2578:	3307      	adds	r3, #7
    257a:	f023 0307 	bic.w	r3, r3, #7
    257e:	f04f 0200 	mov.w	r2, #0
    2582:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
    2586:	e9d3 4500 	ldrd	r4, r5, [r3]
    258a:	f103 0208 	add.w	r2, r3, #8
    258e:	9b01      	ldr	r3, [sp, #4]
    2590:	9204      	str	r2, [sp, #16]
    2592:	2b00      	cmp	r3, #0
    2594:	f2c0 81f9 	blt.w	298a <_vfiprintf_r+0xae2>
    2598:	ea54 0305 	orrs.w	r3, r4, r5
    259c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    25a0:	f04f 0900 	mov.w	r9, #0
    25a4:	f47f aedf 	bne.w	2366 <_vfiprintf_r+0x4be>
    25a8:	e7ca      	b.n	2540 <_vfiprintf_r+0x698>
    25aa:	9406      	str	r4, [sp, #24]
    25ac:	2900      	cmp	r1, #0
    25ae:	f040 8351 	bne.w	2c54 <_vfiprintf_r+0xdac>
    25b2:	06b2      	lsls	r2, r6, #26
    25b4:	48ae      	ldr	r0, [pc, #696]	; (2870 <_vfiprintf_r+0x9c8>)
    25b6:	d541      	bpl.n	263c <_vfiprintf_r+0x794>
    25b8:	9a04      	ldr	r2, [sp, #16]
    25ba:	3207      	adds	r2, #7
    25bc:	f022 0207 	bic.w	r2, r2, #7
    25c0:	e9d2 4500 	ldrd	r4, r5, [r2]
    25c4:	f102 0108 	add.w	r1, r2, #8
    25c8:	9104      	str	r1, [sp, #16]
    25ca:	f016 0901 	ands.w	r9, r6, #1
    25ce:	f000 8177 	beq.w	28c0 <_vfiprintf_r+0xa18>
    25d2:	ea54 0205 	orrs.w	r2, r4, r5
    25d6:	f040 8226 	bne.w	2a26 <_vfiprintf_r+0xb7e>
    25da:	f04f 0300 	mov.w	r3, #0
    25de:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    25e2:	9b01      	ldr	r3, [sp, #4]
    25e4:	2b00      	cmp	r3, #0
    25e6:	f2c0 8196 	blt.w	2916 <_vfiprintf_r+0xa6e>
    25ea:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    25ee:	e572      	b.n	20d6 <_vfiprintf_r+0x22e>
    25f0:	9a04      	ldr	r2, [sp, #16]
    25f2:	9406      	str	r4, [sp, #24]
    25f4:	6813      	ldr	r3, [r2, #0]
    25f6:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    25fa:	4613      	mov	r3, r2
    25fc:	f04f 0100 	mov.w	r1, #0
    2600:	2501      	movs	r5, #1
    2602:	3304      	adds	r3, #4
    2604:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
    2608:	9304      	str	r3, [sp, #16]
    260a:	9503      	str	r5, [sp, #12]
    260c:	af10      	add	r7, sp, #64	; 0x40
    260e:	2300      	movs	r3, #0
    2610:	9301      	str	r3, [sp, #4]
    2612:	e573      	b.n	20fc <_vfiprintf_r+0x254>
    2614:	f898 3000 	ldrb.w	r3, [r8]
    2618:	2800      	cmp	r0, #0
    261a:	f47f acac 	bne.w	1f76 <_vfiprintf_r+0xce>
    261e:	2101      	movs	r1, #1
    2620:	2020      	movs	r0, #32
    2622:	e4a8      	b.n	1f76 <_vfiprintf_r+0xce>
    2624:	f046 0601 	orr.w	r6, r6, #1
    2628:	f898 3000 	ldrb.w	r3, [r8]
    262c:	e4a3      	b.n	1f76 <_vfiprintf_r+0xce>
    262e:	9406      	str	r4, [sp, #24]
    2630:	2900      	cmp	r1, #0
    2632:	f040 830c 	bne.w	2c4e <_vfiprintf_r+0xda6>
    2636:	06b2      	lsls	r2, r6, #26
    2638:	488e      	ldr	r0, [pc, #568]	; (2874 <_vfiprintf_r+0x9cc>)
    263a:	d4bd      	bmi.n	25b8 <_vfiprintf_r+0x710>
    263c:	9904      	ldr	r1, [sp, #16]
    263e:	06f7      	lsls	r7, r6, #27
    2640:	460a      	mov	r2, r1
    2642:	f100 819d 	bmi.w	2980 <_vfiprintf_r+0xad8>
    2646:	0675      	lsls	r5, r6, #25
    2648:	f140 819a 	bpl.w	2980 <_vfiprintf_r+0xad8>
    264c:	3204      	adds	r2, #4
    264e:	880c      	ldrh	r4, [r1, #0]
    2650:	9204      	str	r2, [sp, #16]
    2652:	2500      	movs	r5, #0
    2654:	e7b9      	b.n	25ca <_vfiprintf_r+0x722>
    2656:	f046 0640 	orr.w	r6, r6, #64	; 0x40
    265a:	f898 3000 	ldrb.w	r3, [r8]
    265e:	e48a      	b.n	1f76 <_vfiprintf_r+0xce>
    2660:	f898 3000 	ldrb.w	r3, [r8]
    2664:	2b6c      	cmp	r3, #108	; 0x6c
    2666:	bf03      	ittte	eq
    2668:	f898 3001 	ldrbeq.w	r3, [r8, #1]
    266c:	f046 0620 	orreq.w	r6, r6, #32
    2670:	f108 0801 	addeq.w	r8, r8, #1
    2674:	f046 0610 	orrne.w	r6, r6, #16
    2678:	e47d      	b.n	1f76 <_vfiprintf_r+0xce>
    267a:	2900      	cmp	r1, #0
    267c:	f040 8309 	bne.w	2c92 <_vfiprintf_r+0xdea>
    2680:	06b4      	lsls	r4, r6, #26
    2682:	f140 821c 	bpl.w	2abe <_vfiprintf_r+0xc16>
    2686:	9a04      	ldr	r2, [sp, #16]
    2688:	9902      	ldr	r1, [sp, #8]
    268a:	6813      	ldr	r3, [r2, #0]
    268c:	17cd      	asrs	r5, r1, #31
    268e:	4608      	mov	r0, r1
    2690:	3204      	adds	r2, #4
    2692:	4629      	mov	r1, r5
    2694:	9204      	str	r2, [sp, #16]
    2696:	e9c3 0100 	strd	r0, r1, [r3]
    269a:	e436      	b.n	1f0a <_vfiprintf_r+0x62>
    269c:	9406      	str	r4, [sp, #24]
    269e:	2900      	cmp	r1, #0
    26a0:	f43f ae43 	beq.w	232a <_vfiprintf_r+0x482>
    26a4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    26a8:	e63f      	b.n	232a <_vfiprintf_r+0x482>
    26aa:	9406      	str	r4, [sp, #24]
    26ac:	2900      	cmp	r1, #0
    26ae:	f040 82ed 	bne.w	2c8c <_vfiprintf_r+0xde4>
    26b2:	2b00      	cmp	r3, #0
    26b4:	f000 808f 	beq.w	27d6 <_vfiprintf_r+0x92e>
    26b8:	2501      	movs	r5, #1
    26ba:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    26be:	f04f 0300 	mov.w	r3, #0
    26c2:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    26c6:	9503      	str	r5, [sp, #12]
    26c8:	af10      	add	r7, sp, #64	; 0x40
    26ca:	e7a0      	b.n	260e <_vfiprintf_r+0x766>
    26cc:	9304      	str	r3, [sp, #16]
    26ce:	f04f 0900 	mov.w	r9, #0
    26d2:	e696      	b.n	2402 <_vfiprintf_r+0x55a>
    26d4:	aa0d      	add	r2, sp, #52	; 0x34
    26d6:	9900      	ldr	r1, [sp, #0]
    26d8:	9309      	str	r3, [sp, #36]	; 0x24
    26da:	4648      	mov	r0, r9
    26dc:	f7ff fba8 	bl	1e30 <__sprint_r.part.0>
    26e0:	2800      	cmp	r0, #0
    26e2:	d17f      	bne.n	27e4 <_vfiprintf_r+0x93c>
    26e4:	980e      	ldr	r0, [sp, #56]	; 0x38
    26e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    26e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    26ea:	f100 0e01 	add.w	lr, r0, #1
    26ee:	46dc      	mov	ip, fp
    26f0:	e529      	b.n	2146 <_vfiprintf_r+0x29e>
    26f2:	980e      	ldr	r0, [sp, #56]	; 0x38
    26f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    26f6:	f100 0e01 	add.w	lr, r0, #1
    26fa:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    26fe:	2b00      	cmp	r3, #0
    2700:	f43f ad50 	beq.w	21a4 <_vfiprintf_r+0x2fc>
    2704:	3201      	adds	r2, #1
    2706:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
    270a:	2301      	movs	r3, #1
    270c:	f1be 0f07 	cmp.w	lr, #7
    2710:	920f      	str	r2, [sp, #60]	; 0x3c
    2712:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
    2716:	e88a 000a 	stmia.w	sl, {r1, r3}
    271a:	f340 80bf 	ble.w	289c <_vfiprintf_r+0x9f4>
    271e:	2a00      	cmp	r2, #0
    2720:	f040 814e 	bne.w	29c0 <_vfiprintf_r+0xb18>
    2724:	9907      	ldr	r1, [sp, #28]
    2726:	2900      	cmp	r1, #0
    2728:	f040 80be 	bne.w	28a8 <_vfiprintf_r+0xa00>
    272c:	469e      	mov	lr, r3
    272e:	4610      	mov	r0, r2
    2730:	46da      	mov	sl, fp
    2732:	9b08      	ldr	r3, [sp, #32]
    2734:	2b80      	cmp	r3, #128	; 0x80
    2736:	f43f ad50 	beq.w	21da <_vfiprintf_r+0x332>
    273a:	9b01      	ldr	r3, [sp, #4]
    273c:	9903      	ldr	r1, [sp, #12]
    273e:	1a5c      	subs	r4, r3, r1
    2740:	2c00      	cmp	r4, #0
    2742:	f77f ad93 	ble.w	226c <_vfiprintf_r+0x3c4>
    2746:	2c10      	cmp	r4, #16
    2748:	f8df 912c 	ldr.w	r9, [pc, #300]	; 2878 <_vfiprintf_r+0x9d0>
    274c:	dd25      	ble.n	279a <_vfiprintf_r+0x8f2>
    274e:	46d4      	mov	ip, sl
    2750:	2310      	movs	r3, #16
    2752:	46c2      	mov	sl, r8
    2754:	46a8      	mov	r8, r5
    2756:	464d      	mov	r5, r9
    2758:	f8dd 9014 	ldr.w	r9, [sp, #20]
    275c:	e007      	b.n	276e <_vfiprintf_r+0x8c6>
    275e:	f100 0e02 	add.w	lr, r0, #2
    2762:	f10c 0c08 	add.w	ip, ip, #8
    2766:	4608      	mov	r0, r1
    2768:	3c10      	subs	r4, #16
    276a:	2c10      	cmp	r4, #16
    276c:	dd11      	ble.n	2792 <_vfiprintf_r+0x8ea>
    276e:	1c41      	adds	r1, r0, #1
    2770:	3210      	adds	r2, #16
    2772:	2907      	cmp	r1, #7
    2774:	920f      	str	r2, [sp, #60]	; 0x3c
    2776:	f8cc 5000 	str.w	r5, [ip]
    277a:	f8cc 3004 	str.w	r3, [ip, #4]
    277e:	910e      	str	r1, [sp, #56]	; 0x38
    2780:	dded      	ble.n	275e <_vfiprintf_r+0x8b6>
    2782:	b9d2      	cbnz	r2, 27ba <_vfiprintf_r+0x912>
    2784:	3c10      	subs	r4, #16
    2786:	2c10      	cmp	r4, #16
    2788:	f04f 0e01 	mov.w	lr, #1
    278c:	4610      	mov	r0, r2
    278e:	46dc      	mov	ip, fp
    2790:	dced      	bgt.n	276e <_vfiprintf_r+0x8c6>
    2792:	46a9      	mov	r9, r5
    2794:	4645      	mov	r5, r8
    2796:	46d0      	mov	r8, sl
    2798:	46e2      	mov	sl, ip
    279a:	4422      	add	r2, r4
    279c:	f1be 0f07 	cmp.w	lr, #7
    27a0:	920f      	str	r2, [sp, #60]	; 0x3c
    27a2:	f8ca 9000 	str.w	r9, [sl]
    27a6:	f8ca 4004 	str.w	r4, [sl, #4]
    27aa:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
    27ae:	dc2e      	bgt.n	280e <_vfiprintf_r+0x966>
    27b0:	f10a 0a08 	add.w	sl, sl, #8
    27b4:	f10e 0e01 	add.w	lr, lr, #1
    27b8:	e558      	b.n	226c <_vfiprintf_r+0x3c4>
    27ba:	aa0d      	add	r2, sp, #52	; 0x34
    27bc:	9900      	ldr	r1, [sp, #0]
    27be:	9301      	str	r3, [sp, #4]
    27c0:	4648      	mov	r0, r9
    27c2:	f7ff fb35 	bl	1e30 <__sprint_r.part.0>
    27c6:	b968      	cbnz	r0, 27e4 <_vfiprintf_r+0x93c>
    27c8:	980e      	ldr	r0, [sp, #56]	; 0x38
    27ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    27cc:	9b01      	ldr	r3, [sp, #4]
    27ce:	f100 0e01 	add.w	lr, r0, #1
    27d2:	46dc      	mov	ip, fp
    27d4:	e7c8      	b.n	2768 <_vfiprintf_r+0x8c0>
    27d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    27d8:	b123      	cbz	r3, 27e4 <_vfiprintf_r+0x93c>
    27da:	9805      	ldr	r0, [sp, #20]
    27dc:	9900      	ldr	r1, [sp, #0]
    27de:	aa0d      	add	r2, sp, #52	; 0x34
    27e0:	f7ff fb26 	bl	1e30 <__sprint_r.part.0>
    27e4:	9b00      	ldr	r3, [sp, #0]
    27e6:	899b      	ldrh	r3, [r3, #12]
    27e8:	065a      	lsls	r2, r3, #25
    27ea:	f100 818b 	bmi.w	2b04 <_vfiprintf_r+0xc5c>
    27ee:	9802      	ldr	r0, [sp, #8]
    27f0:	b02b      	add	sp, #172	; 0xac
    27f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    27f6:	aa0d      	add	r2, sp, #52	; 0x34
    27f8:	9900      	ldr	r1, [sp, #0]
    27fa:	4648      	mov	r0, r9
    27fc:	f7ff fb18 	bl	1e30 <__sprint_r.part.0>
    2800:	2800      	cmp	r0, #0
    2802:	d1ef      	bne.n	27e4 <_vfiprintf_r+0x93c>
    2804:	990e      	ldr	r1, [sp, #56]	; 0x38
    2806:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2808:	1c48      	adds	r0, r1, #1
    280a:	46da      	mov	sl, fp
    280c:	e555      	b.n	22ba <_vfiprintf_r+0x412>
    280e:	2a00      	cmp	r2, #0
    2810:	f040 80fb 	bne.w	2a0a <_vfiprintf_r+0xb62>
    2814:	9a03      	ldr	r2, [sp, #12]
    2816:	921b      	str	r2, [sp, #108]	; 0x6c
    2818:	2301      	movs	r3, #1
    281a:	920f      	str	r2, [sp, #60]	; 0x3c
    281c:	971a      	str	r7, [sp, #104]	; 0x68
    281e:	930e      	str	r3, [sp, #56]	; 0x38
    2820:	46da      	mov	sl, fp
    2822:	f10a 0a08 	add.w	sl, sl, #8
    2826:	0771      	lsls	r1, r6, #29
    2828:	d504      	bpl.n	2834 <_vfiprintf_r+0x98c>
    282a:	9b06      	ldr	r3, [sp, #24]
    282c:	1b5c      	subs	r4, r3, r5
    282e:	2c00      	cmp	r4, #0
    2830:	f73f ad34 	bgt.w	229c <_vfiprintf_r+0x3f4>
    2834:	9b02      	ldr	r3, [sp, #8]
    2836:	9906      	ldr	r1, [sp, #24]
    2838:	42a9      	cmp	r1, r5
    283a:	bfac      	ite	ge
    283c:	185b      	addge	r3, r3, r1
    283e:	195b      	addlt	r3, r3, r5
    2840:	9302      	str	r3, [sp, #8]
    2842:	2a00      	cmp	r2, #0
    2844:	f040 80b3 	bne.w	29ae <_vfiprintf_r+0xb06>
    2848:	2300      	movs	r3, #0
    284a:	930e      	str	r3, [sp, #56]	; 0x38
    284c:	46da      	mov	sl, fp
    284e:	f7ff bb5c 	b.w	1f0a <_vfiprintf_r+0x62>
    2852:	aa0d      	add	r2, sp, #52	; 0x34
    2854:	9900      	ldr	r1, [sp, #0]
    2856:	9307      	str	r3, [sp, #28]
    2858:	4648      	mov	r0, r9
    285a:	f7ff fae9 	bl	1e30 <__sprint_r.part.0>
    285e:	2800      	cmp	r0, #0
    2860:	d1c0      	bne.n	27e4 <_vfiprintf_r+0x93c>
    2862:	980e      	ldr	r0, [sp, #56]	; 0x38
    2864:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2866:	9b07      	ldr	r3, [sp, #28]
    2868:	f100 0c01 	add.w	ip, r0, #1
    286c:	46de      	mov	lr, fp
    286e:	e4cb      	b.n	2208 <_vfiprintf_r+0x360>
    2870:	000049d0 	.word	0x000049d0
    2874:	000049e4 	.word	0x000049e4
    2878:	000049c0 	.word	0x000049c0
    287c:	2a00      	cmp	r2, #0
    287e:	f040 8133 	bne.w	2ae8 <_vfiprintf_r+0xc40>
    2882:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    2886:	2b00      	cmp	r3, #0
    2888:	f000 80f5 	beq.w	2a76 <_vfiprintf_r+0xbce>
    288c:	2301      	movs	r3, #1
    288e:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
    2892:	461a      	mov	r2, r3
    2894:	931b      	str	r3, [sp, #108]	; 0x6c
    2896:	469e      	mov	lr, r3
    2898:	911a      	str	r1, [sp, #104]	; 0x68
    289a:	46da      	mov	sl, fp
    289c:	4670      	mov	r0, lr
    289e:	f10a 0a08 	add.w	sl, sl, #8
    28a2:	f10e 0e01 	add.w	lr, lr, #1
    28a6:	e47d      	b.n	21a4 <_vfiprintf_r+0x2fc>
    28a8:	a90c      	add	r1, sp, #48	; 0x30
    28aa:	2202      	movs	r2, #2
    28ac:	469e      	mov	lr, r3
    28ae:	911a      	str	r1, [sp, #104]	; 0x68
    28b0:	921b      	str	r2, [sp, #108]	; 0x6c
    28b2:	46da      	mov	sl, fp
    28b4:	4670      	mov	r0, lr
    28b6:	f10a 0a08 	add.w	sl, sl, #8
    28ba:	f10e 0e01 	add.w	lr, lr, #1
    28be:	e738      	b.n	2732 <_vfiprintf_r+0x88a>
    28c0:	9b01      	ldr	r3, [sp, #4]
    28c2:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
    28c6:	2b00      	cmp	r3, #0
    28c8:	f2c0 812a 	blt.w	2b20 <_vfiprintf_r+0xc78>
    28cc:	ea54 0305 	orrs.w	r3, r4, r5
    28d0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    28d4:	f43f abff 	beq.w	20d6 <_vfiprintf_r+0x22e>
    28d8:	465f      	mov	r7, fp
    28da:	0923      	lsrs	r3, r4, #4
    28dc:	f004 010f 	and.w	r1, r4, #15
    28e0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
    28e4:	092a      	lsrs	r2, r5, #4
    28e6:	461c      	mov	r4, r3
    28e8:	4615      	mov	r5, r2
    28ea:	5c43      	ldrb	r3, [r0, r1]
    28ec:	f807 3d01 	strb.w	r3, [r7, #-1]!
    28f0:	ea54 0305 	orrs.w	r3, r4, r5
    28f4:	d1f1      	bne.n	28da <_vfiprintf_r+0xa32>
    28f6:	ebc7 030b 	rsb	r3, r7, fp
    28fa:	9303      	str	r3, [sp, #12]
    28fc:	f7ff bbf4 	b.w	20e8 <_vfiprintf_r+0x240>
    2900:	aa0d      	add	r2, sp, #52	; 0x34
    2902:	9900      	ldr	r1, [sp, #0]
    2904:	9805      	ldr	r0, [sp, #20]
    2906:	f7ff fa93 	bl	1e30 <__sprint_r.part.0>
    290a:	2800      	cmp	r0, #0
    290c:	f47f af6a 	bne.w	27e4 <_vfiprintf_r+0x93c>
    2910:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2912:	46da      	mov	sl, fp
    2914:	e787      	b.n	2826 <_vfiprintf_r+0x97e>
    2916:	f04f 0900 	mov.w	r9, #0
    291a:	2400      	movs	r4, #0
    291c:	2500      	movs	r5, #0
    291e:	e7db      	b.n	28d8 <_vfiprintf_r+0xa30>
    2920:	f016 0210 	ands.w	r2, r6, #16
    2924:	f000 80b2 	beq.w	2a8c <_vfiprintf_r+0xbe4>
    2928:	9904      	ldr	r1, [sp, #16]
    292a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    292e:	460a      	mov	r2, r1
    2930:	680c      	ldr	r4, [r1, #0]
    2932:	9901      	ldr	r1, [sp, #4]
    2934:	2900      	cmp	r1, #0
    2936:	f102 0204 	add.w	r2, r2, #4
    293a:	f04f 0500 	mov.w	r5, #0
    293e:	f2c0 8159 	blt.w	2bf4 <_vfiprintf_r+0xd4c>
    2942:	ea54 0105 	orrs.w	r1, r4, r5
    2946:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    294a:	9204      	str	r2, [sp, #16]
    294c:	f43f ad51 	beq.w	23f2 <_vfiprintf_r+0x54a>
    2950:	4699      	mov	r9, r3
    2952:	e556      	b.n	2402 <_vfiprintf_r+0x55a>
    2954:	06f7      	lsls	r7, r6, #27
    2956:	d40a      	bmi.n	296e <_vfiprintf_r+0xac6>
    2958:	0675      	lsls	r5, r6, #25
    295a:	d508      	bpl.n	296e <_vfiprintf_r+0xac6>
    295c:	9904      	ldr	r1, [sp, #16]
    295e:	f9b1 4000 	ldrsh.w	r4, [r1]
    2962:	3104      	adds	r1, #4
    2964:	17e5      	asrs	r5, r4, #31
    2966:	4622      	mov	r2, r4
    2968:	462b      	mov	r3, r5
    296a:	9104      	str	r1, [sp, #16]
    296c:	e4ea      	b.n	2344 <_vfiprintf_r+0x49c>
    296e:	9a04      	ldr	r2, [sp, #16]
    2970:	6814      	ldr	r4, [r2, #0]
    2972:	4613      	mov	r3, r2
    2974:	3304      	adds	r3, #4
    2976:	17e5      	asrs	r5, r4, #31
    2978:	9304      	str	r3, [sp, #16]
    297a:	4622      	mov	r2, r4
    297c:	462b      	mov	r3, r5
    297e:	e4e1      	b.n	2344 <_vfiprintf_r+0x49c>
    2980:	6814      	ldr	r4, [r2, #0]
    2982:	3204      	adds	r2, #4
    2984:	9204      	str	r2, [sp, #16]
    2986:	2500      	movs	r5, #0
    2988:	e61f      	b.n	25ca <_vfiprintf_r+0x722>
    298a:	f04f 0900 	mov.w	r9, #0
    298e:	ea54 0305 	orrs.w	r3, r4, r5
    2992:	f47f ace8 	bne.w	2366 <_vfiprintf_r+0x4be>
    2996:	e5d8      	b.n	254a <_vfiprintf_r+0x6a2>
    2998:	aa0d      	add	r2, sp, #52	; 0x34
    299a:	9900      	ldr	r1, [sp, #0]
    299c:	9805      	ldr	r0, [sp, #20]
    299e:	f7ff fa47 	bl	1e30 <__sprint_r.part.0>
    29a2:	2800      	cmp	r0, #0
    29a4:	f47f af1e 	bne.w	27e4 <_vfiprintf_r+0x93c>
    29a8:	46da      	mov	sl, fp
    29aa:	f7ff bb48 	b.w	203e <_vfiprintf_r+0x196>
    29ae:	aa0d      	add	r2, sp, #52	; 0x34
    29b0:	9900      	ldr	r1, [sp, #0]
    29b2:	9805      	ldr	r0, [sp, #20]
    29b4:	f7ff fa3c 	bl	1e30 <__sprint_r.part.0>
    29b8:	2800      	cmp	r0, #0
    29ba:	f43f af45 	beq.w	2848 <_vfiprintf_r+0x9a0>
    29be:	e711      	b.n	27e4 <_vfiprintf_r+0x93c>
    29c0:	aa0d      	add	r2, sp, #52	; 0x34
    29c2:	9900      	ldr	r1, [sp, #0]
    29c4:	9805      	ldr	r0, [sp, #20]
    29c6:	f7ff fa33 	bl	1e30 <__sprint_r.part.0>
    29ca:	2800      	cmp	r0, #0
    29cc:	f47f af0a 	bne.w	27e4 <_vfiprintf_r+0x93c>
    29d0:	980e      	ldr	r0, [sp, #56]	; 0x38
    29d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    29d4:	f100 0e01 	add.w	lr, r0, #1
    29d8:	46da      	mov	sl, fp
    29da:	f7ff bbe3 	b.w	21a4 <_vfiprintf_r+0x2fc>
    29de:	aa0d      	add	r2, sp, #52	; 0x34
    29e0:	9900      	ldr	r1, [sp, #0]
    29e2:	9805      	ldr	r0, [sp, #20]
    29e4:	f7ff fa24 	bl	1e30 <__sprint_r.part.0>
    29e8:	2800      	cmp	r0, #0
    29ea:	f47f aefb 	bne.w	27e4 <_vfiprintf_r+0x93c>
    29ee:	980e      	ldr	r0, [sp, #56]	; 0x38
    29f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    29f2:	f100 0e01 	add.w	lr, r0, #1
    29f6:	46da      	mov	sl, fp
    29f8:	e69b      	b.n	2732 <_vfiprintf_r+0x88a>
    29fa:	2a00      	cmp	r2, #0
    29fc:	f040 80d8 	bne.w	2bb0 <_vfiprintf_r+0xd08>
    2a00:	f04f 0e01 	mov.w	lr, #1
    2a04:	4610      	mov	r0, r2
    2a06:	46da      	mov	sl, fp
    2a08:	e697      	b.n	273a <_vfiprintf_r+0x892>
    2a0a:	aa0d      	add	r2, sp, #52	; 0x34
    2a0c:	9900      	ldr	r1, [sp, #0]
    2a0e:	9805      	ldr	r0, [sp, #20]
    2a10:	f7ff fa0e 	bl	1e30 <__sprint_r.part.0>
    2a14:	2800      	cmp	r0, #0
    2a16:	f47f aee5 	bne.w	27e4 <_vfiprintf_r+0x93c>
    2a1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2a1c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2a1e:	f103 0e01 	add.w	lr, r3, #1
    2a22:	46da      	mov	sl, fp
    2a24:	e422      	b.n	226c <_vfiprintf_r+0x3c4>
    2a26:	2230      	movs	r2, #48	; 0x30
    2a28:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
    2a2c:	9a01      	ldr	r2, [sp, #4]
    2a2e:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
    2a32:	2a00      	cmp	r2, #0
    2a34:	f04f 0300 	mov.w	r3, #0
    2a38:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    2a3c:	f046 0302 	orr.w	r3, r6, #2
    2a40:	f2c0 80cb 	blt.w	2bda <_vfiprintf_r+0xd32>
    2a44:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    2a48:	f046 0602 	orr.w	r6, r6, #2
    2a4c:	f04f 0900 	mov.w	r9, #0
    2a50:	e742      	b.n	28d8 <_vfiprintf_r+0xa30>
    2a52:	f04f 0900 	mov.w	r9, #0
    2a56:	4890      	ldr	r0, [pc, #576]	; (2c98 <_vfiprintf_r+0xdf0>)
    2a58:	e73e      	b.n	28d8 <_vfiprintf_r+0xa30>
    2a5a:	9b01      	ldr	r3, [sp, #4]
    2a5c:	4264      	negs	r4, r4
    2a5e:	f04f 092d 	mov.w	r9, #45	; 0x2d
    2a62:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
    2a66:	2b00      	cmp	r3, #0
    2a68:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
    2a6c:	f6ff ac7b 	blt.w	2366 <_vfiprintf_r+0x4be>
    2a70:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    2a74:	e477      	b.n	2366 <_vfiprintf_r+0x4be>
    2a76:	9b07      	ldr	r3, [sp, #28]
    2a78:	2b00      	cmp	r3, #0
    2a7a:	d072      	beq.n	2b62 <_vfiprintf_r+0xcba>
    2a7c:	ab0c      	add	r3, sp, #48	; 0x30
    2a7e:	2202      	movs	r2, #2
    2a80:	931a      	str	r3, [sp, #104]	; 0x68
    2a82:	921b      	str	r2, [sp, #108]	; 0x6c
    2a84:	f04f 0e01 	mov.w	lr, #1
    2a88:	46da      	mov	sl, fp
    2a8a:	e713      	b.n	28b4 <_vfiprintf_r+0xa0c>
    2a8c:	f016 0940 	ands.w	r9, r6, #64	; 0x40
    2a90:	d048      	beq.n	2b24 <_vfiprintf_r+0xc7c>
    2a92:	9904      	ldr	r1, [sp, #16]
    2a94:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
    2a98:	460b      	mov	r3, r1
    2a9a:	880c      	ldrh	r4, [r1, #0]
    2a9c:	9901      	ldr	r1, [sp, #4]
    2a9e:	2900      	cmp	r1, #0
    2aa0:	f103 0304 	add.w	r3, r3, #4
    2aa4:	f04f 0500 	mov.w	r5, #0
    2aa8:	f6ff ae10 	blt.w	26cc <_vfiprintf_r+0x824>
    2aac:	ea54 0105 	orrs.w	r1, r4, r5
    2ab0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    2ab4:	9304      	str	r3, [sp, #16]
    2ab6:	f43f ac9c 	beq.w	23f2 <_vfiprintf_r+0x54a>
    2aba:	4691      	mov	r9, r2
    2abc:	e4a1      	b.n	2402 <_vfiprintf_r+0x55a>
    2abe:	06f0      	lsls	r0, r6, #27
    2ac0:	d40a      	bmi.n	2ad8 <_vfiprintf_r+0xc30>
    2ac2:	0671      	lsls	r1, r6, #25
    2ac4:	d508      	bpl.n	2ad8 <_vfiprintf_r+0xc30>
    2ac6:	9a04      	ldr	r2, [sp, #16]
    2ac8:	6813      	ldr	r3, [r2, #0]
    2aca:	3204      	adds	r2, #4
    2acc:	9204      	str	r2, [sp, #16]
    2ace:	f8bd 2008 	ldrh.w	r2, [sp, #8]
    2ad2:	801a      	strh	r2, [r3, #0]
    2ad4:	f7ff ba19 	b.w	1f0a <_vfiprintf_r+0x62>
    2ad8:	9a04      	ldr	r2, [sp, #16]
    2ada:	6813      	ldr	r3, [r2, #0]
    2adc:	3204      	adds	r2, #4
    2ade:	9204      	str	r2, [sp, #16]
    2ae0:	9a02      	ldr	r2, [sp, #8]
    2ae2:	601a      	str	r2, [r3, #0]
    2ae4:	f7ff ba11 	b.w	1f0a <_vfiprintf_r+0x62>
    2ae8:	aa0d      	add	r2, sp, #52	; 0x34
    2aea:	9900      	ldr	r1, [sp, #0]
    2aec:	9805      	ldr	r0, [sp, #20]
    2aee:	f7ff f99f 	bl	1e30 <__sprint_r.part.0>
    2af2:	2800      	cmp	r0, #0
    2af4:	f47f ae76 	bne.w	27e4 <_vfiprintf_r+0x93c>
    2af8:	980e      	ldr	r0, [sp, #56]	; 0x38
    2afa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2afc:	f100 0e01 	add.w	lr, r0, #1
    2b00:	46da      	mov	sl, fp
    2b02:	e5fa      	b.n	26fa <_vfiprintf_r+0x852>
    2b04:	f04f 30ff 	mov.w	r0, #4294967295
    2b08:	f7ff bab6 	b.w	2078 <_vfiprintf_r+0x1d0>
    2b0c:	4862      	ldr	r0, [pc, #392]	; (2c98 <_vfiprintf_r+0xdf0>)
    2b0e:	4616      	mov	r6, r2
    2b10:	ea54 0205 	orrs.w	r2, r4, r5
    2b14:	9304      	str	r3, [sp, #16]
    2b16:	f04f 0900 	mov.w	r9, #0
    2b1a:	f47f aedd 	bne.w	28d8 <_vfiprintf_r+0xa30>
    2b1e:	e6fc      	b.n	291a <_vfiprintf_r+0xa72>
    2b20:	9b04      	ldr	r3, [sp, #16]
    2b22:	e7f5      	b.n	2b10 <_vfiprintf_r+0xc68>
    2b24:	9a04      	ldr	r2, [sp, #16]
    2b26:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
    2b2a:	4613      	mov	r3, r2
    2b2c:	6814      	ldr	r4, [r2, #0]
    2b2e:	9a01      	ldr	r2, [sp, #4]
    2b30:	2a00      	cmp	r2, #0
    2b32:	f103 0304 	add.w	r3, r3, #4
    2b36:	f04f 0500 	mov.w	r5, #0
    2b3a:	f6ff adc7 	blt.w	26cc <_vfiprintf_r+0x824>
    2b3e:	ea54 0205 	orrs.w	r2, r4, r5
    2b42:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    2b46:	9304      	str	r3, [sp, #16]
    2b48:	f47f ac5b 	bne.w	2402 <_vfiprintf_r+0x55a>
    2b4c:	e451      	b.n	23f2 <_vfiprintf_r+0x54a>
    2b4e:	aa0d      	add	r2, sp, #52	; 0x34
    2b50:	9900      	ldr	r1, [sp, #0]
    2b52:	9805      	ldr	r0, [sp, #20]
    2b54:	f7ff f96c 	bl	1e30 <__sprint_r.part.0>
    2b58:	2800      	cmp	r0, #0
    2b5a:	f47f ae43 	bne.w	27e4 <_vfiprintf_r+0x93c>
    2b5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2b60:	e668      	b.n	2834 <_vfiprintf_r+0x98c>
    2b62:	4610      	mov	r0, r2
    2b64:	f04f 0e01 	mov.w	lr, #1
    2b68:	46da      	mov	sl, fp
    2b6a:	e5e6      	b.n	273a <_vfiprintf_r+0x892>
    2b6c:	9904      	ldr	r1, [sp, #16]
    2b6e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    2b72:	460a      	mov	r2, r1
    2b74:	880c      	ldrh	r4, [r1, #0]
    2b76:	9901      	ldr	r1, [sp, #4]
    2b78:	2900      	cmp	r1, #0
    2b7a:	f102 0204 	add.w	r2, r2, #4
    2b7e:	f04f 0500 	mov.w	r5, #0
    2b82:	db4e      	blt.n	2c22 <_vfiprintf_r+0xd7a>
    2b84:	ea54 0105 	orrs.w	r1, r4, r5
    2b88:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    2b8c:	9204      	str	r2, [sp, #16]
    2b8e:	4699      	mov	r9, r3
    2b90:	f47f abe9 	bne.w	2366 <_vfiprintf_r+0x4be>
    2b94:	e4d4      	b.n	2540 <_vfiprintf_r+0x698>
    2b96:	9304      	str	r3, [sp, #16]
    2b98:	e6f9      	b.n	298e <_vfiprintf_r+0xae6>
    2b9a:	4638      	mov	r0, r7
    2b9c:	9404      	str	r4, [sp, #16]
    2b9e:	f001 fcaf 	bl	4500 <strlen>
    2ba2:	2300      	movs	r3, #0
    2ba4:	9003      	str	r0, [sp, #12]
    2ba6:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
    2baa:	9301      	str	r3, [sp, #4]
    2bac:	f7ff ba9c 	b.w	20e8 <_vfiprintf_r+0x240>
    2bb0:	aa0d      	add	r2, sp, #52	; 0x34
    2bb2:	9900      	ldr	r1, [sp, #0]
    2bb4:	9805      	ldr	r0, [sp, #20]
    2bb6:	f7ff f93b 	bl	1e30 <__sprint_r.part.0>
    2bba:	2800      	cmp	r0, #0
    2bbc:	f47f ae12 	bne.w	27e4 <_vfiprintf_r+0x93c>
    2bc0:	980e      	ldr	r0, [sp, #56]	; 0x38
    2bc2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2bc4:	f100 0e01 	add.w	lr, r0, #1
    2bc8:	46da      	mov	sl, fp
    2bca:	e5b6      	b.n	273a <_vfiprintf_r+0x892>
    2bcc:	980e      	ldr	r0, [sp, #56]	; 0x38
    2bce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2bd0:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 2ca0 <_vfiprintf_r+0xdf8>
    2bd4:	3001      	adds	r0, #1
    2bd6:	f7ff bad2 	b.w	217e <_vfiprintf_r+0x2d6>
    2bda:	461e      	mov	r6, r3
    2bdc:	f04f 0900 	mov.w	r9, #0
    2be0:	e67a      	b.n	28d8 <_vfiprintf_r+0xa30>
    2be2:	2b06      	cmp	r3, #6
    2be4:	bf28      	it	cs
    2be6:	2306      	movcs	r3, #6
    2be8:	9303      	str	r3, [sp, #12]
    2bea:	9404      	str	r4, [sp, #16]
    2bec:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
    2bf0:	4f2a      	ldr	r7, [pc, #168]	; (2c9c <_vfiprintf_r+0xdf4>)
    2bf2:	e50c      	b.n	260e <_vfiprintf_r+0x766>
    2bf4:	9204      	str	r2, [sp, #16]
    2bf6:	e56a      	b.n	26ce <_vfiprintf_r+0x826>
    2bf8:	980e      	ldr	r0, [sp, #56]	; 0x38
    2bfa:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 2ca0 <_vfiprintf_r+0xdf8>
    2bfe:	3001      	adds	r0, #1
    2c00:	f7ff bb73 	b.w	22ea <_vfiprintf_r+0x442>
    2c04:	46f4      	mov	ip, lr
    2c06:	f7ff bb1a 	b.w	223e <_vfiprintf_r+0x396>
    2c0a:	9b01      	ldr	r3, [sp, #4]
    2c0c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
    2c10:	9303      	str	r3, [sp, #12]
    2c12:	9404      	str	r4, [sp, #16]
    2c14:	9001      	str	r0, [sp, #4]
    2c16:	f7ff ba67 	b.w	20e8 <_vfiprintf_r+0x240>
    2c1a:	2200      	movs	r2, #0
    2c1c:	9201      	str	r2, [sp, #4]
    2c1e:	f7ff b9ac 	b.w	1f7a <_vfiprintf_r+0xd2>
    2c22:	9204      	str	r2, [sp, #16]
    2c24:	4699      	mov	r9, r3
    2c26:	e6b2      	b.n	298e <_vfiprintf_r+0xae6>
    2c28:	9a04      	ldr	r2, [sp, #16]
    2c2a:	6813      	ldr	r3, [r2, #0]
    2c2c:	9301      	str	r3, [sp, #4]
    2c2e:	3204      	adds	r2, #4
    2c30:	2b00      	cmp	r3, #0
    2c32:	9204      	str	r2, [sp, #16]
    2c34:	f898 3001 	ldrb.w	r3, [r8, #1]
    2c38:	46a8      	mov	r8, r5
    2c3a:	f6bf a99c 	bge.w	1f76 <_vfiprintf_r+0xce>
    2c3e:	f04f 32ff 	mov.w	r2, #4294967295
    2c42:	9201      	str	r2, [sp, #4]
    2c44:	f7ff b997 	b.w	1f76 <_vfiprintf_r+0xce>
    2c48:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2c4c:	e48e      	b.n	256c <_vfiprintf_r+0x6c4>
    2c4e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2c52:	e4f0      	b.n	2636 <_vfiprintf_r+0x78e>
    2c54:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2c58:	e4ab      	b.n	25b2 <_vfiprintf_r+0x70a>
    2c5a:	4699      	mov	r9, r3
    2c5c:	07f3      	lsls	r3, r6, #31
    2c5e:	d505      	bpl.n	2c6c <_vfiprintf_r+0xdc4>
    2c60:	af2a      	add	r7, sp, #168	; 0xa8
    2c62:	2330      	movs	r3, #48	; 0x30
    2c64:	f807 3d41 	strb.w	r3, [r7, #-65]!
    2c68:	f7ff bb97 	b.w	239a <_vfiprintf_r+0x4f2>
    2c6c:	9b01      	ldr	r3, [sp, #4]
    2c6e:	9303      	str	r3, [sp, #12]
    2c70:	465f      	mov	r7, fp
    2c72:	f7ff ba39 	b.w	20e8 <_vfiprintf_r+0x240>
    2c76:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2c7a:	e443      	b.n	2504 <_vfiprintf_r+0x65c>
    2c7c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2c80:	f7ff bb9a 	b.w	23b8 <_vfiprintf_r+0x510>
    2c84:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2c88:	f7ff bb4d 	b.w	2326 <_vfiprintf_r+0x47e>
    2c8c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2c90:	e50f      	b.n	26b2 <_vfiprintf_r+0x80a>
    2c92:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2c96:	e4f3      	b.n	2680 <_vfiprintf_r+0x7d8>
    2c98:	000049e4 	.word	0x000049e4
    2c9c:	000049f8 	.word	0x000049f8
    2ca0:	00004a00 	.word	0x00004a00

00002ca4 <__sbprintf>:
    2ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ca6:	460c      	mov	r4, r1
    2ca8:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
    2cac:	8989      	ldrh	r1, [r1, #12]
    2cae:	6e66      	ldr	r6, [r4, #100]	; 0x64
    2cb0:	89e5      	ldrh	r5, [r4, #14]
    2cb2:	9619      	str	r6, [sp, #100]	; 0x64
    2cb4:	f021 0102 	bic.w	r1, r1, #2
    2cb8:	6a66      	ldr	r6, [r4, #36]	; 0x24
    2cba:	f8ad 500e 	strh.w	r5, [sp, #14]
    2cbe:	2500      	movs	r5, #0
    2cc0:	69e7      	ldr	r7, [r4, #28]
    2cc2:	f8ad 100c 	strh.w	r1, [sp, #12]
    2cc6:	9609      	str	r6, [sp, #36]	; 0x24
    2cc8:	9506      	str	r5, [sp, #24]
    2cca:	ae1a      	add	r6, sp, #104	; 0x68
    2ccc:	f44f 6580 	mov.w	r5, #1024	; 0x400
    2cd0:	4669      	mov	r1, sp
    2cd2:	9600      	str	r6, [sp, #0]
    2cd4:	9604      	str	r6, [sp, #16]
    2cd6:	9502      	str	r5, [sp, #8]
    2cd8:	9505      	str	r5, [sp, #20]
    2cda:	9707      	str	r7, [sp, #28]
    2cdc:	4606      	mov	r6, r0
    2cde:	f7ff f8e3 	bl	1ea8 <_vfiprintf_r>
    2ce2:	1e05      	subs	r5, r0, #0
    2ce4:	db07      	blt.n	2cf6 <__sbprintf+0x52>
    2ce6:	4630      	mov	r0, r6
    2ce8:	4669      	mov	r1, sp
    2cea:	f000 f929 	bl	2f40 <_fflush_r>
    2cee:	2800      	cmp	r0, #0
    2cf0:	bf18      	it	ne
    2cf2:	f04f 35ff 	movne.w	r5, #4294967295
    2cf6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    2cfa:	065b      	lsls	r3, r3, #25
    2cfc:	d503      	bpl.n	2d06 <__sbprintf+0x62>
    2cfe:	89a3      	ldrh	r3, [r4, #12]
    2d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2d04:	81a3      	strh	r3, [r4, #12]
    2d06:	4628      	mov	r0, r5
    2d08:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
    2d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d0e:	bf00      	nop

00002d10 <__swsetup_r>:
    2d10:	b538      	push	{r3, r4, r5, lr}
    2d12:	4b30      	ldr	r3, [pc, #192]	; (2dd4 <__swsetup_r+0xc4>)
    2d14:	681b      	ldr	r3, [r3, #0]
    2d16:	4605      	mov	r5, r0
    2d18:	460c      	mov	r4, r1
    2d1a:	b113      	cbz	r3, 2d22 <__swsetup_r+0x12>
    2d1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    2d1e:	2a00      	cmp	r2, #0
    2d20:	d038      	beq.n	2d94 <__swsetup_r+0x84>
    2d22:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    2d26:	b293      	uxth	r3, r2
    2d28:	0718      	lsls	r0, r3, #28
    2d2a:	d50c      	bpl.n	2d46 <__swsetup_r+0x36>
    2d2c:	6920      	ldr	r0, [r4, #16]
    2d2e:	b1a8      	cbz	r0, 2d5c <__swsetup_r+0x4c>
    2d30:	f013 0201 	ands.w	r2, r3, #1
    2d34:	d01e      	beq.n	2d74 <__swsetup_r+0x64>
    2d36:	6963      	ldr	r3, [r4, #20]
    2d38:	2200      	movs	r2, #0
    2d3a:	425b      	negs	r3, r3
    2d3c:	61a3      	str	r3, [r4, #24]
    2d3e:	60a2      	str	r2, [r4, #8]
    2d40:	b1f0      	cbz	r0, 2d80 <__swsetup_r+0x70>
    2d42:	2000      	movs	r0, #0
    2d44:	bd38      	pop	{r3, r4, r5, pc}
    2d46:	06d9      	lsls	r1, r3, #27
    2d48:	d53c      	bpl.n	2dc4 <__swsetup_r+0xb4>
    2d4a:	0758      	lsls	r0, r3, #29
    2d4c:	d426      	bmi.n	2d9c <__swsetup_r+0x8c>
    2d4e:	6920      	ldr	r0, [r4, #16]
    2d50:	f042 0308 	orr.w	r3, r2, #8
    2d54:	81a3      	strh	r3, [r4, #12]
    2d56:	b29b      	uxth	r3, r3
    2d58:	2800      	cmp	r0, #0
    2d5a:	d1e9      	bne.n	2d30 <__swsetup_r+0x20>
    2d5c:	f403 7220 	and.w	r2, r3, #640	; 0x280
    2d60:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    2d64:	d0e4      	beq.n	2d30 <__swsetup_r+0x20>
    2d66:	4628      	mov	r0, r5
    2d68:	4621      	mov	r1, r4
    2d6a:	f000 fd15 	bl	3798 <__smakebuf_r>
    2d6e:	89a3      	ldrh	r3, [r4, #12]
    2d70:	6920      	ldr	r0, [r4, #16]
    2d72:	e7dd      	b.n	2d30 <__swsetup_r+0x20>
    2d74:	0799      	lsls	r1, r3, #30
    2d76:	bf58      	it	pl
    2d78:	6962      	ldrpl	r2, [r4, #20]
    2d7a:	60a2      	str	r2, [r4, #8]
    2d7c:	2800      	cmp	r0, #0
    2d7e:	d1e0      	bne.n	2d42 <__swsetup_r+0x32>
    2d80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    2d84:	061a      	lsls	r2, r3, #24
    2d86:	d5dd      	bpl.n	2d44 <__swsetup_r+0x34>
    2d88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2d8c:	81a3      	strh	r3, [r4, #12]
    2d8e:	f04f 30ff 	mov.w	r0, #4294967295
    2d92:	bd38      	pop	{r3, r4, r5, pc}
    2d94:	4618      	mov	r0, r3
    2d96:	f000 f967 	bl	3068 <__sinit>
    2d9a:	e7c2      	b.n	2d22 <__swsetup_r+0x12>
    2d9c:	6b21      	ldr	r1, [r4, #48]	; 0x30
    2d9e:	b151      	cbz	r1, 2db6 <__swsetup_r+0xa6>
    2da0:	f104 0340 	add.w	r3, r4, #64	; 0x40
    2da4:	4299      	cmp	r1, r3
    2da6:	d004      	beq.n	2db2 <__swsetup_r+0xa2>
    2da8:	4628      	mov	r0, r5
    2daa:	f000 fa27 	bl	31fc <_free_r>
    2dae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    2db2:	2300      	movs	r3, #0
    2db4:	6323      	str	r3, [r4, #48]	; 0x30
    2db6:	2300      	movs	r3, #0
    2db8:	6920      	ldr	r0, [r4, #16]
    2dba:	6063      	str	r3, [r4, #4]
    2dbc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
    2dc0:	6020      	str	r0, [r4, #0]
    2dc2:	e7c5      	b.n	2d50 <__swsetup_r+0x40>
    2dc4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    2dc8:	2309      	movs	r3, #9
    2dca:	602b      	str	r3, [r5, #0]
    2dcc:	f04f 30ff 	mov.w	r0, #4294967295
    2dd0:	81a2      	strh	r2, [r4, #12]
    2dd2:	bd38      	pop	{r3, r4, r5, pc}
    2dd4:	20000468 	.word	0x20000468

00002dd8 <register_fini>:
    2dd8:	4b02      	ldr	r3, [pc, #8]	; (2de4 <register_fini+0xc>)
    2dda:	b113      	cbz	r3, 2de2 <register_fini+0xa>
    2ddc:	4802      	ldr	r0, [pc, #8]	; (2de8 <register_fini+0x10>)
    2dde:	f000 b805 	b.w	2dec <atexit>
    2de2:	4770      	bx	lr
    2de4:	00000000 	.word	0x00000000
    2de8:	0000307d 	.word	0x0000307d

00002dec <atexit>:
    2dec:	2300      	movs	r3, #0
    2dee:	4601      	mov	r1, r0
    2df0:	461a      	mov	r2, r3
    2df2:	4618      	mov	r0, r3
    2df4:	f001 bc96 	b.w	4724 <__register_exitproc>

00002df8 <__sflush_r>:
    2df8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
    2dfc:	b29a      	uxth	r2, r3
    2dfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2e02:	460d      	mov	r5, r1
    2e04:	0711      	lsls	r1, r2, #28
    2e06:	4680      	mov	r8, r0
    2e08:	d43c      	bmi.n	2e84 <__sflush_r+0x8c>
    2e0a:	686a      	ldr	r2, [r5, #4]
    2e0c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    2e10:	2a00      	cmp	r2, #0
    2e12:	81ab      	strh	r3, [r5, #12]
    2e14:	dd73      	ble.n	2efe <__sflush_r+0x106>
    2e16:	6aac      	ldr	r4, [r5, #40]	; 0x28
    2e18:	2c00      	cmp	r4, #0
    2e1a:	d04b      	beq.n	2eb4 <__sflush_r+0xbc>
    2e1c:	b29b      	uxth	r3, r3
    2e1e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
    2e22:	2100      	movs	r1, #0
    2e24:	b292      	uxth	r2, r2
    2e26:	f8d8 6000 	ldr.w	r6, [r8]
    2e2a:	f8c8 1000 	str.w	r1, [r8]
    2e2e:	2a00      	cmp	r2, #0
    2e30:	d069      	beq.n	2f06 <__sflush_r+0x10e>
    2e32:	6d2a      	ldr	r2, [r5, #80]	; 0x50
    2e34:	075f      	lsls	r7, r3, #29
    2e36:	d505      	bpl.n	2e44 <__sflush_r+0x4c>
    2e38:	6869      	ldr	r1, [r5, #4]
    2e3a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    2e3c:	1a52      	subs	r2, r2, r1
    2e3e:	b10b      	cbz	r3, 2e44 <__sflush_r+0x4c>
    2e40:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    2e42:	1ad2      	subs	r2, r2, r3
    2e44:	2300      	movs	r3, #0
    2e46:	69e9      	ldr	r1, [r5, #28]
    2e48:	4640      	mov	r0, r8
    2e4a:	47a0      	blx	r4
    2e4c:	1c44      	adds	r4, r0, #1
    2e4e:	d03c      	beq.n	2eca <__sflush_r+0xd2>
    2e50:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
    2e54:	692a      	ldr	r2, [r5, #16]
    2e56:	602a      	str	r2, [r5, #0]
    2e58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    2e5c:	2200      	movs	r2, #0
    2e5e:	81ab      	strh	r3, [r5, #12]
    2e60:	04db      	lsls	r3, r3, #19
    2e62:	606a      	str	r2, [r5, #4]
    2e64:	d449      	bmi.n	2efa <__sflush_r+0x102>
    2e66:	6b29      	ldr	r1, [r5, #48]	; 0x30
    2e68:	f8c8 6000 	str.w	r6, [r8]
    2e6c:	b311      	cbz	r1, 2eb4 <__sflush_r+0xbc>
    2e6e:	f105 0340 	add.w	r3, r5, #64	; 0x40
    2e72:	4299      	cmp	r1, r3
    2e74:	d002      	beq.n	2e7c <__sflush_r+0x84>
    2e76:	4640      	mov	r0, r8
    2e78:	f000 f9c0 	bl	31fc <_free_r>
    2e7c:	2000      	movs	r0, #0
    2e7e:	6328      	str	r0, [r5, #48]	; 0x30
    2e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2e84:	692e      	ldr	r6, [r5, #16]
    2e86:	b1ae      	cbz	r6, 2eb4 <__sflush_r+0xbc>
    2e88:	682c      	ldr	r4, [r5, #0]
    2e8a:	602e      	str	r6, [r5, #0]
    2e8c:	0790      	lsls	r0, r2, #30
    2e8e:	bf0c      	ite	eq
    2e90:	696b      	ldreq	r3, [r5, #20]
    2e92:	2300      	movne	r3, #0
    2e94:	1ba4      	subs	r4, r4, r6
    2e96:	60ab      	str	r3, [r5, #8]
    2e98:	e00a      	b.n	2eb0 <__sflush_r+0xb8>
    2e9a:	4623      	mov	r3, r4
    2e9c:	4632      	mov	r2, r6
    2e9e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    2ea0:	69e9      	ldr	r1, [r5, #28]
    2ea2:	4640      	mov	r0, r8
    2ea4:	47b8      	blx	r7
    2ea6:	2800      	cmp	r0, #0
    2ea8:	eba4 0400 	sub.w	r4, r4, r0
    2eac:	4406      	add	r6, r0
    2eae:	dd04      	ble.n	2eba <__sflush_r+0xc2>
    2eb0:	2c00      	cmp	r4, #0
    2eb2:	dcf2      	bgt.n	2e9a <__sflush_r+0xa2>
    2eb4:	2000      	movs	r0, #0
    2eb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2eba:	89ab      	ldrh	r3, [r5, #12]
    2ebc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2ec0:	81ab      	strh	r3, [r5, #12]
    2ec2:	f04f 30ff 	mov.w	r0, #4294967295
    2ec6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2eca:	f8d8 2000 	ldr.w	r2, [r8]
    2ece:	2a1d      	cmp	r2, #29
    2ed0:	d8f3      	bhi.n	2eba <__sflush_r+0xc2>
    2ed2:	4b1a      	ldr	r3, [pc, #104]	; (2f3c <__sflush_r+0x144>)
    2ed4:	40d3      	lsrs	r3, r2
    2ed6:	f003 0301 	and.w	r3, r3, #1
    2eda:	f083 0401 	eor.w	r4, r3, #1
    2ede:	2b00      	cmp	r3, #0
    2ee0:	d0eb      	beq.n	2eba <__sflush_r+0xc2>
    2ee2:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
    2ee6:	6929      	ldr	r1, [r5, #16]
    2ee8:	6029      	str	r1, [r5, #0]
    2eea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    2eee:	04d9      	lsls	r1, r3, #19
    2ef0:	606c      	str	r4, [r5, #4]
    2ef2:	81ab      	strh	r3, [r5, #12]
    2ef4:	d5b7      	bpl.n	2e66 <__sflush_r+0x6e>
    2ef6:	2a00      	cmp	r2, #0
    2ef8:	d1b5      	bne.n	2e66 <__sflush_r+0x6e>
    2efa:	6528      	str	r0, [r5, #80]	; 0x50
    2efc:	e7b3      	b.n	2e66 <__sflush_r+0x6e>
    2efe:	6bea      	ldr	r2, [r5, #60]	; 0x3c
    2f00:	2a00      	cmp	r2, #0
    2f02:	dc88      	bgt.n	2e16 <__sflush_r+0x1e>
    2f04:	e7d6      	b.n	2eb4 <__sflush_r+0xbc>
    2f06:	2301      	movs	r3, #1
    2f08:	69e9      	ldr	r1, [r5, #28]
    2f0a:	4640      	mov	r0, r8
    2f0c:	47a0      	blx	r4
    2f0e:	1c43      	adds	r3, r0, #1
    2f10:	4602      	mov	r2, r0
    2f12:	d002      	beq.n	2f1a <__sflush_r+0x122>
    2f14:	89ab      	ldrh	r3, [r5, #12]
    2f16:	6aac      	ldr	r4, [r5, #40]	; 0x28
    2f18:	e78c      	b.n	2e34 <__sflush_r+0x3c>
    2f1a:	f8d8 3000 	ldr.w	r3, [r8]
    2f1e:	2b00      	cmp	r3, #0
    2f20:	d0f8      	beq.n	2f14 <__sflush_r+0x11c>
    2f22:	2b1d      	cmp	r3, #29
    2f24:	d001      	beq.n	2f2a <__sflush_r+0x132>
    2f26:	2b16      	cmp	r3, #22
    2f28:	d102      	bne.n	2f30 <__sflush_r+0x138>
    2f2a:	f8c8 6000 	str.w	r6, [r8]
    2f2e:	e7c1      	b.n	2eb4 <__sflush_r+0xbc>
    2f30:	89ab      	ldrh	r3, [r5, #12]
    2f32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2f36:	81ab      	strh	r3, [r5, #12]
    2f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2f3c:	20400001 	.word	0x20400001

00002f40 <_fflush_r>:
    2f40:	b510      	push	{r4, lr}
    2f42:	4604      	mov	r4, r0
    2f44:	b082      	sub	sp, #8
    2f46:	b108      	cbz	r0, 2f4c <_fflush_r+0xc>
    2f48:	6b83      	ldr	r3, [r0, #56]	; 0x38
    2f4a:	b153      	cbz	r3, 2f62 <_fflush_r+0x22>
    2f4c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
    2f50:	b908      	cbnz	r0, 2f56 <_fflush_r+0x16>
    2f52:	b002      	add	sp, #8
    2f54:	bd10      	pop	{r4, pc}
    2f56:	4620      	mov	r0, r4
    2f58:	b002      	add	sp, #8
    2f5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2f5e:	f7ff bf4b 	b.w	2df8 <__sflush_r>
    2f62:	9101      	str	r1, [sp, #4]
    2f64:	f000 f880 	bl	3068 <__sinit>
    2f68:	9901      	ldr	r1, [sp, #4]
    2f6a:	e7ef      	b.n	2f4c <_fflush_r+0xc>

00002f6c <_cleanup_r>:
    2f6c:	4901      	ldr	r1, [pc, #4]	; (2f74 <_cleanup_r+0x8>)
    2f6e:	f000 bbaf 	b.w	36d0 <_fwalk_reent>
    2f72:	bf00      	nop
    2f74:	000047ed 	.word	0x000047ed

00002f78 <__sinit.part.1>:
    2f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2f7c:	4b35      	ldr	r3, [pc, #212]	; (3054 <__sinit.part.1+0xdc>)
    2f7e:	6845      	ldr	r5, [r0, #4]
    2f80:	63c3      	str	r3, [r0, #60]	; 0x3c
    2f82:	2400      	movs	r4, #0
    2f84:	4607      	mov	r7, r0
    2f86:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
    2f8a:	2304      	movs	r3, #4
    2f8c:	2103      	movs	r1, #3
    2f8e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
    2f92:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
    2f96:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
    2f9a:	b083      	sub	sp, #12
    2f9c:	602c      	str	r4, [r5, #0]
    2f9e:	606c      	str	r4, [r5, #4]
    2fa0:	60ac      	str	r4, [r5, #8]
    2fa2:	666c      	str	r4, [r5, #100]	; 0x64
    2fa4:	81ec      	strh	r4, [r5, #14]
    2fa6:	612c      	str	r4, [r5, #16]
    2fa8:	616c      	str	r4, [r5, #20]
    2faa:	61ac      	str	r4, [r5, #24]
    2fac:	81ab      	strh	r3, [r5, #12]
    2fae:	4621      	mov	r1, r4
    2fb0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
    2fb4:	2208      	movs	r2, #8
    2fb6:	f7fe fe3d 	bl	1c34 <memset>
    2fba:	68be      	ldr	r6, [r7, #8]
    2fbc:	f8df b098 	ldr.w	fp, [pc, #152]	; 3058 <__sinit.part.1+0xe0>
    2fc0:	f8df a098 	ldr.w	sl, [pc, #152]	; 305c <__sinit.part.1+0xe4>
    2fc4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 3060 <__sinit.part.1+0xe8>
    2fc8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 3064 <__sinit.part.1+0xec>
    2fcc:	f8c5 b020 	str.w	fp, [r5, #32]
    2fd0:	2301      	movs	r3, #1
    2fd2:	2209      	movs	r2, #9
    2fd4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
    2fd8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
    2fdc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
    2fe0:	61ed      	str	r5, [r5, #28]
    2fe2:	4621      	mov	r1, r4
    2fe4:	81f3      	strh	r3, [r6, #14]
    2fe6:	81b2      	strh	r2, [r6, #12]
    2fe8:	f106 005c 	add.w	r0, r6, #92	; 0x5c
    2fec:	6034      	str	r4, [r6, #0]
    2fee:	6074      	str	r4, [r6, #4]
    2ff0:	60b4      	str	r4, [r6, #8]
    2ff2:	6674      	str	r4, [r6, #100]	; 0x64
    2ff4:	6134      	str	r4, [r6, #16]
    2ff6:	6174      	str	r4, [r6, #20]
    2ff8:	61b4      	str	r4, [r6, #24]
    2ffa:	2208      	movs	r2, #8
    2ffc:	9301      	str	r3, [sp, #4]
    2ffe:	f7fe fe19 	bl	1c34 <memset>
    3002:	68fd      	ldr	r5, [r7, #12]
    3004:	61f6      	str	r6, [r6, #28]
    3006:	2012      	movs	r0, #18
    3008:	2202      	movs	r2, #2
    300a:	f8c6 b020 	str.w	fp, [r6, #32]
    300e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
    3012:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
    3016:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
    301a:	4621      	mov	r1, r4
    301c:	81a8      	strh	r0, [r5, #12]
    301e:	81ea      	strh	r2, [r5, #14]
    3020:	602c      	str	r4, [r5, #0]
    3022:	606c      	str	r4, [r5, #4]
    3024:	60ac      	str	r4, [r5, #8]
    3026:	666c      	str	r4, [r5, #100]	; 0x64
    3028:	612c      	str	r4, [r5, #16]
    302a:	616c      	str	r4, [r5, #20]
    302c:	61ac      	str	r4, [r5, #24]
    302e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
    3032:	2208      	movs	r2, #8
    3034:	f7fe fdfe 	bl	1c34 <memset>
    3038:	9b01      	ldr	r3, [sp, #4]
    303a:	61ed      	str	r5, [r5, #28]
    303c:	f8c5 b020 	str.w	fp, [r5, #32]
    3040:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
    3044:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
    3048:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
    304c:	63bb      	str	r3, [r7, #56]	; 0x38
    304e:	b003      	add	sp, #12
    3050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3054:	00002f6d 	.word	0x00002f6d
    3058:	00004449 	.word	0x00004449
    305c:	0000446d 	.word	0x0000446d
    3060:	000044a9 	.word	0x000044a9
    3064:	000044c9 	.word	0x000044c9

00003068 <__sinit>:
    3068:	6b83      	ldr	r3, [r0, #56]	; 0x38
    306a:	b103      	cbz	r3, 306e <__sinit+0x6>
    306c:	4770      	bx	lr
    306e:	f7ff bf83 	b.w	2f78 <__sinit.part.1>
    3072:	bf00      	nop

00003074 <__sfp_lock_acquire>:
    3074:	4770      	bx	lr
    3076:	bf00      	nop

00003078 <__sfp_lock_release>:
    3078:	4770      	bx	lr
    307a:	bf00      	nop

0000307c <__libc_fini_array>:
    307c:	b538      	push	{r3, r4, r5, lr}
    307e:	4d07      	ldr	r5, [pc, #28]	; (309c <__libc_fini_array+0x20>)
    3080:	4c07      	ldr	r4, [pc, #28]	; (30a0 <__libc_fini_array+0x24>)
    3082:	1b2c      	subs	r4, r5, r4
    3084:	10a4      	asrs	r4, r4, #2
    3086:	d005      	beq.n	3094 <__libc_fini_array+0x18>
    3088:	3c01      	subs	r4, #1
    308a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
    308e:	4798      	blx	r3
    3090:	2c00      	cmp	r4, #0
    3092:	d1f9      	bne.n	3088 <__libc_fini_array+0xc>
    3094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    3098:	f001 bcc4 	b.w	4a24 <_fini>
    309c:	00004a34 	.word	0x00004a34
    30a0:	00004a30 	.word	0x00004a30

000030a4 <__fputwc>:
    30a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    30a8:	b082      	sub	sp, #8
    30aa:	4680      	mov	r8, r0
    30ac:	4689      	mov	r9, r1
    30ae:	4614      	mov	r4, r2
    30b0:	f000 fb3c 	bl	372c <__locale_mb_cur_max>
    30b4:	2801      	cmp	r0, #1
    30b6:	d033      	beq.n	3120 <__fputwc+0x7c>
    30b8:	f104 035c 	add.w	r3, r4, #92	; 0x5c
    30bc:	464a      	mov	r2, r9
    30be:	a901      	add	r1, sp, #4
    30c0:	4640      	mov	r0, r8
    30c2:	f001 fae1 	bl	4688 <_wcrtomb_r>
    30c6:	f1b0 3fff 	cmp.w	r0, #4294967295
    30ca:	4682      	mov	sl, r0
    30cc:	d021      	beq.n	3112 <__fputwc+0x6e>
    30ce:	b388      	cbz	r0, 3134 <__fputwc+0x90>
    30d0:	f89d 6004 	ldrb.w	r6, [sp, #4]
    30d4:	2500      	movs	r5, #0
    30d6:	e008      	b.n	30ea <__fputwc+0x46>
    30d8:	6823      	ldr	r3, [r4, #0]
    30da:	1c5a      	adds	r2, r3, #1
    30dc:	6022      	str	r2, [r4, #0]
    30de:	701e      	strb	r6, [r3, #0]
    30e0:	3501      	adds	r5, #1
    30e2:	4555      	cmp	r5, sl
    30e4:	d226      	bcs.n	3134 <__fputwc+0x90>
    30e6:	ab01      	add	r3, sp, #4
    30e8:	5d5e      	ldrb	r6, [r3, r5]
    30ea:	68a3      	ldr	r3, [r4, #8]
    30ec:	3b01      	subs	r3, #1
    30ee:	2b00      	cmp	r3, #0
    30f0:	60a3      	str	r3, [r4, #8]
    30f2:	daf1      	bge.n	30d8 <__fputwc+0x34>
    30f4:	69a7      	ldr	r7, [r4, #24]
    30f6:	42bb      	cmp	r3, r7
    30f8:	4631      	mov	r1, r6
    30fa:	4622      	mov	r2, r4
    30fc:	4640      	mov	r0, r8
    30fe:	db01      	blt.n	3104 <__fputwc+0x60>
    3100:	2e0a      	cmp	r6, #10
    3102:	d1e9      	bne.n	30d8 <__fputwc+0x34>
    3104:	f001 fa6a 	bl	45dc <__swbuf_r>
    3108:	1c43      	adds	r3, r0, #1
    310a:	d1e9      	bne.n	30e0 <__fputwc+0x3c>
    310c:	b002      	add	sp, #8
    310e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3112:	89a3      	ldrh	r3, [r4, #12]
    3114:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    3118:	81a3      	strh	r3, [r4, #12]
    311a:	b002      	add	sp, #8
    311c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3120:	f109 33ff 	add.w	r3, r9, #4294967295
    3124:	2bfe      	cmp	r3, #254	; 0xfe
    3126:	d8c7      	bhi.n	30b8 <__fputwc+0x14>
    3128:	fa5f f689 	uxtb.w	r6, r9
    312c:	4682      	mov	sl, r0
    312e:	f88d 6004 	strb.w	r6, [sp, #4]
    3132:	e7cf      	b.n	30d4 <__fputwc+0x30>
    3134:	4648      	mov	r0, r9
    3136:	b002      	add	sp, #8
    3138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0000313c <_fputwc_r>:
    313c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
    3140:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    3144:	d10a      	bne.n	315c <_fputwc_r+0x20>
    3146:	b410      	push	{r4}
    3148:	6e54      	ldr	r4, [r2, #100]	; 0x64
    314a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    314e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
    3152:	6654      	str	r4, [r2, #100]	; 0x64
    3154:	8193      	strh	r3, [r2, #12]
    3156:	bc10      	pop	{r4}
    3158:	f7ff bfa4 	b.w	30a4 <__fputwc>
    315c:	f7ff bfa2 	b.w	30a4 <__fputwc>

00003160 <_malloc_trim_r>:
    3160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3162:	4f23      	ldr	r7, [pc, #140]	; (31f0 <_malloc_trim_r+0x90>)
    3164:	460c      	mov	r4, r1
    3166:	4606      	mov	r6, r0
    3168:	f000 ff68 	bl	403c <__malloc_lock>
    316c:	68bb      	ldr	r3, [r7, #8]
    316e:	685d      	ldr	r5, [r3, #4]
    3170:	f025 0503 	bic.w	r5, r5, #3
    3174:	1b29      	subs	r1, r5, r4
    3176:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
    317a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
    317e:	f021 010f 	bic.w	r1, r1, #15
    3182:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
    3186:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    318a:	db07      	blt.n	319c <_malloc_trim_r+0x3c>
    318c:	2100      	movs	r1, #0
    318e:	4630      	mov	r0, r6
    3190:	f001 f948 	bl	4424 <_sbrk_r>
    3194:	68bb      	ldr	r3, [r7, #8]
    3196:	442b      	add	r3, r5
    3198:	4298      	cmp	r0, r3
    319a:	d004      	beq.n	31a6 <_malloc_trim_r+0x46>
    319c:	4630      	mov	r0, r6
    319e:	f000 ff4f 	bl	4040 <__malloc_unlock>
    31a2:	2000      	movs	r0, #0
    31a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    31a6:	4261      	negs	r1, r4
    31a8:	4630      	mov	r0, r6
    31aa:	f001 f93b 	bl	4424 <_sbrk_r>
    31ae:	3001      	adds	r0, #1
    31b0:	d00d      	beq.n	31ce <_malloc_trim_r+0x6e>
    31b2:	4b10      	ldr	r3, [pc, #64]	; (31f4 <_malloc_trim_r+0x94>)
    31b4:	68ba      	ldr	r2, [r7, #8]
    31b6:	6819      	ldr	r1, [r3, #0]
    31b8:	1b2d      	subs	r5, r5, r4
    31ba:	f045 0501 	orr.w	r5, r5, #1
    31be:	4630      	mov	r0, r6
    31c0:	1b09      	subs	r1, r1, r4
    31c2:	6055      	str	r5, [r2, #4]
    31c4:	6019      	str	r1, [r3, #0]
    31c6:	f000 ff3b 	bl	4040 <__malloc_unlock>
    31ca:	2001      	movs	r0, #1
    31cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    31ce:	2100      	movs	r1, #0
    31d0:	4630      	mov	r0, r6
    31d2:	f001 f927 	bl	4424 <_sbrk_r>
    31d6:	68ba      	ldr	r2, [r7, #8]
    31d8:	1a83      	subs	r3, r0, r2
    31da:	2b0f      	cmp	r3, #15
    31dc:	ddde      	ble.n	319c <_malloc_trim_r+0x3c>
    31de:	4c06      	ldr	r4, [pc, #24]	; (31f8 <_malloc_trim_r+0x98>)
    31e0:	4904      	ldr	r1, [pc, #16]	; (31f4 <_malloc_trim_r+0x94>)
    31e2:	6824      	ldr	r4, [r4, #0]
    31e4:	f043 0301 	orr.w	r3, r3, #1
    31e8:	1b00      	subs	r0, r0, r4
    31ea:	6053      	str	r3, [r2, #4]
    31ec:	6008      	str	r0, [r1, #0]
    31ee:	e7d5      	b.n	319c <_malloc_trim_r+0x3c>
    31f0:	20000490 	.word	0x20000490
    31f4:	20000908 	.word	0x20000908
    31f8:	2000089c 	.word	0x2000089c

000031fc <_free_r>:
    31fc:	2900      	cmp	r1, #0
    31fe:	d045      	beq.n	328c <_free_r+0x90>
    3200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3204:	460d      	mov	r5, r1
    3206:	4680      	mov	r8, r0
    3208:	f000 ff18 	bl	403c <__malloc_lock>
    320c:	f855 7c04 	ldr.w	r7, [r5, #-4]
    3210:	496a      	ldr	r1, [pc, #424]	; (33bc <_free_r+0x1c0>)
    3212:	f027 0301 	bic.w	r3, r7, #1
    3216:	f1a5 0408 	sub.w	r4, r5, #8
    321a:	18e2      	adds	r2, r4, r3
    321c:	688e      	ldr	r6, [r1, #8]
    321e:	6850      	ldr	r0, [r2, #4]
    3220:	42b2      	cmp	r2, r6
    3222:	f020 0003 	bic.w	r0, r0, #3
    3226:	d062      	beq.n	32ee <_free_r+0xf2>
    3228:	07fe      	lsls	r6, r7, #31
    322a:	6050      	str	r0, [r2, #4]
    322c:	d40b      	bmi.n	3246 <_free_r+0x4a>
    322e:	f855 7c08 	ldr.w	r7, [r5, #-8]
    3232:	1be4      	subs	r4, r4, r7
    3234:	f101 0e08 	add.w	lr, r1, #8
    3238:	68a5      	ldr	r5, [r4, #8]
    323a:	4575      	cmp	r5, lr
    323c:	443b      	add	r3, r7
    323e:	d06f      	beq.n	3320 <_free_r+0x124>
    3240:	68e7      	ldr	r7, [r4, #12]
    3242:	60ef      	str	r7, [r5, #12]
    3244:	60bd      	str	r5, [r7, #8]
    3246:	1815      	adds	r5, r2, r0
    3248:	686d      	ldr	r5, [r5, #4]
    324a:	07ed      	lsls	r5, r5, #31
    324c:	d542      	bpl.n	32d4 <_free_r+0xd8>
    324e:	f043 0201 	orr.w	r2, r3, #1
    3252:	6062      	str	r2, [r4, #4]
    3254:	50e3      	str	r3, [r4, r3]
    3256:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    325a:	d218      	bcs.n	328e <_free_r+0x92>
    325c:	08db      	lsrs	r3, r3, #3
    325e:	1c5a      	adds	r2, r3, #1
    3260:	684d      	ldr	r5, [r1, #4]
    3262:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
    3266:	60a7      	str	r7, [r4, #8]
    3268:	2001      	movs	r0, #1
    326a:	109b      	asrs	r3, r3, #2
    326c:	fa00 f303 	lsl.w	r3, r0, r3
    3270:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
    3274:	431d      	orrs	r5, r3
    3276:	3808      	subs	r0, #8
    3278:	60e0      	str	r0, [r4, #12]
    327a:	604d      	str	r5, [r1, #4]
    327c:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
    3280:	60fc      	str	r4, [r7, #12]
    3282:	4640      	mov	r0, r8
    3284:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    3288:	f000 beda 	b.w	4040 <__malloc_unlock>
    328c:	4770      	bx	lr
    328e:	0a5a      	lsrs	r2, r3, #9
    3290:	2a04      	cmp	r2, #4
    3292:	d853      	bhi.n	333c <_free_r+0x140>
    3294:	099a      	lsrs	r2, r3, #6
    3296:	f102 0739 	add.w	r7, r2, #57	; 0x39
    329a:	007f      	lsls	r7, r7, #1
    329c:	f102 0538 	add.w	r5, r2, #56	; 0x38
    32a0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
    32a4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
    32a8:	4944      	ldr	r1, [pc, #272]	; (33bc <_free_r+0x1c0>)
    32aa:	3808      	subs	r0, #8
    32ac:	4290      	cmp	r0, r2
    32ae:	d04d      	beq.n	334c <_free_r+0x150>
    32b0:	6851      	ldr	r1, [r2, #4]
    32b2:	f021 0103 	bic.w	r1, r1, #3
    32b6:	428b      	cmp	r3, r1
    32b8:	d202      	bcs.n	32c0 <_free_r+0xc4>
    32ba:	6892      	ldr	r2, [r2, #8]
    32bc:	4290      	cmp	r0, r2
    32be:	d1f7      	bne.n	32b0 <_free_r+0xb4>
    32c0:	68d0      	ldr	r0, [r2, #12]
    32c2:	60e0      	str	r0, [r4, #12]
    32c4:	60a2      	str	r2, [r4, #8]
    32c6:	6084      	str	r4, [r0, #8]
    32c8:	60d4      	str	r4, [r2, #12]
    32ca:	4640      	mov	r0, r8
    32cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    32d0:	f000 beb6 	b.w	4040 <__malloc_unlock>
    32d4:	6895      	ldr	r5, [r2, #8]
    32d6:	4f3a      	ldr	r7, [pc, #232]	; (33c0 <_free_r+0x1c4>)
    32d8:	42bd      	cmp	r5, r7
    32da:	4403      	add	r3, r0
    32dc:	d03f      	beq.n	335e <_free_r+0x162>
    32de:	68d0      	ldr	r0, [r2, #12]
    32e0:	60e8      	str	r0, [r5, #12]
    32e2:	f043 0201 	orr.w	r2, r3, #1
    32e6:	6085      	str	r5, [r0, #8]
    32e8:	6062      	str	r2, [r4, #4]
    32ea:	50e3      	str	r3, [r4, r3]
    32ec:	e7b3      	b.n	3256 <_free_r+0x5a>
    32ee:	07ff      	lsls	r7, r7, #31
    32f0:	4403      	add	r3, r0
    32f2:	d407      	bmi.n	3304 <_free_r+0x108>
    32f4:	f855 2c08 	ldr.w	r2, [r5, #-8]
    32f8:	1aa4      	subs	r4, r4, r2
    32fa:	4413      	add	r3, r2
    32fc:	68a0      	ldr	r0, [r4, #8]
    32fe:	68e2      	ldr	r2, [r4, #12]
    3300:	60c2      	str	r2, [r0, #12]
    3302:	6090      	str	r0, [r2, #8]
    3304:	4a2f      	ldr	r2, [pc, #188]	; (33c4 <_free_r+0x1c8>)
    3306:	6812      	ldr	r2, [r2, #0]
    3308:	f043 0001 	orr.w	r0, r3, #1
    330c:	4293      	cmp	r3, r2
    330e:	6060      	str	r0, [r4, #4]
    3310:	608c      	str	r4, [r1, #8]
    3312:	d3b6      	bcc.n	3282 <_free_r+0x86>
    3314:	4b2c      	ldr	r3, [pc, #176]	; (33c8 <_free_r+0x1cc>)
    3316:	4640      	mov	r0, r8
    3318:	6819      	ldr	r1, [r3, #0]
    331a:	f7ff ff21 	bl	3160 <_malloc_trim_r>
    331e:	e7b0      	b.n	3282 <_free_r+0x86>
    3320:	1811      	adds	r1, r2, r0
    3322:	6849      	ldr	r1, [r1, #4]
    3324:	07c9      	lsls	r1, r1, #31
    3326:	d444      	bmi.n	33b2 <_free_r+0x1b6>
    3328:	6891      	ldr	r1, [r2, #8]
    332a:	68d2      	ldr	r2, [r2, #12]
    332c:	60ca      	str	r2, [r1, #12]
    332e:	4403      	add	r3, r0
    3330:	f043 0001 	orr.w	r0, r3, #1
    3334:	6091      	str	r1, [r2, #8]
    3336:	6060      	str	r0, [r4, #4]
    3338:	50e3      	str	r3, [r4, r3]
    333a:	e7a2      	b.n	3282 <_free_r+0x86>
    333c:	2a14      	cmp	r2, #20
    333e:	d817      	bhi.n	3370 <_free_r+0x174>
    3340:	f102 075c 	add.w	r7, r2, #92	; 0x5c
    3344:	007f      	lsls	r7, r7, #1
    3346:	f102 055b 	add.w	r5, r2, #91	; 0x5b
    334a:	e7a9      	b.n	32a0 <_free_r+0xa4>
    334c:	10aa      	asrs	r2, r5, #2
    334e:	684b      	ldr	r3, [r1, #4]
    3350:	2501      	movs	r5, #1
    3352:	fa05 f202 	lsl.w	r2, r5, r2
    3356:	4313      	orrs	r3, r2
    3358:	604b      	str	r3, [r1, #4]
    335a:	4602      	mov	r2, r0
    335c:	e7b1      	b.n	32c2 <_free_r+0xc6>
    335e:	f043 0201 	orr.w	r2, r3, #1
    3362:	614c      	str	r4, [r1, #20]
    3364:	610c      	str	r4, [r1, #16]
    3366:	60e5      	str	r5, [r4, #12]
    3368:	60a5      	str	r5, [r4, #8]
    336a:	6062      	str	r2, [r4, #4]
    336c:	50e3      	str	r3, [r4, r3]
    336e:	e788      	b.n	3282 <_free_r+0x86>
    3370:	2a54      	cmp	r2, #84	; 0x54
    3372:	d806      	bhi.n	3382 <_free_r+0x186>
    3374:	0b1a      	lsrs	r2, r3, #12
    3376:	f102 076f 	add.w	r7, r2, #111	; 0x6f
    337a:	007f      	lsls	r7, r7, #1
    337c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
    3380:	e78e      	b.n	32a0 <_free_r+0xa4>
    3382:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    3386:	d806      	bhi.n	3396 <_free_r+0x19a>
    3388:	0bda      	lsrs	r2, r3, #15
    338a:	f102 0778 	add.w	r7, r2, #120	; 0x78
    338e:	007f      	lsls	r7, r7, #1
    3390:	f102 0577 	add.w	r5, r2, #119	; 0x77
    3394:	e784      	b.n	32a0 <_free_r+0xa4>
    3396:	f240 5054 	movw	r0, #1364	; 0x554
    339a:	4282      	cmp	r2, r0
    339c:	d806      	bhi.n	33ac <_free_r+0x1b0>
    339e:	0c9a      	lsrs	r2, r3, #18
    33a0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
    33a4:	007f      	lsls	r7, r7, #1
    33a6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
    33aa:	e779      	b.n	32a0 <_free_r+0xa4>
    33ac:	27fe      	movs	r7, #254	; 0xfe
    33ae:	257e      	movs	r5, #126	; 0x7e
    33b0:	e776      	b.n	32a0 <_free_r+0xa4>
    33b2:	f043 0201 	orr.w	r2, r3, #1
    33b6:	6062      	str	r2, [r4, #4]
    33b8:	50e3      	str	r3, [r4, r3]
    33ba:	e762      	b.n	3282 <_free_r+0x86>
    33bc:	20000490 	.word	0x20000490
    33c0:	20000498 	.word	0x20000498
    33c4:	20000898 	.word	0x20000898
    33c8:	20000904 	.word	0x20000904

000033cc <__sfvwrite_r>:
    33cc:	6893      	ldr	r3, [r2, #8]
    33ce:	2b00      	cmp	r3, #0
    33d0:	d076      	beq.n	34c0 <__sfvwrite_r+0xf4>
    33d2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    33d6:	898b      	ldrh	r3, [r1, #12]
    33d8:	b085      	sub	sp, #20
    33da:	460c      	mov	r4, r1
    33dc:	0719      	lsls	r1, r3, #28
    33de:	9001      	str	r0, [sp, #4]
    33e0:	4616      	mov	r6, r2
    33e2:	d529      	bpl.n	3438 <__sfvwrite_r+0x6c>
    33e4:	6922      	ldr	r2, [r4, #16]
    33e6:	b33a      	cbz	r2, 3438 <__sfvwrite_r+0x6c>
    33e8:	f003 0802 	and.w	r8, r3, #2
    33ec:	fa1f f088 	uxth.w	r0, r8
    33f0:	6835      	ldr	r5, [r6, #0]
    33f2:	2800      	cmp	r0, #0
    33f4:	d02f      	beq.n	3456 <__sfvwrite_r+0x8a>
    33f6:	f04f 0900 	mov.w	r9, #0
    33fa:	4fb4      	ldr	r7, [pc, #720]	; (36cc <__sfvwrite_r+0x300>)
    33fc:	46c8      	mov	r8, r9
    33fe:	46b2      	mov	sl, r6
    3400:	45b8      	cmp	r8, r7
    3402:	4643      	mov	r3, r8
    3404:	464a      	mov	r2, r9
    3406:	bf28      	it	cs
    3408:	463b      	movcs	r3, r7
    340a:	9801      	ldr	r0, [sp, #4]
    340c:	f1b8 0f00 	cmp.w	r8, #0
    3410:	d050      	beq.n	34b4 <__sfvwrite_r+0xe8>
    3412:	69e1      	ldr	r1, [r4, #28]
    3414:	6a66      	ldr	r6, [r4, #36]	; 0x24
    3416:	47b0      	blx	r6
    3418:	2800      	cmp	r0, #0
    341a:	dd71      	ble.n	3500 <__sfvwrite_r+0x134>
    341c:	f8da 3008 	ldr.w	r3, [sl, #8]
    3420:	1a1b      	subs	r3, r3, r0
    3422:	4481      	add	r9, r0
    3424:	ebc0 0808 	rsb	r8, r0, r8
    3428:	f8ca 3008 	str.w	r3, [sl, #8]
    342c:	2b00      	cmp	r3, #0
    342e:	d1e7      	bne.n	3400 <__sfvwrite_r+0x34>
    3430:	2000      	movs	r0, #0
    3432:	b005      	add	sp, #20
    3434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3438:	4621      	mov	r1, r4
    343a:	9801      	ldr	r0, [sp, #4]
    343c:	f7ff fc68 	bl	2d10 <__swsetup_r>
    3440:	2800      	cmp	r0, #0
    3442:	f040 813a 	bne.w	36ba <__sfvwrite_r+0x2ee>
    3446:	89a3      	ldrh	r3, [r4, #12]
    3448:	6835      	ldr	r5, [r6, #0]
    344a:	f003 0802 	and.w	r8, r3, #2
    344e:	fa1f f088 	uxth.w	r0, r8
    3452:	2800      	cmp	r0, #0
    3454:	d1cf      	bne.n	33f6 <__sfvwrite_r+0x2a>
    3456:	f013 0901 	ands.w	r9, r3, #1
    345a:	d15b      	bne.n	3514 <__sfvwrite_r+0x148>
    345c:	464f      	mov	r7, r9
    345e:	9602      	str	r6, [sp, #8]
    3460:	b31f      	cbz	r7, 34aa <__sfvwrite_r+0xde>
    3462:	059a      	lsls	r2, r3, #22
    3464:	f8d4 8008 	ldr.w	r8, [r4, #8]
    3468:	d52c      	bpl.n	34c4 <__sfvwrite_r+0xf8>
    346a:	4547      	cmp	r7, r8
    346c:	46c2      	mov	sl, r8
    346e:	f0c0 80a4 	bcc.w	35ba <__sfvwrite_r+0x1ee>
    3472:	f413 6f90 	tst.w	r3, #1152	; 0x480
    3476:	f040 80b1 	bne.w	35dc <__sfvwrite_r+0x210>
    347a:	6820      	ldr	r0, [r4, #0]
    347c:	4652      	mov	r2, sl
    347e:	4649      	mov	r1, r9
    3480:	f000 fd78 	bl	3f74 <memmove>
    3484:	68a0      	ldr	r0, [r4, #8]
    3486:	6823      	ldr	r3, [r4, #0]
    3488:	ebc8 0000 	rsb	r0, r8, r0
    348c:	4453      	add	r3, sl
    348e:	60a0      	str	r0, [r4, #8]
    3490:	6023      	str	r3, [r4, #0]
    3492:	4638      	mov	r0, r7
    3494:	9a02      	ldr	r2, [sp, #8]
    3496:	6893      	ldr	r3, [r2, #8]
    3498:	1a1b      	subs	r3, r3, r0
    349a:	4481      	add	r9, r0
    349c:	1a3f      	subs	r7, r7, r0
    349e:	6093      	str	r3, [r2, #8]
    34a0:	2b00      	cmp	r3, #0
    34a2:	d0c5      	beq.n	3430 <__sfvwrite_r+0x64>
    34a4:	89a3      	ldrh	r3, [r4, #12]
    34a6:	2f00      	cmp	r7, #0
    34a8:	d1db      	bne.n	3462 <__sfvwrite_r+0x96>
    34aa:	f8d5 9000 	ldr.w	r9, [r5]
    34ae:	686f      	ldr	r7, [r5, #4]
    34b0:	3508      	adds	r5, #8
    34b2:	e7d5      	b.n	3460 <__sfvwrite_r+0x94>
    34b4:	f8d5 9000 	ldr.w	r9, [r5]
    34b8:	f8d5 8004 	ldr.w	r8, [r5, #4]
    34bc:	3508      	adds	r5, #8
    34be:	e79f      	b.n	3400 <__sfvwrite_r+0x34>
    34c0:	2000      	movs	r0, #0
    34c2:	4770      	bx	lr
    34c4:	6820      	ldr	r0, [r4, #0]
    34c6:	6923      	ldr	r3, [r4, #16]
    34c8:	4298      	cmp	r0, r3
    34ca:	d803      	bhi.n	34d4 <__sfvwrite_r+0x108>
    34cc:	6961      	ldr	r1, [r4, #20]
    34ce:	428f      	cmp	r7, r1
    34d0:	f080 80b7 	bcs.w	3642 <__sfvwrite_r+0x276>
    34d4:	45b8      	cmp	r8, r7
    34d6:	bf28      	it	cs
    34d8:	46b8      	movcs	r8, r7
    34da:	4642      	mov	r2, r8
    34dc:	4649      	mov	r1, r9
    34de:	f000 fd49 	bl	3f74 <memmove>
    34e2:	68a3      	ldr	r3, [r4, #8]
    34e4:	6822      	ldr	r2, [r4, #0]
    34e6:	ebc8 0303 	rsb	r3, r8, r3
    34ea:	4442      	add	r2, r8
    34ec:	60a3      	str	r3, [r4, #8]
    34ee:	6022      	str	r2, [r4, #0]
    34f0:	2b00      	cmp	r3, #0
    34f2:	d149      	bne.n	3588 <__sfvwrite_r+0x1bc>
    34f4:	4621      	mov	r1, r4
    34f6:	9801      	ldr	r0, [sp, #4]
    34f8:	f7ff fd22 	bl	2f40 <_fflush_r>
    34fc:	2800      	cmp	r0, #0
    34fe:	d043      	beq.n	3588 <__sfvwrite_r+0x1bc>
    3500:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    3504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    3508:	f04f 30ff 	mov.w	r0, #4294967295
    350c:	81a3      	strh	r3, [r4, #12]
    350e:	b005      	add	sp, #20
    3510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3514:	4680      	mov	r8, r0
    3516:	9002      	str	r0, [sp, #8]
    3518:	4682      	mov	sl, r0
    351a:	4681      	mov	r9, r0
    351c:	f1b9 0f00 	cmp.w	r9, #0
    3520:	d02a      	beq.n	3578 <__sfvwrite_r+0x1ac>
    3522:	9b02      	ldr	r3, [sp, #8]
    3524:	2b00      	cmp	r3, #0
    3526:	d04c      	beq.n	35c2 <__sfvwrite_r+0x1f6>
    3528:	6820      	ldr	r0, [r4, #0]
    352a:	6923      	ldr	r3, [r4, #16]
    352c:	6962      	ldr	r2, [r4, #20]
    352e:	45c8      	cmp	r8, r9
    3530:	46c3      	mov	fp, r8
    3532:	bf28      	it	cs
    3534:	46cb      	movcs	fp, r9
    3536:	4298      	cmp	r0, r3
    3538:	465f      	mov	r7, fp
    353a:	d904      	bls.n	3546 <__sfvwrite_r+0x17a>
    353c:	68a3      	ldr	r3, [r4, #8]
    353e:	4413      	add	r3, r2
    3540:	459b      	cmp	fp, r3
    3542:	f300 8090 	bgt.w	3666 <__sfvwrite_r+0x29a>
    3546:	4593      	cmp	fp, r2
    3548:	db20      	blt.n	358c <__sfvwrite_r+0x1c0>
    354a:	4613      	mov	r3, r2
    354c:	6a67      	ldr	r7, [r4, #36]	; 0x24
    354e:	69e1      	ldr	r1, [r4, #28]
    3550:	9801      	ldr	r0, [sp, #4]
    3552:	4652      	mov	r2, sl
    3554:	47b8      	blx	r7
    3556:	1e07      	subs	r7, r0, #0
    3558:	ddd2      	ble.n	3500 <__sfvwrite_r+0x134>
    355a:	ebb8 0807 	subs.w	r8, r8, r7
    355e:	d023      	beq.n	35a8 <__sfvwrite_r+0x1dc>
    3560:	68b3      	ldr	r3, [r6, #8]
    3562:	1bdb      	subs	r3, r3, r7
    3564:	44ba      	add	sl, r7
    3566:	ebc7 0909 	rsb	r9, r7, r9
    356a:	60b3      	str	r3, [r6, #8]
    356c:	2b00      	cmp	r3, #0
    356e:	f43f af5f 	beq.w	3430 <__sfvwrite_r+0x64>
    3572:	f1b9 0f00 	cmp.w	r9, #0
    3576:	d1d4      	bne.n	3522 <__sfvwrite_r+0x156>
    3578:	2300      	movs	r3, #0
    357a:	f8d5 a000 	ldr.w	sl, [r5]
    357e:	f8d5 9004 	ldr.w	r9, [r5, #4]
    3582:	9302      	str	r3, [sp, #8]
    3584:	3508      	adds	r5, #8
    3586:	e7c9      	b.n	351c <__sfvwrite_r+0x150>
    3588:	4640      	mov	r0, r8
    358a:	e783      	b.n	3494 <__sfvwrite_r+0xc8>
    358c:	465a      	mov	r2, fp
    358e:	4651      	mov	r1, sl
    3590:	f000 fcf0 	bl	3f74 <memmove>
    3594:	68a2      	ldr	r2, [r4, #8]
    3596:	6823      	ldr	r3, [r4, #0]
    3598:	ebcb 0202 	rsb	r2, fp, r2
    359c:	445b      	add	r3, fp
    359e:	ebb8 0807 	subs.w	r8, r8, r7
    35a2:	60a2      	str	r2, [r4, #8]
    35a4:	6023      	str	r3, [r4, #0]
    35a6:	d1db      	bne.n	3560 <__sfvwrite_r+0x194>
    35a8:	4621      	mov	r1, r4
    35aa:	9801      	ldr	r0, [sp, #4]
    35ac:	f7ff fcc8 	bl	2f40 <_fflush_r>
    35b0:	2800      	cmp	r0, #0
    35b2:	d1a5      	bne.n	3500 <__sfvwrite_r+0x134>
    35b4:	f8cd 8008 	str.w	r8, [sp, #8]
    35b8:	e7d2      	b.n	3560 <__sfvwrite_r+0x194>
    35ba:	6820      	ldr	r0, [r4, #0]
    35bc:	46b8      	mov	r8, r7
    35be:	46ba      	mov	sl, r7
    35c0:	e75c      	b.n	347c <__sfvwrite_r+0xb0>
    35c2:	464a      	mov	r2, r9
    35c4:	210a      	movs	r1, #10
    35c6:	4650      	mov	r0, sl
    35c8:	f000 fbea 	bl	3da0 <memchr>
    35cc:	2800      	cmp	r0, #0
    35ce:	d06f      	beq.n	36b0 <__sfvwrite_r+0x2e4>
    35d0:	3001      	adds	r0, #1
    35d2:	2301      	movs	r3, #1
    35d4:	ebca 0800 	rsb	r8, sl, r0
    35d8:	9302      	str	r3, [sp, #8]
    35da:	e7a5      	b.n	3528 <__sfvwrite_r+0x15c>
    35dc:	6962      	ldr	r2, [r4, #20]
    35de:	6820      	ldr	r0, [r4, #0]
    35e0:	6921      	ldr	r1, [r4, #16]
    35e2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
    35e6:	ebc1 0a00 	rsb	sl, r1, r0
    35ea:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
    35ee:	f10a 0001 	add.w	r0, sl, #1
    35f2:	ea4f 0868 	mov.w	r8, r8, asr #1
    35f6:	4438      	add	r0, r7
    35f8:	4540      	cmp	r0, r8
    35fa:	4642      	mov	r2, r8
    35fc:	bf84      	itt	hi
    35fe:	4680      	movhi	r8, r0
    3600:	4642      	movhi	r2, r8
    3602:	055b      	lsls	r3, r3, #21
    3604:	d542      	bpl.n	368c <__sfvwrite_r+0x2c0>
    3606:	4611      	mov	r1, r2
    3608:	9801      	ldr	r0, [sp, #4]
    360a:	f000 f911 	bl	3830 <_malloc_r>
    360e:	4683      	mov	fp, r0
    3610:	2800      	cmp	r0, #0
    3612:	d055      	beq.n	36c0 <__sfvwrite_r+0x2f4>
    3614:	4652      	mov	r2, sl
    3616:	6921      	ldr	r1, [r4, #16]
    3618:	f000 fc12 	bl	3e40 <memcpy>
    361c:	89a3      	ldrh	r3, [r4, #12]
    361e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    3622:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    3626:	81a3      	strh	r3, [r4, #12]
    3628:	ebca 0308 	rsb	r3, sl, r8
    362c:	eb0b 000a 	add.w	r0, fp, sl
    3630:	f8c4 8014 	str.w	r8, [r4, #20]
    3634:	f8c4 b010 	str.w	fp, [r4, #16]
    3638:	6020      	str	r0, [r4, #0]
    363a:	60a3      	str	r3, [r4, #8]
    363c:	46b8      	mov	r8, r7
    363e:	46ba      	mov	sl, r7
    3640:	e71c      	b.n	347c <__sfvwrite_r+0xb0>
    3642:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
    3646:	42bb      	cmp	r3, r7
    3648:	bf28      	it	cs
    364a:	463b      	movcs	r3, r7
    364c:	464a      	mov	r2, r9
    364e:	fb93 f3f1 	sdiv	r3, r3, r1
    3652:	9801      	ldr	r0, [sp, #4]
    3654:	6a66      	ldr	r6, [r4, #36]	; 0x24
    3656:	fb01 f303 	mul.w	r3, r1, r3
    365a:	69e1      	ldr	r1, [r4, #28]
    365c:	47b0      	blx	r6
    365e:	2800      	cmp	r0, #0
    3660:	f73f af18 	bgt.w	3494 <__sfvwrite_r+0xc8>
    3664:	e74c      	b.n	3500 <__sfvwrite_r+0x134>
    3666:	461a      	mov	r2, r3
    3668:	4651      	mov	r1, sl
    366a:	9303      	str	r3, [sp, #12]
    366c:	f000 fc82 	bl	3f74 <memmove>
    3670:	6822      	ldr	r2, [r4, #0]
    3672:	9b03      	ldr	r3, [sp, #12]
    3674:	9801      	ldr	r0, [sp, #4]
    3676:	441a      	add	r2, r3
    3678:	6022      	str	r2, [r4, #0]
    367a:	4621      	mov	r1, r4
    367c:	f7ff fc60 	bl	2f40 <_fflush_r>
    3680:	9b03      	ldr	r3, [sp, #12]
    3682:	2800      	cmp	r0, #0
    3684:	f47f af3c 	bne.w	3500 <__sfvwrite_r+0x134>
    3688:	461f      	mov	r7, r3
    368a:	e766      	b.n	355a <__sfvwrite_r+0x18e>
    368c:	9801      	ldr	r0, [sp, #4]
    368e:	f000 fcd9 	bl	4044 <_realloc_r>
    3692:	4683      	mov	fp, r0
    3694:	2800      	cmp	r0, #0
    3696:	d1c7      	bne.n	3628 <__sfvwrite_r+0x25c>
    3698:	9d01      	ldr	r5, [sp, #4]
    369a:	6921      	ldr	r1, [r4, #16]
    369c:	4628      	mov	r0, r5
    369e:	f7ff fdad 	bl	31fc <_free_r>
    36a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    36a6:	220c      	movs	r2, #12
    36a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    36ac:	602a      	str	r2, [r5, #0]
    36ae:	e729      	b.n	3504 <__sfvwrite_r+0x138>
    36b0:	2301      	movs	r3, #1
    36b2:	f109 0801 	add.w	r8, r9, #1
    36b6:	9302      	str	r3, [sp, #8]
    36b8:	e736      	b.n	3528 <__sfvwrite_r+0x15c>
    36ba:	f04f 30ff 	mov.w	r0, #4294967295
    36be:	e6b8      	b.n	3432 <__sfvwrite_r+0x66>
    36c0:	9a01      	ldr	r2, [sp, #4]
    36c2:	230c      	movs	r3, #12
    36c4:	6013      	str	r3, [r2, #0]
    36c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    36ca:	e71b      	b.n	3504 <__sfvwrite_r+0x138>
    36cc:	7ffffc00 	.word	0x7ffffc00

000036d0 <_fwalk_reent>:
    36d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    36d4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
    36d8:	d01f      	beq.n	371a <_fwalk_reent+0x4a>
    36da:	4688      	mov	r8, r1
    36dc:	4606      	mov	r6, r0
    36de:	f04f 0900 	mov.w	r9, #0
    36e2:	687d      	ldr	r5, [r7, #4]
    36e4:	68bc      	ldr	r4, [r7, #8]
    36e6:	3d01      	subs	r5, #1
    36e8:	d411      	bmi.n	370e <_fwalk_reent+0x3e>
    36ea:	89a3      	ldrh	r3, [r4, #12]
    36ec:	2b01      	cmp	r3, #1
    36ee:	f105 35ff 	add.w	r5, r5, #4294967295
    36f2:	d908      	bls.n	3706 <_fwalk_reent+0x36>
    36f4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    36f8:	3301      	adds	r3, #1
    36fa:	4621      	mov	r1, r4
    36fc:	4630      	mov	r0, r6
    36fe:	d002      	beq.n	3706 <_fwalk_reent+0x36>
    3700:	47c0      	blx	r8
    3702:	ea49 0900 	orr.w	r9, r9, r0
    3706:	1c6b      	adds	r3, r5, #1
    3708:	f104 0468 	add.w	r4, r4, #104	; 0x68
    370c:	d1ed      	bne.n	36ea <_fwalk_reent+0x1a>
    370e:	683f      	ldr	r7, [r7, #0]
    3710:	2f00      	cmp	r7, #0
    3712:	d1e6      	bne.n	36e2 <_fwalk_reent+0x12>
    3714:	4648      	mov	r0, r9
    3716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    371a:	46b9      	mov	r9, r7
    371c:	4648      	mov	r0, r9
    371e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    3722:	bf00      	nop

00003724 <__locale_charset>:
    3724:	4800      	ldr	r0, [pc, #0]	; (3728 <__locale_charset+0x4>)
    3726:	4770      	bx	lr
    3728:	2000046c 	.word	0x2000046c

0000372c <__locale_mb_cur_max>:
    372c:	4b01      	ldr	r3, [pc, #4]	; (3734 <__locale_mb_cur_max+0x8>)
    372e:	6818      	ldr	r0, [r3, #0]
    3730:	4770      	bx	lr
    3732:	bf00      	nop
    3734:	2000048c 	.word	0x2000048c

00003738 <__swhatbuf_r>:
    3738:	b570      	push	{r4, r5, r6, lr}
    373a:	460d      	mov	r5, r1
    373c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    3740:	2900      	cmp	r1, #0
    3742:	b090      	sub	sp, #64	; 0x40
    3744:	4614      	mov	r4, r2
    3746:	461e      	mov	r6, r3
    3748:	db14      	blt.n	3774 <__swhatbuf_r+0x3c>
    374a:	aa01      	add	r2, sp, #4
    374c:	f001 f890 	bl	4870 <_fstat_r>
    3750:	2800      	cmp	r0, #0
    3752:	db0f      	blt.n	3774 <__swhatbuf_r+0x3c>
    3754:	9a02      	ldr	r2, [sp, #8]
    3756:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
    375a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
    375e:	fab2 f282 	clz	r2, r2
    3762:	0952      	lsrs	r2, r2, #5
    3764:	f44f 6380 	mov.w	r3, #1024	; 0x400
    3768:	f44f 6000 	mov.w	r0, #2048	; 0x800
    376c:	6032      	str	r2, [r6, #0]
    376e:	6023      	str	r3, [r4, #0]
    3770:	b010      	add	sp, #64	; 0x40
    3772:	bd70      	pop	{r4, r5, r6, pc}
    3774:	89a8      	ldrh	r0, [r5, #12]
    3776:	f000 0080 	and.w	r0, r0, #128	; 0x80
    377a:	b282      	uxth	r2, r0
    377c:	2000      	movs	r0, #0
    377e:	6030      	str	r0, [r6, #0]
    3780:	b11a      	cbz	r2, 378a <__swhatbuf_r+0x52>
    3782:	2340      	movs	r3, #64	; 0x40
    3784:	6023      	str	r3, [r4, #0]
    3786:	b010      	add	sp, #64	; 0x40
    3788:	bd70      	pop	{r4, r5, r6, pc}
    378a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    378e:	4610      	mov	r0, r2
    3790:	6023      	str	r3, [r4, #0]
    3792:	b010      	add	sp, #64	; 0x40
    3794:	bd70      	pop	{r4, r5, r6, pc}
    3796:	bf00      	nop

00003798 <__smakebuf_r>:
    3798:	898a      	ldrh	r2, [r1, #12]
    379a:	0792      	lsls	r2, r2, #30
    379c:	460b      	mov	r3, r1
    379e:	d506      	bpl.n	37ae <__smakebuf_r+0x16>
    37a0:	f101 0243 	add.w	r2, r1, #67	; 0x43
    37a4:	2101      	movs	r1, #1
    37a6:	601a      	str	r2, [r3, #0]
    37a8:	611a      	str	r2, [r3, #16]
    37aa:	6159      	str	r1, [r3, #20]
    37ac:	4770      	bx	lr
    37ae:	b5f0      	push	{r4, r5, r6, r7, lr}
    37b0:	b083      	sub	sp, #12
    37b2:	ab01      	add	r3, sp, #4
    37b4:	466a      	mov	r2, sp
    37b6:	460c      	mov	r4, r1
    37b8:	4605      	mov	r5, r0
    37ba:	f7ff ffbd 	bl	3738 <__swhatbuf_r>
    37be:	9900      	ldr	r1, [sp, #0]
    37c0:	4606      	mov	r6, r0
    37c2:	4628      	mov	r0, r5
    37c4:	f000 f834 	bl	3830 <_malloc_r>
    37c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    37cc:	b1d0      	cbz	r0, 3804 <__smakebuf_r+0x6c>
    37ce:	9a01      	ldr	r2, [sp, #4]
    37d0:	4f12      	ldr	r7, [pc, #72]	; (381c <__smakebuf_r+0x84>)
    37d2:	9900      	ldr	r1, [sp, #0]
    37d4:	63ef      	str	r7, [r5, #60]	; 0x3c
    37d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    37da:	81a3      	strh	r3, [r4, #12]
    37dc:	6020      	str	r0, [r4, #0]
    37de:	6120      	str	r0, [r4, #16]
    37e0:	6161      	str	r1, [r4, #20]
    37e2:	b91a      	cbnz	r2, 37ec <__smakebuf_r+0x54>
    37e4:	4333      	orrs	r3, r6
    37e6:	81a3      	strh	r3, [r4, #12]
    37e8:	b003      	add	sp, #12
    37ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    37ec:	4628      	mov	r0, r5
    37ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    37f2:	f001 f851 	bl	4898 <_isatty_r>
    37f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    37fa:	2800      	cmp	r0, #0
    37fc:	d0f2      	beq.n	37e4 <__smakebuf_r+0x4c>
    37fe:	f043 0301 	orr.w	r3, r3, #1
    3802:	e7ef      	b.n	37e4 <__smakebuf_r+0x4c>
    3804:	059a      	lsls	r2, r3, #22
    3806:	d4ef      	bmi.n	37e8 <__smakebuf_r+0x50>
    3808:	f104 0243 	add.w	r2, r4, #67	; 0x43
    380c:	f043 0302 	orr.w	r3, r3, #2
    3810:	2101      	movs	r1, #1
    3812:	81a3      	strh	r3, [r4, #12]
    3814:	6022      	str	r2, [r4, #0]
    3816:	6122      	str	r2, [r4, #16]
    3818:	6161      	str	r1, [r4, #20]
    381a:	e7e5      	b.n	37e8 <__smakebuf_r+0x50>
    381c:	00002f6d 	.word	0x00002f6d

00003820 <malloc>:
    3820:	4b02      	ldr	r3, [pc, #8]	; (382c <malloc+0xc>)
    3822:	4601      	mov	r1, r0
    3824:	6818      	ldr	r0, [r3, #0]
    3826:	f000 b803 	b.w	3830 <_malloc_r>
    382a:	bf00      	nop
    382c:	20000468 	.word	0x20000468

00003830 <_malloc_r>:
    3830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3834:	f101 050b 	add.w	r5, r1, #11
    3838:	2d16      	cmp	r5, #22
    383a:	b083      	sub	sp, #12
    383c:	4606      	mov	r6, r0
    383e:	f240 809f 	bls.w	3980 <_malloc_r+0x150>
    3842:	f035 0507 	bics.w	r5, r5, #7
    3846:	f100 80bf 	bmi.w	39c8 <_malloc_r+0x198>
    384a:	42a9      	cmp	r1, r5
    384c:	f200 80bc 	bhi.w	39c8 <_malloc_r+0x198>
    3850:	f000 fbf4 	bl	403c <__malloc_lock>
    3854:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
    3858:	f0c0 829c 	bcc.w	3d94 <_malloc_r+0x564>
    385c:	0a6b      	lsrs	r3, r5, #9
    385e:	f000 80ba 	beq.w	39d6 <_malloc_r+0x1a6>
    3862:	2b04      	cmp	r3, #4
    3864:	f200 8183 	bhi.w	3b6e <_malloc_r+0x33e>
    3868:	09a8      	lsrs	r0, r5, #6
    386a:	f100 0e39 	add.w	lr, r0, #57	; 0x39
    386e:	ea4f 034e 	mov.w	r3, lr, lsl #1
    3872:	3038      	adds	r0, #56	; 0x38
    3874:	4fc4      	ldr	r7, [pc, #784]	; (3b88 <_malloc_r+0x358>)
    3876:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    387a:	f1a3 0108 	sub.w	r1, r3, #8
    387e:	685c      	ldr	r4, [r3, #4]
    3880:	42a1      	cmp	r1, r4
    3882:	d107      	bne.n	3894 <_malloc_r+0x64>
    3884:	e0ac      	b.n	39e0 <_malloc_r+0x1b0>
    3886:	2a00      	cmp	r2, #0
    3888:	f280 80ac 	bge.w	39e4 <_malloc_r+0x1b4>
    388c:	68e4      	ldr	r4, [r4, #12]
    388e:	42a1      	cmp	r1, r4
    3890:	f000 80a6 	beq.w	39e0 <_malloc_r+0x1b0>
    3894:	6863      	ldr	r3, [r4, #4]
    3896:	f023 0303 	bic.w	r3, r3, #3
    389a:	1b5a      	subs	r2, r3, r5
    389c:	2a0f      	cmp	r2, #15
    389e:	ddf2      	ble.n	3886 <_malloc_r+0x56>
    38a0:	49b9      	ldr	r1, [pc, #740]	; (3b88 <_malloc_r+0x358>)
    38a2:	693c      	ldr	r4, [r7, #16]
    38a4:	f101 0e08 	add.w	lr, r1, #8
    38a8:	4574      	cmp	r4, lr
    38aa:	f000 81b3 	beq.w	3c14 <_malloc_r+0x3e4>
    38ae:	6863      	ldr	r3, [r4, #4]
    38b0:	f023 0303 	bic.w	r3, r3, #3
    38b4:	1b5a      	subs	r2, r3, r5
    38b6:	2a0f      	cmp	r2, #15
    38b8:	f300 8199 	bgt.w	3bee <_malloc_r+0x3be>
    38bc:	2a00      	cmp	r2, #0
    38be:	f8c1 e014 	str.w	lr, [r1, #20]
    38c2:	f8c1 e010 	str.w	lr, [r1, #16]
    38c6:	f280 809e 	bge.w	3a06 <_malloc_r+0x1d6>
    38ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    38ce:	f080 8167 	bcs.w	3ba0 <_malloc_r+0x370>
    38d2:	08db      	lsrs	r3, r3, #3
    38d4:	f103 0c01 	add.w	ip, r3, #1
    38d8:	2201      	movs	r2, #1
    38da:	109b      	asrs	r3, r3, #2
    38dc:	fa02 f303 	lsl.w	r3, r2, r3
    38e0:	684a      	ldr	r2, [r1, #4]
    38e2:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
    38e6:	f8c4 8008 	str.w	r8, [r4, #8]
    38ea:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
    38ee:	431a      	orrs	r2, r3
    38f0:	f1a9 0308 	sub.w	r3, r9, #8
    38f4:	60e3      	str	r3, [r4, #12]
    38f6:	604a      	str	r2, [r1, #4]
    38f8:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
    38fc:	f8c8 400c 	str.w	r4, [r8, #12]
    3900:	1083      	asrs	r3, r0, #2
    3902:	2401      	movs	r4, #1
    3904:	409c      	lsls	r4, r3
    3906:	4294      	cmp	r4, r2
    3908:	f200 808a 	bhi.w	3a20 <_malloc_r+0x1f0>
    390c:	4214      	tst	r4, r2
    390e:	d106      	bne.n	391e <_malloc_r+0xee>
    3910:	f020 0003 	bic.w	r0, r0, #3
    3914:	0064      	lsls	r4, r4, #1
    3916:	4214      	tst	r4, r2
    3918:	f100 0004 	add.w	r0, r0, #4
    391c:	d0fa      	beq.n	3914 <_malloc_r+0xe4>
    391e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
    3922:	46cc      	mov	ip, r9
    3924:	4680      	mov	r8, r0
    3926:	f8dc 100c 	ldr.w	r1, [ip, #12]
    392a:	458c      	cmp	ip, r1
    392c:	d107      	bne.n	393e <_malloc_r+0x10e>
    392e:	e173      	b.n	3c18 <_malloc_r+0x3e8>
    3930:	2a00      	cmp	r2, #0
    3932:	f280 8181 	bge.w	3c38 <_malloc_r+0x408>
    3936:	68c9      	ldr	r1, [r1, #12]
    3938:	458c      	cmp	ip, r1
    393a:	f000 816d 	beq.w	3c18 <_malloc_r+0x3e8>
    393e:	684b      	ldr	r3, [r1, #4]
    3940:	f023 0303 	bic.w	r3, r3, #3
    3944:	1b5a      	subs	r2, r3, r5
    3946:	2a0f      	cmp	r2, #15
    3948:	ddf2      	ble.n	3930 <_malloc_r+0x100>
    394a:	460c      	mov	r4, r1
    394c:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    3950:	f854 8f08 	ldr.w	r8, [r4, #8]!
    3954:	194b      	adds	r3, r1, r5
    3956:	f045 0501 	orr.w	r5, r5, #1
    395a:	604d      	str	r5, [r1, #4]
    395c:	f042 0101 	orr.w	r1, r2, #1
    3960:	f8c8 c00c 	str.w	ip, [r8, #12]
    3964:	4630      	mov	r0, r6
    3966:	f8cc 8008 	str.w	r8, [ip, #8]
    396a:	617b      	str	r3, [r7, #20]
    396c:	613b      	str	r3, [r7, #16]
    396e:	f8c3 e00c 	str.w	lr, [r3, #12]
    3972:	f8c3 e008 	str.w	lr, [r3, #8]
    3976:	6059      	str	r1, [r3, #4]
    3978:	509a      	str	r2, [r3, r2]
    397a:	f000 fb61 	bl	4040 <__malloc_unlock>
    397e:	e01f      	b.n	39c0 <_malloc_r+0x190>
    3980:	2910      	cmp	r1, #16
    3982:	d821      	bhi.n	39c8 <_malloc_r+0x198>
    3984:	f000 fb5a 	bl	403c <__malloc_lock>
    3988:	2510      	movs	r5, #16
    398a:	2306      	movs	r3, #6
    398c:	2002      	movs	r0, #2
    398e:	4f7e      	ldr	r7, [pc, #504]	; (3b88 <_malloc_r+0x358>)
    3990:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    3994:	f1a3 0208 	sub.w	r2, r3, #8
    3998:	685c      	ldr	r4, [r3, #4]
    399a:	4294      	cmp	r4, r2
    399c:	f000 8145 	beq.w	3c2a <_malloc_r+0x3fa>
    39a0:	6863      	ldr	r3, [r4, #4]
    39a2:	68e1      	ldr	r1, [r4, #12]
    39a4:	68a5      	ldr	r5, [r4, #8]
    39a6:	f023 0303 	bic.w	r3, r3, #3
    39aa:	4423      	add	r3, r4
    39ac:	4630      	mov	r0, r6
    39ae:	685a      	ldr	r2, [r3, #4]
    39b0:	60e9      	str	r1, [r5, #12]
    39b2:	f042 0201 	orr.w	r2, r2, #1
    39b6:	608d      	str	r5, [r1, #8]
    39b8:	605a      	str	r2, [r3, #4]
    39ba:	f000 fb41 	bl	4040 <__malloc_unlock>
    39be:	3408      	adds	r4, #8
    39c0:	4620      	mov	r0, r4
    39c2:	b003      	add	sp, #12
    39c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    39c8:	2400      	movs	r4, #0
    39ca:	230c      	movs	r3, #12
    39cc:	4620      	mov	r0, r4
    39ce:	6033      	str	r3, [r6, #0]
    39d0:	b003      	add	sp, #12
    39d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    39d6:	2380      	movs	r3, #128	; 0x80
    39d8:	f04f 0e40 	mov.w	lr, #64	; 0x40
    39dc:	203f      	movs	r0, #63	; 0x3f
    39de:	e749      	b.n	3874 <_malloc_r+0x44>
    39e0:	4670      	mov	r0, lr
    39e2:	e75d      	b.n	38a0 <_malloc_r+0x70>
    39e4:	4423      	add	r3, r4
    39e6:	68e1      	ldr	r1, [r4, #12]
    39e8:	685a      	ldr	r2, [r3, #4]
    39ea:	68a5      	ldr	r5, [r4, #8]
    39ec:	f042 0201 	orr.w	r2, r2, #1
    39f0:	60e9      	str	r1, [r5, #12]
    39f2:	4630      	mov	r0, r6
    39f4:	608d      	str	r5, [r1, #8]
    39f6:	605a      	str	r2, [r3, #4]
    39f8:	f000 fb22 	bl	4040 <__malloc_unlock>
    39fc:	3408      	adds	r4, #8
    39fe:	4620      	mov	r0, r4
    3a00:	b003      	add	sp, #12
    3a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3a06:	4423      	add	r3, r4
    3a08:	4630      	mov	r0, r6
    3a0a:	685a      	ldr	r2, [r3, #4]
    3a0c:	f042 0201 	orr.w	r2, r2, #1
    3a10:	605a      	str	r2, [r3, #4]
    3a12:	f000 fb15 	bl	4040 <__malloc_unlock>
    3a16:	3408      	adds	r4, #8
    3a18:	4620      	mov	r0, r4
    3a1a:	b003      	add	sp, #12
    3a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3a20:	68bc      	ldr	r4, [r7, #8]
    3a22:	6863      	ldr	r3, [r4, #4]
    3a24:	f023 0803 	bic.w	r8, r3, #3
    3a28:	45a8      	cmp	r8, r5
    3a2a:	d304      	bcc.n	3a36 <_malloc_r+0x206>
    3a2c:	ebc5 0308 	rsb	r3, r5, r8
    3a30:	2b0f      	cmp	r3, #15
    3a32:	f300 808c 	bgt.w	3b4e <_malloc_r+0x31e>
    3a36:	4b55      	ldr	r3, [pc, #340]	; (3b8c <_malloc_r+0x35c>)
    3a38:	f8df 9160 	ldr.w	r9, [pc, #352]	; 3b9c <_malloc_r+0x36c>
    3a3c:	681a      	ldr	r2, [r3, #0]
    3a3e:	f8d9 3000 	ldr.w	r3, [r9]
    3a42:	3301      	adds	r3, #1
    3a44:	442a      	add	r2, r5
    3a46:	eb04 0a08 	add.w	sl, r4, r8
    3a4a:	f000 8160 	beq.w	3d0e <_malloc_r+0x4de>
    3a4e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    3a52:	320f      	adds	r2, #15
    3a54:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
    3a58:	f022 020f 	bic.w	r2, r2, #15
    3a5c:	4611      	mov	r1, r2
    3a5e:	4630      	mov	r0, r6
    3a60:	9201      	str	r2, [sp, #4]
    3a62:	f000 fcdf 	bl	4424 <_sbrk_r>
    3a66:	f1b0 3fff 	cmp.w	r0, #4294967295
    3a6a:	4683      	mov	fp, r0
    3a6c:	9a01      	ldr	r2, [sp, #4]
    3a6e:	f000 8158 	beq.w	3d22 <_malloc_r+0x4f2>
    3a72:	4582      	cmp	sl, r0
    3a74:	f200 80fc 	bhi.w	3c70 <_malloc_r+0x440>
    3a78:	4b45      	ldr	r3, [pc, #276]	; (3b90 <_malloc_r+0x360>)
    3a7a:	6819      	ldr	r1, [r3, #0]
    3a7c:	45da      	cmp	sl, fp
    3a7e:	4411      	add	r1, r2
    3a80:	6019      	str	r1, [r3, #0]
    3a82:	f000 8153 	beq.w	3d2c <_malloc_r+0x4fc>
    3a86:	f8d9 0000 	ldr.w	r0, [r9]
    3a8a:	f8df e110 	ldr.w	lr, [pc, #272]	; 3b9c <_malloc_r+0x36c>
    3a8e:	3001      	adds	r0, #1
    3a90:	bf1b      	ittet	ne
    3a92:	ebca 0a0b 	rsbne	sl, sl, fp
    3a96:	4451      	addne	r1, sl
    3a98:	f8ce b000 	streq.w	fp, [lr]
    3a9c:	6019      	strne	r1, [r3, #0]
    3a9e:	f01b 0107 	ands.w	r1, fp, #7
    3aa2:	f000 8117 	beq.w	3cd4 <_malloc_r+0x4a4>
    3aa6:	f1c1 0008 	rsb	r0, r1, #8
    3aaa:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
    3aae:	4483      	add	fp, r0
    3ab0:	3108      	adds	r1, #8
    3ab2:	445a      	add	r2, fp
    3ab4:	f3c2 020b 	ubfx	r2, r2, #0, #12
    3ab8:	ebc2 0901 	rsb	r9, r2, r1
    3abc:	4649      	mov	r1, r9
    3abe:	4630      	mov	r0, r6
    3ac0:	9301      	str	r3, [sp, #4]
    3ac2:	f000 fcaf 	bl	4424 <_sbrk_r>
    3ac6:	1c43      	adds	r3, r0, #1
    3ac8:	9b01      	ldr	r3, [sp, #4]
    3aca:	f000 813f 	beq.w	3d4c <_malloc_r+0x51c>
    3ace:	ebcb 0200 	rsb	r2, fp, r0
    3ad2:	444a      	add	r2, r9
    3ad4:	f042 0201 	orr.w	r2, r2, #1
    3ad8:	6819      	ldr	r1, [r3, #0]
    3ada:	f8c7 b008 	str.w	fp, [r7, #8]
    3ade:	4449      	add	r1, r9
    3ae0:	42bc      	cmp	r4, r7
    3ae2:	f8cb 2004 	str.w	r2, [fp, #4]
    3ae6:	6019      	str	r1, [r3, #0]
    3ae8:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 3b90 <_malloc_r+0x360>
    3aec:	d016      	beq.n	3b1c <_malloc_r+0x2ec>
    3aee:	f1b8 0f0f 	cmp.w	r8, #15
    3af2:	f240 80fd 	bls.w	3cf0 <_malloc_r+0x4c0>
    3af6:	6862      	ldr	r2, [r4, #4]
    3af8:	f1a8 030c 	sub.w	r3, r8, #12
    3afc:	f023 0307 	bic.w	r3, r3, #7
    3b00:	18e0      	adds	r0, r4, r3
    3b02:	f002 0201 	and.w	r2, r2, #1
    3b06:	f04f 0e05 	mov.w	lr, #5
    3b0a:	431a      	orrs	r2, r3
    3b0c:	2b0f      	cmp	r3, #15
    3b0e:	6062      	str	r2, [r4, #4]
    3b10:	f8c0 e004 	str.w	lr, [r0, #4]
    3b14:	f8c0 e008 	str.w	lr, [r0, #8]
    3b18:	f200 811c 	bhi.w	3d54 <_malloc_r+0x524>
    3b1c:	4b1d      	ldr	r3, [pc, #116]	; (3b94 <_malloc_r+0x364>)
    3b1e:	68bc      	ldr	r4, [r7, #8]
    3b20:	681a      	ldr	r2, [r3, #0]
    3b22:	4291      	cmp	r1, r2
    3b24:	bf88      	it	hi
    3b26:	6019      	strhi	r1, [r3, #0]
    3b28:	4b1b      	ldr	r3, [pc, #108]	; (3b98 <_malloc_r+0x368>)
    3b2a:	681a      	ldr	r2, [r3, #0]
    3b2c:	4291      	cmp	r1, r2
    3b2e:	6862      	ldr	r2, [r4, #4]
    3b30:	bf88      	it	hi
    3b32:	6019      	strhi	r1, [r3, #0]
    3b34:	f022 0203 	bic.w	r2, r2, #3
    3b38:	4295      	cmp	r5, r2
    3b3a:	eba2 0305 	sub.w	r3, r2, r5
    3b3e:	d801      	bhi.n	3b44 <_malloc_r+0x314>
    3b40:	2b0f      	cmp	r3, #15
    3b42:	dc04      	bgt.n	3b4e <_malloc_r+0x31e>
    3b44:	4630      	mov	r0, r6
    3b46:	f000 fa7b 	bl	4040 <__malloc_unlock>
    3b4a:	2400      	movs	r4, #0
    3b4c:	e738      	b.n	39c0 <_malloc_r+0x190>
    3b4e:	1962      	adds	r2, r4, r5
    3b50:	f043 0301 	orr.w	r3, r3, #1
    3b54:	f045 0501 	orr.w	r5, r5, #1
    3b58:	6065      	str	r5, [r4, #4]
    3b5a:	4630      	mov	r0, r6
    3b5c:	60ba      	str	r2, [r7, #8]
    3b5e:	6053      	str	r3, [r2, #4]
    3b60:	f000 fa6e 	bl	4040 <__malloc_unlock>
    3b64:	3408      	adds	r4, #8
    3b66:	4620      	mov	r0, r4
    3b68:	b003      	add	sp, #12
    3b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3b6e:	2b14      	cmp	r3, #20
    3b70:	d971      	bls.n	3c56 <_malloc_r+0x426>
    3b72:	2b54      	cmp	r3, #84	; 0x54
    3b74:	f200 80a4 	bhi.w	3cc0 <_malloc_r+0x490>
    3b78:	0b28      	lsrs	r0, r5, #12
    3b7a:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
    3b7e:	ea4f 034e 	mov.w	r3, lr, lsl #1
    3b82:	306e      	adds	r0, #110	; 0x6e
    3b84:	e676      	b.n	3874 <_malloc_r+0x44>
    3b86:	bf00      	nop
    3b88:	20000490 	.word	0x20000490
    3b8c:	20000904 	.word	0x20000904
    3b90:	20000908 	.word	0x20000908
    3b94:	20000900 	.word	0x20000900
    3b98:	200008fc 	.word	0x200008fc
    3b9c:	2000089c 	.word	0x2000089c
    3ba0:	0a5a      	lsrs	r2, r3, #9
    3ba2:	2a04      	cmp	r2, #4
    3ba4:	d95e      	bls.n	3c64 <_malloc_r+0x434>
    3ba6:	2a14      	cmp	r2, #20
    3ba8:	f200 80b3 	bhi.w	3d12 <_malloc_r+0x4e2>
    3bac:	f102 015c 	add.w	r1, r2, #92	; 0x5c
    3bb0:	0049      	lsls	r1, r1, #1
    3bb2:	325b      	adds	r2, #91	; 0x5b
    3bb4:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
    3bb8:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
    3bbc:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 3d9c <_malloc_r+0x56c>
    3bc0:	f1ac 0c08 	sub.w	ip, ip, #8
    3bc4:	458c      	cmp	ip, r1
    3bc6:	f000 8088 	beq.w	3cda <_malloc_r+0x4aa>
    3bca:	684a      	ldr	r2, [r1, #4]
    3bcc:	f022 0203 	bic.w	r2, r2, #3
    3bd0:	4293      	cmp	r3, r2
    3bd2:	d202      	bcs.n	3bda <_malloc_r+0x3aa>
    3bd4:	6889      	ldr	r1, [r1, #8]
    3bd6:	458c      	cmp	ip, r1
    3bd8:	d1f7      	bne.n	3bca <_malloc_r+0x39a>
    3bda:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    3bde:	687a      	ldr	r2, [r7, #4]
    3be0:	f8c4 c00c 	str.w	ip, [r4, #12]
    3be4:	60a1      	str	r1, [r4, #8]
    3be6:	f8cc 4008 	str.w	r4, [ip, #8]
    3bea:	60cc      	str	r4, [r1, #12]
    3bec:	e688      	b.n	3900 <_malloc_r+0xd0>
    3bee:	1963      	adds	r3, r4, r5
    3bf0:	f042 0701 	orr.w	r7, r2, #1
    3bf4:	f045 0501 	orr.w	r5, r5, #1
    3bf8:	6065      	str	r5, [r4, #4]
    3bfa:	4630      	mov	r0, r6
    3bfc:	614b      	str	r3, [r1, #20]
    3bfe:	610b      	str	r3, [r1, #16]
    3c00:	f8c3 e00c 	str.w	lr, [r3, #12]
    3c04:	f8c3 e008 	str.w	lr, [r3, #8]
    3c08:	605f      	str	r7, [r3, #4]
    3c0a:	509a      	str	r2, [r3, r2]
    3c0c:	3408      	adds	r4, #8
    3c0e:	f000 fa17 	bl	4040 <__malloc_unlock>
    3c12:	e6d5      	b.n	39c0 <_malloc_r+0x190>
    3c14:	684a      	ldr	r2, [r1, #4]
    3c16:	e673      	b.n	3900 <_malloc_r+0xd0>
    3c18:	f108 0801 	add.w	r8, r8, #1
    3c1c:	f018 0f03 	tst.w	r8, #3
    3c20:	f10c 0c08 	add.w	ip, ip, #8
    3c24:	f47f ae7f 	bne.w	3926 <_malloc_r+0xf6>
    3c28:	e030      	b.n	3c8c <_malloc_r+0x45c>
    3c2a:	68dc      	ldr	r4, [r3, #12]
    3c2c:	42a3      	cmp	r3, r4
    3c2e:	bf08      	it	eq
    3c30:	3002      	addeq	r0, #2
    3c32:	f43f ae35 	beq.w	38a0 <_malloc_r+0x70>
    3c36:	e6b3      	b.n	39a0 <_malloc_r+0x170>
    3c38:	440b      	add	r3, r1
    3c3a:	460c      	mov	r4, r1
    3c3c:	685a      	ldr	r2, [r3, #4]
    3c3e:	68c9      	ldr	r1, [r1, #12]
    3c40:	f854 5f08 	ldr.w	r5, [r4, #8]!
    3c44:	f042 0201 	orr.w	r2, r2, #1
    3c48:	605a      	str	r2, [r3, #4]
    3c4a:	4630      	mov	r0, r6
    3c4c:	60e9      	str	r1, [r5, #12]
    3c4e:	608d      	str	r5, [r1, #8]
    3c50:	f000 f9f6 	bl	4040 <__malloc_unlock>
    3c54:	e6b4      	b.n	39c0 <_malloc_r+0x190>
    3c56:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
    3c5a:	f103 005b 	add.w	r0, r3, #91	; 0x5b
    3c5e:	ea4f 034e 	mov.w	r3, lr, lsl #1
    3c62:	e607      	b.n	3874 <_malloc_r+0x44>
    3c64:	099a      	lsrs	r2, r3, #6
    3c66:	f102 0139 	add.w	r1, r2, #57	; 0x39
    3c6a:	0049      	lsls	r1, r1, #1
    3c6c:	3238      	adds	r2, #56	; 0x38
    3c6e:	e7a1      	b.n	3bb4 <_malloc_r+0x384>
    3c70:	42bc      	cmp	r4, r7
    3c72:	4b4a      	ldr	r3, [pc, #296]	; (3d9c <_malloc_r+0x56c>)
    3c74:	f43f af00 	beq.w	3a78 <_malloc_r+0x248>
    3c78:	689c      	ldr	r4, [r3, #8]
    3c7a:	6862      	ldr	r2, [r4, #4]
    3c7c:	f022 0203 	bic.w	r2, r2, #3
    3c80:	e75a      	b.n	3b38 <_malloc_r+0x308>
    3c82:	f859 3908 	ldr.w	r3, [r9], #-8
    3c86:	4599      	cmp	r9, r3
    3c88:	f040 8082 	bne.w	3d90 <_malloc_r+0x560>
    3c8c:	f010 0f03 	tst.w	r0, #3
    3c90:	f100 30ff 	add.w	r0, r0, #4294967295
    3c94:	d1f5      	bne.n	3c82 <_malloc_r+0x452>
    3c96:	687b      	ldr	r3, [r7, #4]
    3c98:	ea23 0304 	bic.w	r3, r3, r4
    3c9c:	607b      	str	r3, [r7, #4]
    3c9e:	0064      	lsls	r4, r4, #1
    3ca0:	429c      	cmp	r4, r3
    3ca2:	f63f aebd 	bhi.w	3a20 <_malloc_r+0x1f0>
    3ca6:	2c00      	cmp	r4, #0
    3ca8:	f43f aeba 	beq.w	3a20 <_malloc_r+0x1f0>
    3cac:	421c      	tst	r4, r3
    3cae:	4640      	mov	r0, r8
    3cb0:	f47f ae35 	bne.w	391e <_malloc_r+0xee>
    3cb4:	0064      	lsls	r4, r4, #1
    3cb6:	421c      	tst	r4, r3
    3cb8:	f100 0004 	add.w	r0, r0, #4
    3cbc:	d0fa      	beq.n	3cb4 <_malloc_r+0x484>
    3cbe:	e62e      	b.n	391e <_malloc_r+0xee>
    3cc0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
    3cc4:	d818      	bhi.n	3cf8 <_malloc_r+0x4c8>
    3cc6:	0be8      	lsrs	r0, r5, #15
    3cc8:	f100 0e78 	add.w	lr, r0, #120	; 0x78
    3ccc:	ea4f 034e 	mov.w	r3, lr, lsl #1
    3cd0:	3077      	adds	r0, #119	; 0x77
    3cd2:	e5cf      	b.n	3874 <_malloc_r+0x44>
    3cd4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    3cd8:	e6eb      	b.n	3ab2 <_malloc_r+0x282>
    3cda:	2101      	movs	r1, #1
    3cdc:	f8d8 3004 	ldr.w	r3, [r8, #4]
    3ce0:	1092      	asrs	r2, r2, #2
    3ce2:	fa01 f202 	lsl.w	r2, r1, r2
    3ce6:	431a      	orrs	r2, r3
    3ce8:	f8c8 2004 	str.w	r2, [r8, #4]
    3cec:	4661      	mov	r1, ip
    3cee:	e777      	b.n	3be0 <_malloc_r+0x3b0>
    3cf0:	2301      	movs	r3, #1
    3cf2:	f8cb 3004 	str.w	r3, [fp, #4]
    3cf6:	e725      	b.n	3b44 <_malloc_r+0x314>
    3cf8:	f240 5254 	movw	r2, #1364	; 0x554
    3cfc:	4293      	cmp	r3, r2
    3cfe:	d820      	bhi.n	3d42 <_malloc_r+0x512>
    3d00:	0ca8      	lsrs	r0, r5, #18
    3d02:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
    3d06:	ea4f 034e 	mov.w	r3, lr, lsl #1
    3d0a:	307c      	adds	r0, #124	; 0x7c
    3d0c:	e5b2      	b.n	3874 <_malloc_r+0x44>
    3d0e:	3210      	adds	r2, #16
    3d10:	e6a4      	b.n	3a5c <_malloc_r+0x22c>
    3d12:	2a54      	cmp	r2, #84	; 0x54
    3d14:	d826      	bhi.n	3d64 <_malloc_r+0x534>
    3d16:	0b1a      	lsrs	r2, r3, #12
    3d18:	f102 016f 	add.w	r1, r2, #111	; 0x6f
    3d1c:	0049      	lsls	r1, r1, #1
    3d1e:	326e      	adds	r2, #110	; 0x6e
    3d20:	e748      	b.n	3bb4 <_malloc_r+0x384>
    3d22:	68bc      	ldr	r4, [r7, #8]
    3d24:	6862      	ldr	r2, [r4, #4]
    3d26:	f022 0203 	bic.w	r2, r2, #3
    3d2a:	e705      	b.n	3b38 <_malloc_r+0x308>
    3d2c:	f3ca 000b 	ubfx	r0, sl, #0, #12
    3d30:	2800      	cmp	r0, #0
    3d32:	f47f aea8 	bne.w	3a86 <_malloc_r+0x256>
    3d36:	4442      	add	r2, r8
    3d38:	68bb      	ldr	r3, [r7, #8]
    3d3a:	f042 0201 	orr.w	r2, r2, #1
    3d3e:	605a      	str	r2, [r3, #4]
    3d40:	e6ec      	b.n	3b1c <_malloc_r+0x2ec>
    3d42:	23fe      	movs	r3, #254	; 0xfe
    3d44:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
    3d48:	207e      	movs	r0, #126	; 0x7e
    3d4a:	e593      	b.n	3874 <_malloc_r+0x44>
    3d4c:	2201      	movs	r2, #1
    3d4e:	f04f 0900 	mov.w	r9, #0
    3d52:	e6c1      	b.n	3ad8 <_malloc_r+0x2a8>
    3d54:	f104 0108 	add.w	r1, r4, #8
    3d58:	4630      	mov	r0, r6
    3d5a:	f7ff fa4f 	bl	31fc <_free_r>
    3d5e:	f8d9 1000 	ldr.w	r1, [r9]
    3d62:	e6db      	b.n	3b1c <_malloc_r+0x2ec>
    3d64:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    3d68:	d805      	bhi.n	3d76 <_malloc_r+0x546>
    3d6a:	0bda      	lsrs	r2, r3, #15
    3d6c:	f102 0178 	add.w	r1, r2, #120	; 0x78
    3d70:	0049      	lsls	r1, r1, #1
    3d72:	3277      	adds	r2, #119	; 0x77
    3d74:	e71e      	b.n	3bb4 <_malloc_r+0x384>
    3d76:	f240 5154 	movw	r1, #1364	; 0x554
    3d7a:	428a      	cmp	r2, r1
    3d7c:	d805      	bhi.n	3d8a <_malloc_r+0x55a>
    3d7e:	0c9a      	lsrs	r2, r3, #18
    3d80:	f102 017d 	add.w	r1, r2, #125	; 0x7d
    3d84:	0049      	lsls	r1, r1, #1
    3d86:	327c      	adds	r2, #124	; 0x7c
    3d88:	e714      	b.n	3bb4 <_malloc_r+0x384>
    3d8a:	21fe      	movs	r1, #254	; 0xfe
    3d8c:	227e      	movs	r2, #126	; 0x7e
    3d8e:	e711      	b.n	3bb4 <_malloc_r+0x384>
    3d90:	687b      	ldr	r3, [r7, #4]
    3d92:	e784      	b.n	3c9e <_malloc_r+0x46e>
    3d94:	08e8      	lsrs	r0, r5, #3
    3d96:	1c43      	adds	r3, r0, #1
    3d98:	005b      	lsls	r3, r3, #1
    3d9a:	e5f8      	b.n	398e <_malloc_r+0x15e>
    3d9c:	20000490 	.word	0x20000490

00003da0 <memchr>:
    3da0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    3da4:	2a10      	cmp	r2, #16
    3da6:	db2b      	blt.n	3e00 <memchr+0x60>
    3da8:	f010 0f07 	tst.w	r0, #7
    3dac:	d008      	beq.n	3dc0 <memchr+0x20>
    3dae:	f810 3b01 	ldrb.w	r3, [r0], #1
    3db2:	3a01      	subs	r2, #1
    3db4:	428b      	cmp	r3, r1
    3db6:	d02d      	beq.n	3e14 <memchr+0x74>
    3db8:	f010 0f07 	tst.w	r0, #7
    3dbc:	b342      	cbz	r2, 3e10 <memchr+0x70>
    3dbe:	d1f6      	bne.n	3dae <memchr+0xe>
    3dc0:	b4f0      	push	{r4, r5, r6, r7}
    3dc2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    3dc6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    3dca:	f022 0407 	bic.w	r4, r2, #7
    3dce:	f07f 0700 	mvns.w	r7, #0
    3dd2:	2300      	movs	r3, #0
    3dd4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    3dd8:	3c08      	subs	r4, #8
    3dda:	ea85 0501 	eor.w	r5, r5, r1
    3dde:	ea86 0601 	eor.w	r6, r6, r1
    3de2:	fa85 f547 	uadd8	r5, r5, r7
    3de6:	faa3 f587 	sel	r5, r3, r7
    3dea:	fa86 f647 	uadd8	r6, r6, r7
    3dee:	faa5 f687 	sel	r6, r5, r7
    3df2:	b98e      	cbnz	r6, 3e18 <memchr+0x78>
    3df4:	d1ee      	bne.n	3dd4 <memchr+0x34>
    3df6:	bcf0      	pop	{r4, r5, r6, r7}
    3df8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    3dfc:	f002 0207 	and.w	r2, r2, #7
    3e00:	b132      	cbz	r2, 3e10 <memchr+0x70>
    3e02:	f810 3b01 	ldrb.w	r3, [r0], #1
    3e06:	3a01      	subs	r2, #1
    3e08:	ea83 0301 	eor.w	r3, r3, r1
    3e0c:	b113      	cbz	r3, 3e14 <memchr+0x74>
    3e0e:	d1f8      	bne.n	3e02 <memchr+0x62>
    3e10:	2000      	movs	r0, #0
    3e12:	4770      	bx	lr
    3e14:	3801      	subs	r0, #1
    3e16:	4770      	bx	lr
    3e18:	2d00      	cmp	r5, #0
    3e1a:	bf06      	itte	eq
    3e1c:	4635      	moveq	r5, r6
    3e1e:	3803      	subeq	r0, #3
    3e20:	3807      	subne	r0, #7
    3e22:	f015 0f01 	tst.w	r5, #1
    3e26:	d107      	bne.n	3e38 <memchr+0x98>
    3e28:	3001      	adds	r0, #1
    3e2a:	f415 7f80 	tst.w	r5, #256	; 0x100
    3e2e:	bf02      	ittt	eq
    3e30:	3001      	addeq	r0, #1
    3e32:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    3e36:	3001      	addeq	r0, #1
    3e38:	bcf0      	pop	{r4, r5, r6, r7}
    3e3a:	3801      	subs	r0, #1
    3e3c:	4770      	bx	lr
    3e3e:	bf00      	nop

00003e40 <memcpy>:
    3e40:	4684      	mov	ip, r0
    3e42:	ea41 0300 	orr.w	r3, r1, r0
    3e46:	f013 0303 	ands.w	r3, r3, #3
    3e4a:	d16d      	bne.n	3f28 <memcpy+0xe8>
    3e4c:	3a40      	subs	r2, #64	; 0x40
    3e4e:	d341      	bcc.n	3ed4 <memcpy+0x94>
    3e50:	f851 3b04 	ldr.w	r3, [r1], #4
    3e54:	f840 3b04 	str.w	r3, [r0], #4
    3e58:	f851 3b04 	ldr.w	r3, [r1], #4
    3e5c:	f840 3b04 	str.w	r3, [r0], #4
    3e60:	f851 3b04 	ldr.w	r3, [r1], #4
    3e64:	f840 3b04 	str.w	r3, [r0], #4
    3e68:	f851 3b04 	ldr.w	r3, [r1], #4
    3e6c:	f840 3b04 	str.w	r3, [r0], #4
    3e70:	f851 3b04 	ldr.w	r3, [r1], #4
    3e74:	f840 3b04 	str.w	r3, [r0], #4
    3e78:	f851 3b04 	ldr.w	r3, [r1], #4
    3e7c:	f840 3b04 	str.w	r3, [r0], #4
    3e80:	f851 3b04 	ldr.w	r3, [r1], #4
    3e84:	f840 3b04 	str.w	r3, [r0], #4
    3e88:	f851 3b04 	ldr.w	r3, [r1], #4
    3e8c:	f840 3b04 	str.w	r3, [r0], #4
    3e90:	f851 3b04 	ldr.w	r3, [r1], #4
    3e94:	f840 3b04 	str.w	r3, [r0], #4
    3e98:	f851 3b04 	ldr.w	r3, [r1], #4
    3e9c:	f840 3b04 	str.w	r3, [r0], #4
    3ea0:	f851 3b04 	ldr.w	r3, [r1], #4
    3ea4:	f840 3b04 	str.w	r3, [r0], #4
    3ea8:	f851 3b04 	ldr.w	r3, [r1], #4
    3eac:	f840 3b04 	str.w	r3, [r0], #4
    3eb0:	f851 3b04 	ldr.w	r3, [r1], #4
    3eb4:	f840 3b04 	str.w	r3, [r0], #4
    3eb8:	f851 3b04 	ldr.w	r3, [r1], #4
    3ebc:	f840 3b04 	str.w	r3, [r0], #4
    3ec0:	f851 3b04 	ldr.w	r3, [r1], #4
    3ec4:	f840 3b04 	str.w	r3, [r0], #4
    3ec8:	f851 3b04 	ldr.w	r3, [r1], #4
    3ecc:	f840 3b04 	str.w	r3, [r0], #4
    3ed0:	3a40      	subs	r2, #64	; 0x40
    3ed2:	d2bd      	bcs.n	3e50 <memcpy+0x10>
    3ed4:	3230      	adds	r2, #48	; 0x30
    3ed6:	d311      	bcc.n	3efc <memcpy+0xbc>
    3ed8:	f851 3b04 	ldr.w	r3, [r1], #4
    3edc:	f840 3b04 	str.w	r3, [r0], #4
    3ee0:	f851 3b04 	ldr.w	r3, [r1], #4
    3ee4:	f840 3b04 	str.w	r3, [r0], #4
    3ee8:	f851 3b04 	ldr.w	r3, [r1], #4
    3eec:	f840 3b04 	str.w	r3, [r0], #4
    3ef0:	f851 3b04 	ldr.w	r3, [r1], #4
    3ef4:	f840 3b04 	str.w	r3, [r0], #4
    3ef8:	3a10      	subs	r2, #16
    3efa:	d2ed      	bcs.n	3ed8 <memcpy+0x98>
    3efc:	320c      	adds	r2, #12
    3efe:	d305      	bcc.n	3f0c <memcpy+0xcc>
    3f00:	f851 3b04 	ldr.w	r3, [r1], #4
    3f04:	f840 3b04 	str.w	r3, [r0], #4
    3f08:	3a04      	subs	r2, #4
    3f0a:	d2f9      	bcs.n	3f00 <memcpy+0xc0>
    3f0c:	3204      	adds	r2, #4
    3f0e:	d008      	beq.n	3f22 <memcpy+0xe2>
    3f10:	07d2      	lsls	r2, r2, #31
    3f12:	bf1c      	itt	ne
    3f14:	f811 3b01 	ldrbne.w	r3, [r1], #1
    3f18:	f800 3b01 	strbne.w	r3, [r0], #1
    3f1c:	d301      	bcc.n	3f22 <memcpy+0xe2>
    3f1e:	880b      	ldrh	r3, [r1, #0]
    3f20:	8003      	strh	r3, [r0, #0]
    3f22:	4660      	mov	r0, ip
    3f24:	4770      	bx	lr
    3f26:	bf00      	nop
    3f28:	2a08      	cmp	r2, #8
    3f2a:	d313      	bcc.n	3f54 <memcpy+0x114>
    3f2c:	078b      	lsls	r3, r1, #30
    3f2e:	d08d      	beq.n	3e4c <memcpy+0xc>
    3f30:	f010 0303 	ands.w	r3, r0, #3
    3f34:	d08a      	beq.n	3e4c <memcpy+0xc>
    3f36:	f1c3 0304 	rsb	r3, r3, #4
    3f3a:	1ad2      	subs	r2, r2, r3
    3f3c:	07db      	lsls	r3, r3, #31
    3f3e:	bf1c      	itt	ne
    3f40:	f811 3b01 	ldrbne.w	r3, [r1], #1
    3f44:	f800 3b01 	strbne.w	r3, [r0], #1
    3f48:	d380      	bcc.n	3e4c <memcpy+0xc>
    3f4a:	f831 3b02 	ldrh.w	r3, [r1], #2
    3f4e:	f820 3b02 	strh.w	r3, [r0], #2
    3f52:	e77b      	b.n	3e4c <memcpy+0xc>
    3f54:	3a04      	subs	r2, #4
    3f56:	d3d9      	bcc.n	3f0c <memcpy+0xcc>
    3f58:	3a01      	subs	r2, #1
    3f5a:	f811 3b01 	ldrb.w	r3, [r1], #1
    3f5e:	f800 3b01 	strb.w	r3, [r0], #1
    3f62:	d2f9      	bcs.n	3f58 <memcpy+0x118>
    3f64:	780b      	ldrb	r3, [r1, #0]
    3f66:	7003      	strb	r3, [r0, #0]
    3f68:	784b      	ldrb	r3, [r1, #1]
    3f6a:	7043      	strb	r3, [r0, #1]
    3f6c:	788b      	ldrb	r3, [r1, #2]
    3f6e:	7083      	strb	r3, [r0, #2]
    3f70:	4660      	mov	r0, ip
    3f72:	4770      	bx	lr

00003f74 <memmove>:
    3f74:	4288      	cmp	r0, r1
    3f76:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f78:	d90d      	bls.n	3f96 <memmove+0x22>
    3f7a:	188b      	adds	r3, r1, r2
    3f7c:	4298      	cmp	r0, r3
    3f7e:	d20a      	bcs.n	3f96 <memmove+0x22>
    3f80:	1881      	adds	r1, r0, r2
    3f82:	2a00      	cmp	r2, #0
    3f84:	d051      	beq.n	402a <memmove+0xb6>
    3f86:	1a9a      	subs	r2, r3, r2
    3f88:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    3f8c:	f801 4d01 	strb.w	r4, [r1, #-1]!
    3f90:	4293      	cmp	r3, r2
    3f92:	d1f9      	bne.n	3f88 <memmove+0x14>
    3f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f96:	2a0f      	cmp	r2, #15
    3f98:	d948      	bls.n	402c <memmove+0xb8>
    3f9a:	ea41 0300 	orr.w	r3, r1, r0
    3f9e:	079b      	lsls	r3, r3, #30
    3fa0:	d146      	bne.n	4030 <memmove+0xbc>
    3fa2:	f100 0410 	add.w	r4, r0, #16
    3fa6:	f101 0310 	add.w	r3, r1, #16
    3faa:	4615      	mov	r5, r2
    3fac:	f853 6c10 	ldr.w	r6, [r3, #-16]
    3fb0:	f844 6c10 	str.w	r6, [r4, #-16]
    3fb4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
    3fb8:	f844 6c0c 	str.w	r6, [r4, #-12]
    3fbc:	f853 6c08 	ldr.w	r6, [r3, #-8]
    3fc0:	f844 6c08 	str.w	r6, [r4, #-8]
    3fc4:	3d10      	subs	r5, #16
    3fc6:	f853 6c04 	ldr.w	r6, [r3, #-4]
    3fca:	f844 6c04 	str.w	r6, [r4, #-4]
    3fce:	2d0f      	cmp	r5, #15
    3fd0:	f103 0310 	add.w	r3, r3, #16
    3fd4:	f104 0410 	add.w	r4, r4, #16
    3fd8:	d8e8      	bhi.n	3fac <memmove+0x38>
    3fda:	f1a2 0310 	sub.w	r3, r2, #16
    3fde:	f023 030f 	bic.w	r3, r3, #15
    3fe2:	f002 0e0f 	and.w	lr, r2, #15
    3fe6:	3310      	adds	r3, #16
    3fe8:	f1be 0f03 	cmp.w	lr, #3
    3fec:	4419      	add	r1, r3
    3fee:	4403      	add	r3, r0
    3ff0:	d921      	bls.n	4036 <memmove+0xc2>
    3ff2:	1f1e      	subs	r6, r3, #4
    3ff4:	460d      	mov	r5, r1
    3ff6:	4674      	mov	r4, lr
    3ff8:	3c04      	subs	r4, #4
    3ffa:	f855 7b04 	ldr.w	r7, [r5], #4
    3ffe:	f846 7f04 	str.w	r7, [r6, #4]!
    4002:	2c03      	cmp	r4, #3
    4004:	d8f8      	bhi.n	3ff8 <memmove+0x84>
    4006:	f1ae 0404 	sub.w	r4, lr, #4
    400a:	f024 0403 	bic.w	r4, r4, #3
    400e:	3404      	adds	r4, #4
    4010:	4423      	add	r3, r4
    4012:	4421      	add	r1, r4
    4014:	f002 0203 	and.w	r2, r2, #3
    4018:	b162      	cbz	r2, 4034 <memmove+0xc0>
    401a:	3b01      	subs	r3, #1
    401c:	440a      	add	r2, r1
    401e:	f811 4b01 	ldrb.w	r4, [r1], #1
    4022:	f803 4f01 	strb.w	r4, [r3, #1]!
    4026:	428a      	cmp	r2, r1
    4028:	d1f9      	bne.n	401e <memmove+0xaa>
    402a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    402c:	4603      	mov	r3, r0
    402e:	e7f3      	b.n	4018 <memmove+0xa4>
    4030:	4603      	mov	r3, r0
    4032:	e7f2      	b.n	401a <memmove+0xa6>
    4034:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4036:	4672      	mov	r2, lr
    4038:	e7ee      	b.n	4018 <memmove+0xa4>
    403a:	bf00      	nop

0000403c <__malloc_lock>:
    403c:	4770      	bx	lr
    403e:	bf00      	nop

00004040 <__malloc_unlock>:
    4040:	4770      	bx	lr
    4042:	bf00      	nop

00004044 <_realloc_r>:
    4044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4048:	4617      	mov	r7, r2
    404a:	b083      	sub	sp, #12
    404c:	2900      	cmp	r1, #0
    404e:	f000 80c1 	beq.w	41d4 <_realloc_r+0x190>
    4052:	460e      	mov	r6, r1
    4054:	4681      	mov	r9, r0
    4056:	f107 050b 	add.w	r5, r7, #11
    405a:	f7ff ffef 	bl	403c <__malloc_lock>
    405e:	f856 ec04 	ldr.w	lr, [r6, #-4]
    4062:	2d16      	cmp	r5, #22
    4064:	f02e 0403 	bic.w	r4, lr, #3
    4068:	f1a6 0808 	sub.w	r8, r6, #8
    406c:	d840      	bhi.n	40f0 <_realloc_r+0xac>
    406e:	2210      	movs	r2, #16
    4070:	4615      	mov	r5, r2
    4072:	42af      	cmp	r7, r5
    4074:	d841      	bhi.n	40fa <_realloc_r+0xb6>
    4076:	4294      	cmp	r4, r2
    4078:	da75      	bge.n	4166 <_realloc_r+0x122>
    407a:	4bc9      	ldr	r3, [pc, #804]	; (43a0 <_realloc_r+0x35c>)
    407c:	6899      	ldr	r1, [r3, #8]
    407e:	eb08 0004 	add.w	r0, r8, r4
    4082:	4288      	cmp	r0, r1
    4084:	6841      	ldr	r1, [r0, #4]
    4086:	f000 80d9 	beq.w	423c <_realloc_r+0x1f8>
    408a:	f021 0301 	bic.w	r3, r1, #1
    408e:	4403      	add	r3, r0
    4090:	685b      	ldr	r3, [r3, #4]
    4092:	07db      	lsls	r3, r3, #31
    4094:	d57d      	bpl.n	4192 <_realloc_r+0x14e>
    4096:	f01e 0f01 	tst.w	lr, #1
    409a:	d035      	beq.n	4108 <_realloc_r+0xc4>
    409c:	4639      	mov	r1, r7
    409e:	4648      	mov	r0, r9
    40a0:	f7ff fbc6 	bl	3830 <_malloc_r>
    40a4:	4607      	mov	r7, r0
    40a6:	b1e0      	cbz	r0, 40e2 <_realloc_r+0x9e>
    40a8:	f856 3c04 	ldr.w	r3, [r6, #-4]
    40ac:	f023 0301 	bic.w	r3, r3, #1
    40b0:	4443      	add	r3, r8
    40b2:	f1a0 0208 	sub.w	r2, r0, #8
    40b6:	429a      	cmp	r2, r3
    40b8:	f000 8144 	beq.w	4344 <_realloc_r+0x300>
    40bc:	1f22      	subs	r2, r4, #4
    40be:	2a24      	cmp	r2, #36	; 0x24
    40c0:	f200 8131 	bhi.w	4326 <_realloc_r+0x2e2>
    40c4:	2a13      	cmp	r2, #19
    40c6:	f200 8104 	bhi.w	42d2 <_realloc_r+0x28e>
    40ca:	4603      	mov	r3, r0
    40cc:	4632      	mov	r2, r6
    40ce:	6811      	ldr	r1, [r2, #0]
    40d0:	6019      	str	r1, [r3, #0]
    40d2:	6851      	ldr	r1, [r2, #4]
    40d4:	6059      	str	r1, [r3, #4]
    40d6:	6892      	ldr	r2, [r2, #8]
    40d8:	609a      	str	r2, [r3, #8]
    40da:	4631      	mov	r1, r6
    40dc:	4648      	mov	r0, r9
    40de:	f7ff f88d 	bl	31fc <_free_r>
    40e2:	4648      	mov	r0, r9
    40e4:	f7ff ffac 	bl	4040 <__malloc_unlock>
    40e8:	4638      	mov	r0, r7
    40ea:	b003      	add	sp, #12
    40ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    40f0:	f025 0507 	bic.w	r5, r5, #7
    40f4:	2d00      	cmp	r5, #0
    40f6:	462a      	mov	r2, r5
    40f8:	dabb      	bge.n	4072 <_realloc_r+0x2e>
    40fa:	230c      	movs	r3, #12
    40fc:	2000      	movs	r0, #0
    40fe:	f8c9 3000 	str.w	r3, [r9]
    4102:	b003      	add	sp, #12
    4104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4108:	f856 3c08 	ldr.w	r3, [r6, #-8]
    410c:	ebc3 0a08 	rsb	sl, r3, r8
    4110:	f8da 3004 	ldr.w	r3, [sl, #4]
    4114:	f023 0c03 	bic.w	ip, r3, #3
    4118:	eb04 030c 	add.w	r3, r4, ip
    411c:	4293      	cmp	r3, r2
    411e:	dbbd      	blt.n	409c <_realloc_r+0x58>
    4120:	4657      	mov	r7, sl
    4122:	f8da 100c 	ldr.w	r1, [sl, #12]
    4126:	f857 0f08 	ldr.w	r0, [r7, #8]!
    412a:	1f22      	subs	r2, r4, #4
    412c:	2a24      	cmp	r2, #36	; 0x24
    412e:	60c1      	str	r1, [r0, #12]
    4130:	6088      	str	r0, [r1, #8]
    4132:	f200 8117 	bhi.w	4364 <_realloc_r+0x320>
    4136:	2a13      	cmp	r2, #19
    4138:	f240 8112 	bls.w	4360 <_realloc_r+0x31c>
    413c:	6831      	ldr	r1, [r6, #0]
    413e:	f8ca 1008 	str.w	r1, [sl, #8]
    4142:	6871      	ldr	r1, [r6, #4]
    4144:	f8ca 100c 	str.w	r1, [sl, #12]
    4148:	2a1b      	cmp	r2, #27
    414a:	f200 812b 	bhi.w	43a4 <_realloc_r+0x360>
    414e:	3608      	adds	r6, #8
    4150:	f10a 0210 	add.w	r2, sl, #16
    4154:	6831      	ldr	r1, [r6, #0]
    4156:	6011      	str	r1, [r2, #0]
    4158:	6871      	ldr	r1, [r6, #4]
    415a:	6051      	str	r1, [r2, #4]
    415c:	68b1      	ldr	r1, [r6, #8]
    415e:	6091      	str	r1, [r2, #8]
    4160:	463e      	mov	r6, r7
    4162:	461c      	mov	r4, r3
    4164:	46d0      	mov	r8, sl
    4166:	1b63      	subs	r3, r4, r5
    4168:	2b0f      	cmp	r3, #15
    416a:	d81d      	bhi.n	41a8 <_realloc_r+0x164>
    416c:	f8d8 3004 	ldr.w	r3, [r8, #4]
    4170:	f003 0301 	and.w	r3, r3, #1
    4174:	4323      	orrs	r3, r4
    4176:	4444      	add	r4, r8
    4178:	f8c8 3004 	str.w	r3, [r8, #4]
    417c:	6863      	ldr	r3, [r4, #4]
    417e:	f043 0301 	orr.w	r3, r3, #1
    4182:	6063      	str	r3, [r4, #4]
    4184:	4648      	mov	r0, r9
    4186:	f7ff ff5b 	bl	4040 <__malloc_unlock>
    418a:	4630      	mov	r0, r6
    418c:	b003      	add	sp, #12
    418e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4192:	f021 0103 	bic.w	r1, r1, #3
    4196:	4421      	add	r1, r4
    4198:	4291      	cmp	r1, r2
    419a:	db21      	blt.n	41e0 <_realloc_r+0x19c>
    419c:	68c3      	ldr	r3, [r0, #12]
    419e:	6882      	ldr	r2, [r0, #8]
    41a0:	460c      	mov	r4, r1
    41a2:	60d3      	str	r3, [r2, #12]
    41a4:	609a      	str	r2, [r3, #8]
    41a6:	e7de      	b.n	4166 <_realloc_r+0x122>
    41a8:	f8d8 2004 	ldr.w	r2, [r8, #4]
    41ac:	eb08 0105 	add.w	r1, r8, r5
    41b0:	f002 0201 	and.w	r2, r2, #1
    41b4:	4315      	orrs	r5, r2
    41b6:	f043 0201 	orr.w	r2, r3, #1
    41ba:	440b      	add	r3, r1
    41bc:	f8c8 5004 	str.w	r5, [r8, #4]
    41c0:	604a      	str	r2, [r1, #4]
    41c2:	685a      	ldr	r2, [r3, #4]
    41c4:	f042 0201 	orr.w	r2, r2, #1
    41c8:	3108      	adds	r1, #8
    41ca:	605a      	str	r2, [r3, #4]
    41cc:	4648      	mov	r0, r9
    41ce:	f7ff f815 	bl	31fc <_free_r>
    41d2:	e7d7      	b.n	4184 <_realloc_r+0x140>
    41d4:	4611      	mov	r1, r2
    41d6:	b003      	add	sp, #12
    41d8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    41dc:	f7ff bb28 	b.w	3830 <_malloc_r>
    41e0:	f01e 0f01 	tst.w	lr, #1
    41e4:	f47f af5a 	bne.w	409c <_realloc_r+0x58>
    41e8:	f856 3c08 	ldr.w	r3, [r6, #-8]
    41ec:	ebc3 0a08 	rsb	sl, r3, r8
    41f0:	f8da 3004 	ldr.w	r3, [sl, #4]
    41f4:	f023 0c03 	bic.w	ip, r3, #3
    41f8:	eb01 0e0c 	add.w	lr, r1, ip
    41fc:	4596      	cmp	lr, r2
    41fe:	db8b      	blt.n	4118 <_realloc_r+0xd4>
    4200:	68c3      	ldr	r3, [r0, #12]
    4202:	6882      	ldr	r2, [r0, #8]
    4204:	4657      	mov	r7, sl
    4206:	60d3      	str	r3, [r2, #12]
    4208:	609a      	str	r2, [r3, #8]
    420a:	f857 1f08 	ldr.w	r1, [r7, #8]!
    420e:	f8da 300c 	ldr.w	r3, [sl, #12]
    4212:	60cb      	str	r3, [r1, #12]
    4214:	1f22      	subs	r2, r4, #4
    4216:	2a24      	cmp	r2, #36	; 0x24
    4218:	6099      	str	r1, [r3, #8]
    421a:	f200 8099 	bhi.w	4350 <_realloc_r+0x30c>
    421e:	2a13      	cmp	r2, #19
    4220:	d962      	bls.n	42e8 <_realloc_r+0x2a4>
    4222:	6833      	ldr	r3, [r6, #0]
    4224:	f8ca 3008 	str.w	r3, [sl, #8]
    4228:	6873      	ldr	r3, [r6, #4]
    422a:	f8ca 300c 	str.w	r3, [sl, #12]
    422e:	2a1b      	cmp	r2, #27
    4230:	f200 80a0 	bhi.w	4374 <_realloc_r+0x330>
    4234:	3608      	adds	r6, #8
    4236:	f10a 0310 	add.w	r3, sl, #16
    423a:	e056      	b.n	42ea <_realloc_r+0x2a6>
    423c:	f021 0b03 	bic.w	fp, r1, #3
    4240:	44a3      	add	fp, r4
    4242:	f105 0010 	add.w	r0, r5, #16
    4246:	4583      	cmp	fp, r0
    4248:	da59      	bge.n	42fe <_realloc_r+0x2ba>
    424a:	f01e 0f01 	tst.w	lr, #1
    424e:	f47f af25 	bne.w	409c <_realloc_r+0x58>
    4252:	f856 1c08 	ldr.w	r1, [r6, #-8]
    4256:	ebc1 0a08 	rsb	sl, r1, r8
    425a:	f8da 1004 	ldr.w	r1, [sl, #4]
    425e:	f021 0c03 	bic.w	ip, r1, #3
    4262:	44e3      	add	fp, ip
    4264:	4558      	cmp	r0, fp
    4266:	f73f af57 	bgt.w	4118 <_realloc_r+0xd4>
    426a:	4657      	mov	r7, sl
    426c:	f8da 100c 	ldr.w	r1, [sl, #12]
    4270:	f857 0f08 	ldr.w	r0, [r7, #8]!
    4274:	1f22      	subs	r2, r4, #4
    4276:	2a24      	cmp	r2, #36	; 0x24
    4278:	60c1      	str	r1, [r0, #12]
    427a:	6088      	str	r0, [r1, #8]
    427c:	f200 80b4 	bhi.w	43e8 <_realloc_r+0x3a4>
    4280:	2a13      	cmp	r2, #19
    4282:	f240 80a5 	bls.w	43d0 <_realloc_r+0x38c>
    4286:	6831      	ldr	r1, [r6, #0]
    4288:	f8ca 1008 	str.w	r1, [sl, #8]
    428c:	6871      	ldr	r1, [r6, #4]
    428e:	f8ca 100c 	str.w	r1, [sl, #12]
    4292:	2a1b      	cmp	r2, #27
    4294:	f200 80af 	bhi.w	43f6 <_realloc_r+0x3b2>
    4298:	3608      	adds	r6, #8
    429a:	f10a 0210 	add.w	r2, sl, #16
    429e:	6831      	ldr	r1, [r6, #0]
    42a0:	6011      	str	r1, [r2, #0]
    42a2:	6871      	ldr	r1, [r6, #4]
    42a4:	6051      	str	r1, [r2, #4]
    42a6:	68b1      	ldr	r1, [r6, #8]
    42a8:	6091      	str	r1, [r2, #8]
    42aa:	eb0a 0105 	add.w	r1, sl, r5
    42ae:	ebc5 020b 	rsb	r2, r5, fp
    42b2:	f042 0201 	orr.w	r2, r2, #1
    42b6:	6099      	str	r1, [r3, #8]
    42b8:	604a      	str	r2, [r1, #4]
    42ba:	f8da 3004 	ldr.w	r3, [sl, #4]
    42be:	f003 0301 	and.w	r3, r3, #1
    42c2:	431d      	orrs	r5, r3
    42c4:	4648      	mov	r0, r9
    42c6:	f8ca 5004 	str.w	r5, [sl, #4]
    42ca:	f7ff feb9 	bl	4040 <__malloc_unlock>
    42ce:	4638      	mov	r0, r7
    42d0:	e75c      	b.n	418c <_realloc_r+0x148>
    42d2:	6833      	ldr	r3, [r6, #0]
    42d4:	6003      	str	r3, [r0, #0]
    42d6:	6873      	ldr	r3, [r6, #4]
    42d8:	6043      	str	r3, [r0, #4]
    42da:	2a1b      	cmp	r2, #27
    42dc:	d827      	bhi.n	432e <_realloc_r+0x2ea>
    42de:	f100 0308 	add.w	r3, r0, #8
    42e2:	f106 0208 	add.w	r2, r6, #8
    42e6:	e6f2      	b.n	40ce <_realloc_r+0x8a>
    42e8:	463b      	mov	r3, r7
    42ea:	6832      	ldr	r2, [r6, #0]
    42ec:	601a      	str	r2, [r3, #0]
    42ee:	6872      	ldr	r2, [r6, #4]
    42f0:	605a      	str	r2, [r3, #4]
    42f2:	68b2      	ldr	r2, [r6, #8]
    42f4:	609a      	str	r2, [r3, #8]
    42f6:	463e      	mov	r6, r7
    42f8:	4674      	mov	r4, lr
    42fa:	46d0      	mov	r8, sl
    42fc:	e733      	b.n	4166 <_realloc_r+0x122>
    42fe:	eb08 0105 	add.w	r1, r8, r5
    4302:	ebc5 0b0b 	rsb	fp, r5, fp
    4306:	f04b 0201 	orr.w	r2, fp, #1
    430a:	6099      	str	r1, [r3, #8]
    430c:	604a      	str	r2, [r1, #4]
    430e:	f856 3c04 	ldr.w	r3, [r6, #-4]
    4312:	f003 0301 	and.w	r3, r3, #1
    4316:	431d      	orrs	r5, r3
    4318:	4648      	mov	r0, r9
    431a:	f846 5c04 	str.w	r5, [r6, #-4]
    431e:	f7ff fe8f 	bl	4040 <__malloc_unlock>
    4322:	4630      	mov	r0, r6
    4324:	e732      	b.n	418c <_realloc_r+0x148>
    4326:	4631      	mov	r1, r6
    4328:	f7ff fe24 	bl	3f74 <memmove>
    432c:	e6d5      	b.n	40da <_realloc_r+0x96>
    432e:	68b3      	ldr	r3, [r6, #8]
    4330:	6083      	str	r3, [r0, #8]
    4332:	68f3      	ldr	r3, [r6, #12]
    4334:	60c3      	str	r3, [r0, #12]
    4336:	2a24      	cmp	r2, #36	; 0x24
    4338:	d028      	beq.n	438c <_realloc_r+0x348>
    433a:	f100 0310 	add.w	r3, r0, #16
    433e:	f106 0210 	add.w	r2, r6, #16
    4342:	e6c4      	b.n	40ce <_realloc_r+0x8a>
    4344:	f850 3c04 	ldr.w	r3, [r0, #-4]
    4348:	f023 0303 	bic.w	r3, r3, #3
    434c:	441c      	add	r4, r3
    434e:	e70a      	b.n	4166 <_realloc_r+0x122>
    4350:	4631      	mov	r1, r6
    4352:	4638      	mov	r0, r7
    4354:	4674      	mov	r4, lr
    4356:	46d0      	mov	r8, sl
    4358:	f7ff fe0c 	bl	3f74 <memmove>
    435c:	463e      	mov	r6, r7
    435e:	e702      	b.n	4166 <_realloc_r+0x122>
    4360:	463a      	mov	r2, r7
    4362:	e6f7      	b.n	4154 <_realloc_r+0x110>
    4364:	4631      	mov	r1, r6
    4366:	4638      	mov	r0, r7
    4368:	461c      	mov	r4, r3
    436a:	46d0      	mov	r8, sl
    436c:	f7ff fe02 	bl	3f74 <memmove>
    4370:	463e      	mov	r6, r7
    4372:	e6f8      	b.n	4166 <_realloc_r+0x122>
    4374:	68b3      	ldr	r3, [r6, #8]
    4376:	f8ca 3010 	str.w	r3, [sl, #16]
    437a:	68f3      	ldr	r3, [r6, #12]
    437c:	f8ca 3014 	str.w	r3, [sl, #20]
    4380:	2a24      	cmp	r2, #36	; 0x24
    4382:	d01b      	beq.n	43bc <_realloc_r+0x378>
    4384:	3610      	adds	r6, #16
    4386:	f10a 0318 	add.w	r3, sl, #24
    438a:	e7ae      	b.n	42ea <_realloc_r+0x2a6>
    438c:	6933      	ldr	r3, [r6, #16]
    438e:	6103      	str	r3, [r0, #16]
    4390:	6973      	ldr	r3, [r6, #20]
    4392:	6143      	str	r3, [r0, #20]
    4394:	f106 0218 	add.w	r2, r6, #24
    4398:	f100 0318 	add.w	r3, r0, #24
    439c:	e697      	b.n	40ce <_realloc_r+0x8a>
    439e:	bf00      	nop
    43a0:	20000490 	.word	0x20000490
    43a4:	68b1      	ldr	r1, [r6, #8]
    43a6:	f8ca 1010 	str.w	r1, [sl, #16]
    43aa:	68f1      	ldr	r1, [r6, #12]
    43ac:	f8ca 1014 	str.w	r1, [sl, #20]
    43b0:	2a24      	cmp	r2, #36	; 0x24
    43b2:	d00f      	beq.n	43d4 <_realloc_r+0x390>
    43b4:	3610      	adds	r6, #16
    43b6:	f10a 0218 	add.w	r2, sl, #24
    43ba:	e6cb      	b.n	4154 <_realloc_r+0x110>
    43bc:	6933      	ldr	r3, [r6, #16]
    43be:	f8ca 3018 	str.w	r3, [sl, #24]
    43c2:	6973      	ldr	r3, [r6, #20]
    43c4:	f8ca 301c 	str.w	r3, [sl, #28]
    43c8:	3618      	adds	r6, #24
    43ca:	f10a 0320 	add.w	r3, sl, #32
    43ce:	e78c      	b.n	42ea <_realloc_r+0x2a6>
    43d0:	463a      	mov	r2, r7
    43d2:	e764      	b.n	429e <_realloc_r+0x25a>
    43d4:	6932      	ldr	r2, [r6, #16]
    43d6:	f8ca 2018 	str.w	r2, [sl, #24]
    43da:	6972      	ldr	r2, [r6, #20]
    43dc:	f8ca 201c 	str.w	r2, [sl, #28]
    43e0:	3618      	adds	r6, #24
    43e2:	f10a 0220 	add.w	r2, sl, #32
    43e6:	e6b5      	b.n	4154 <_realloc_r+0x110>
    43e8:	4631      	mov	r1, r6
    43ea:	4638      	mov	r0, r7
    43ec:	9301      	str	r3, [sp, #4]
    43ee:	f7ff fdc1 	bl	3f74 <memmove>
    43f2:	9b01      	ldr	r3, [sp, #4]
    43f4:	e759      	b.n	42aa <_realloc_r+0x266>
    43f6:	68b1      	ldr	r1, [r6, #8]
    43f8:	f8ca 1010 	str.w	r1, [sl, #16]
    43fc:	68f1      	ldr	r1, [r6, #12]
    43fe:	f8ca 1014 	str.w	r1, [sl, #20]
    4402:	2a24      	cmp	r2, #36	; 0x24
    4404:	d003      	beq.n	440e <_realloc_r+0x3ca>
    4406:	3610      	adds	r6, #16
    4408:	f10a 0218 	add.w	r2, sl, #24
    440c:	e747      	b.n	429e <_realloc_r+0x25a>
    440e:	6932      	ldr	r2, [r6, #16]
    4410:	f8ca 2018 	str.w	r2, [sl, #24]
    4414:	6972      	ldr	r2, [r6, #20]
    4416:	f8ca 201c 	str.w	r2, [sl, #28]
    441a:	3618      	adds	r6, #24
    441c:	f10a 0220 	add.w	r2, sl, #32
    4420:	e73d      	b.n	429e <_realloc_r+0x25a>
    4422:	bf00      	nop

00004424 <_sbrk_r>:
    4424:	b538      	push	{r3, r4, r5, lr}
    4426:	4c07      	ldr	r4, [pc, #28]	; (4444 <_sbrk_r+0x20>)
    4428:	2300      	movs	r3, #0
    442a:	4605      	mov	r5, r0
    442c:	4608      	mov	r0, r1
    442e:	6023      	str	r3, [r4, #0]
    4430:	f7fd f820 	bl	1474 <_sbrk>
    4434:	1c43      	adds	r3, r0, #1
    4436:	d000      	beq.n	443a <_sbrk_r+0x16>
    4438:	bd38      	pop	{r3, r4, r5, pc}
    443a:	6823      	ldr	r3, [r4, #0]
    443c:	2b00      	cmp	r3, #0
    443e:	d0fb      	beq.n	4438 <_sbrk_r+0x14>
    4440:	602b      	str	r3, [r5, #0]
    4442:	bd38      	pop	{r3, r4, r5, pc}
    4444:	2000093c 	.word	0x2000093c

00004448 <__sread>:
    4448:	b510      	push	{r4, lr}
    444a:	460c      	mov	r4, r1
    444c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4450:	f000 fa4a 	bl	48e8 <_read_r>
    4454:	2800      	cmp	r0, #0
    4456:	db03      	blt.n	4460 <__sread+0x18>
    4458:	6d23      	ldr	r3, [r4, #80]	; 0x50
    445a:	4403      	add	r3, r0
    445c:	6523      	str	r3, [r4, #80]	; 0x50
    445e:	bd10      	pop	{r4, pc}
    4460:	89a3      	ldrh	r3, [r4, #12]
    4462:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    4466:	81a3      	strh	r3, [r4, #12]
    4468:	bd10      	pop	{r4, pc}
    446a:	bf00      	nop

0000446c <__swrite>:
    446c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4470:	4616      	mov	r6, r2
    4472:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
    4476:	461f      	mov	r7, r3
    4478:	05d3      	lsls	r3, r2, #23
    447a:	460c      	mov	r4, r1
    447c:	4605      	mov	r5, r0
    447e:	d507      	bpl.n	4490 <__swrite+0x24>
    4480:	2200      	movs	r2, #0
    4482:	2302      	movs	r3, #2
    4484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4488:	f000 fa18 	bl	48bc <_lseek_r>
    448c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    4490:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    4494:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    4498:	81a2      	strh	r2, [r4, #12]
    449a:	463b      	mov	r3, r7
    449c:	4632      	mov	r2, r6
    449e:	4628      	mov	r0, r5
    44a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    44a4:	f000 b928 	b.w	46f8 <_write_r>

000044a8 <__sseek>:
    44a8:	b510      	push	{r4, lr}
    44aa:	460c      	mov	r4, r1
    44ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    44b0:	f000 fa04 	bl	48bc <_lseek_r>
    44b4:	89a3      	ldrh	r3, [r4, #12]
    44b6:	1c42      	adds	r2, r0, #1
    44b8:	bf0e      	itee	eq
    44ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    44be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    44c2:	6520      	strne	r0, [r4, #80]	; 0x50
    44c4:	81a3      	strh	r3, [r4, #12]
    44c6:	bd10      	pop	{r4, pc}

000044c8 <__sclose>:
    44c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    44cc:	f000 b97c 	b.w	47c8 <_close_r>
	...

00004500 <strlen>:
    4500:	f890 f000 	pld	[r0]
    4504:	e96d 4502 	strd	r4, r5, [sp, #-8]!
    4508:	f020 0107 	bic.w	r1, r0, #7
    450c:	f06f 0c00 	mvn.w	ip, #0
    4510:	f010 0407 	ands.w	r4, r0, #7
    4514:	f891 f020 	pld	[r1, #32]
    4518:	f040 8049 	bne.w	45ae <strlen+0xae>
    451c:	f04f 0400 	mov.w	r4, #0
    4520:	f06f 0007 	mvn.w	r0, #7
    4524:	e9d1 2300 	ldrd	r2, r3, [r1]
    4528:	f891 f040 	pld	[r1, #64]	; 0x40
    452c:	f100 0008 	add.w	r0, r0, #8
    4530:	fa82 f24c 	uadd8	r2, r2, ip
    4534:	faa4 f28c 	sel	r2, r4, ip
    4538:	fa83 f34c 	uadd8	r3, r3, ip
    453c:	faa2 f38c 	sel	r3, r2, ip
    4540:	bb4b      	cbnz	r3, 4596 <strlen+0x96>
    4542:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
    4546:	fa82 f24c 	uadd8	r2, r2, ip
    454a:	f100 0008 	add.w	r0, r0, #8
    454e:	faa4 f28c 	sel	r2, r4, ip
    4552:	fa83 f34c 	uadd8	r3, r3, ip
    4556:	faa2 f38c 	sel	r3, r2, ip
    455a:	b9e3      	cbnz	r3, 4596 <strlen+0x96>
    455c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
    4560:	fa82 f24c 	uadd8	r2, r2, ip
    4564:	f100 0008 	add.w	r0, r0, #8
    4568:	faa4 f28c 	sel	r2, r4, ip
    456c:	fa83 f34c 	uadd8	r3, r3, ip
    4570:	faa2 f38c 	sel	r3, r2, ip
    4574:	b97b      	cbnz	r3, 4596 <strlen+0x96>
    4576:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
    457a:	f101 0120 	add.w	r1, r1, #32
    457e:	fa82 f24c 	uadd8	r2, r2, ip
    4582:	f100 0008 	add.w	r0, r0, #8
    4586:	faa4 f28c 	sel	r2, r4, ip
    458a:	fa83 f34c 	uadd8	r3, r3, ip
    458e:	faa2 f38c 	sel	r3, r2, ip
    4592:	2b00      	cmp	r3, #0
    4594:	d0c6      	beq.n	4524 <strlen+0x24>
    4596:	2a00      	cmp	r2, #0
    4598:	bf04      	itt	eq
    459a:	3004      	addeq	r0, #4
    459c:	461a      	moveq	r2, r3
    459e:	ba12      	rev	r2, r2
    45a0:	fab2 f282 	clz	r2, r2
    45a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
    45a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
    45ac:	4770      	bx	lr
    45ae:	e9d1 2300 	ldrd	r2, r3, [r1]
    45b2:	f004 0503 	and.w	r5, r4, #3
    45b6:	f1c4 0000 	rsb	r0, r4, #0
    45ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
    45be:	f014 0f04 	tst.w	r4, #4
    45c2:	f891 f040 	pld	[r1, #64]	; 0x40
    45c6:	fa0c f505 	lsl.w	r5, ip, r5
    45ca:	ea62 0205 	orn	r2, r2, r5
    45ce:	bf1c      	itt	ne
    45d0:	ea63 0305 	ornne	r3, r3, r5
    45d4:	4662      	movne	r2, ip
    45d6:	f04f 0400 	mov.w	r4, #0
    45da:	e7a9      	b.n	4530 <strlen+0x30>

000045dc <__swbuf_r>:
    45dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    45de:	460e      	mov	r6, r1
    45e0:	4614      	mov	r4, r2
    45e2:	4607      	mov	r7, r0
    45e4:	b110      	cbz	r0, 45ec <__swbuf_r+0x10>
    45e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
    45e8:	2b00      	cmp	r3, #0
    45ea:	d04a      	beq.n	4682 <__swbuf_r+0xa6>
    45ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    45f0:	69a3      	ldr	r3, [r4, #24]
    45f2:	60a3      	str	r3, [r4, #8]
    45f4:	b291      	uxth	r1, r2
    45f6:	0708      	lsls	r0, r1, #28
    45f8:	d538      	bpl.n	466c <__swbuf_r+0x90>
    45fa:	6923      	ldr	r3, [r4, #16]
    45fc:	2b00      	cmp	r3, #0
    45fe:	d035      	beq.n	466c <__swbuf_r+0x90>
    4600:	0489      	lsls	r1, r1, #18
    4602:	b2f5      	uxtb	r5, r6
    4604:	d515      	bpl.n	4632 <__swbuf_r+0x56>
    4606:	6822      	ldr	r2, [r4, #0]
    4608:	6961      	ldr	r1, [r4, #20]
    460a:	1ad3      	subs	r3, r2, r3
    460c:	428b      	cmp	r3, r1
    460e:	da1c      	bge.n	464a <__swbuf_r+0x6e>
    4610:	3301      	adds	r3, #1
    4612:	68a1      	ldr	r1, [r4, #8]
    4614:	1c50      	adds	r0, r2, #1
    4616:	3901      	subs	r1, #1
    4618:	60a1      	str	r1, [r4, #8]
    461a:	6020      	str	r0, [r4, #0]
    461c:	7016      	strb	r6, [r2, #0]
    461e:	6962      	ldr	r2, [r4, #20]
    4620:	429a      	cmp	r2, r3
    4622:	d01a      	beq.n	465a <__swbuf_r+0x7e>
    4624:	89a3      	ldrh	r3, [r4, #12]
    4626:	07db      	lsls	r3, r3, #31
    4628:	d501      	bpl.n	462e <__swbuf_r+0x52>
    462a:	2d0a      	cmp	r5, #10
    462c:	d015      	beq.n	465a <__swbuf_r+0x7e>
    462e:	4628      	mov	r0, r5
    4630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4632:	6e61      	ldr	r1, [r4, #100]	; 0x64
    4634:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    4638:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
    463c:	81a2      	strh	r2, [r4, #12]
    463e:	6822      	ldr	r2, [r4, #0]
    4640:	6661      	str	r1, [r4, #100]	; 0x64
    4642:	6961      	ldr	r1, [r4, #20]
    4644:	1ad3      	subs	r3, r2, r3
    4646:	428b      	cmp	r3, r1
    4648:	dbe2      	blt.n	4610 <__swbuf_r+0x34>
    464a:	4621      	mov	r1, r4
    464c:	4638      	mov	r0, r7
    464e:	f7fe fc77 	bl	2f40 <_fflush_r>
    4652:	b940      	cbnz	r0, 4666 <__swbuf_r+0x8a>
    4654:	6822      	ldr	r2, [r4, #0]
    4656:	2301      	movs	r3, #1
    4658:	e7db      	b.n	4612 <__swbuf_r+0x36>
    465a:	4621      	mov	r1, r4
    465c:	4638      	mov	r0, r7
    465e:	f7fe fc6f 	bl	2f40 <_fflush_r>
    4662:	2800      	cmp	r0, #0
    4664:	d0e3      	beq.n	462e <__swbuf_r+0x52>
    4666:	f04f 30ff 	mov.w	r0, #4294967295
    466a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    466c:	4621      	mov	r1, r4
    466e:	4638      	mov	r0, r7
    4670:	f7fe fb4e 	bl	2d10 <__swsetup_r>
    4674:	2800      	cmp	r0, #0
    4676:	d1f6      	bne.n	4666 <__swbuf_r+0x8a>
    4678:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    467c:	6923      	ldr	r3, [r4, #16]
    467e:	b291      	uxth	r1, r2
    4680:	e7be      	b.n	4600 <__swbuf_r+0x24>
    4682:	f7fe fcf1 	bl	3068 <__sinit>
    4686:	e7b1      	b.n	45ec <__swbuf_r+0x10>

00004688 <_wcrtomb_r>:
    4688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    468c:	4605      	mov	r5, r0
    468e:	b086      	sub	sp, #24
    4690:	461e      	mov	r6, r3
    4692:	460c      	mov	r4, r1
    4694:	b1a1      	cbz	r1, 46c0 <_wcrtomb_r+0x38>
    4696:	4b10      	ldr	r3, [pc, #64]	; (46d8 <_wcrtomb_r+0x50>)
    4698:	4617      	mov	r7, r2
    469a:	f8d3 8000 	ldr.w	r8, [r3]
    469e:	f7ff f841 	bl	3724 <__locale_charset>
    46a2:	9600      	str	r6, [sp, #0]
    46a4:	4603      	mov	r3, r0
    46a6:	463a      	mov	r2, r7
    46a8:	4621      	mov	r1, r4
    46aa:	4628      	mov	r0, r5
    46ac:	47c0      	blx	r8
    46ae:	1c43      	adds	r3, r0, #1
    46b0:	d103      	bne.n	46ba <_wcrtomb_r+0x32>
    46b2:	2200      	movs	r2, #0
    46b4:	238a      	movs	r3, #138	; 0x8a
    46b6:	6032      	str	r2, [r6, #0]
    46b8:	602b      	str	r3, [r5, #0]
    46ba:	b006      	add	sp, #24
    46bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    46c0:	4b05      	ldr	r3, [pc, #20]	; (46d8 <_wcrtomb_r+0x50>)
    46c2:	681f      	ldr	r7, [r3, #0]
    46c4:	f7ff f82e 	bl	3724 <__locale_charset>
    46c8:	9600      	str	r6, [sp, #0]
    46ca:	4603      	mov	r3, r0
    46cc:	4622      	mov	r2, r4
    46ce:	a903      	add	r1, sp, #12
    46d0:	4628      	mov	r0, r5
    46d2:	47b8      	blx	r7
    46d4:	e7eb      	b.n	46ae <_wcrtomb_r+0x26>
    46d6:	bf00      	nop
    46d8:	200008a0 	.word	0x200008a0

000046dc <__ascii_wctomb>:
    46dc:	b121      	cbz	r1, 46e8 <__ascii_wctomb+0xc>
    46de:	2aff      	cmp	r2, #255	; 0xff
    46e0:	d804      	bhi.n	46ec <__ascii_wctomb+0x10>
    46e2:	700a      	strb	r2, [r1, #0]
    46e4:	2001      	movs	r0, #1
    46e6:	4770      	bx	lr
    46e8:	4608      	mov	r0, r1
    46ea:	4770      	bx	lr
    46ec:	238a      	movs	r3, #138	; 0x8a
    46ee:	6003      	str	r3, [r0, #0]
    46f0:	f04f 30ff 	mov.w	r0, #4294967295
    46f4:	4770      	bx	lr
    46f6:	bf00      	nop

000046f8 <_write_r>:
    46f8:	b570      	push	{r4, r5, r6, lr}
    46fa:	460d      	mov	r5, r1
    46fc:	4c08      	ldr	r4, [pc, #32]	; (4720 <_write_r+0x28>)
    46fe:	4611      	mov	r1, r2
    4700:	4606      	mov	r6, r0
    4702:	461a      	mov	r2, r3
    4704:	4628      	mov	r0, r5
    4706:	2300      	movs	r3, #0
    4708:	6023      	str	r3, [r4, #0]
    470a:	f7fb fe15 	bl	338 <_write>
    470e:	1c43      	adds	r3, r0, #1
    4710:	d000      	beq.n	4714 <_write_r+0x1c>
    4712:	bd70      	pop	{r4, r5, r6, pc}
    4714:	6823      	ldr	r3, [r4, #0]
    4716:	2b00      	cmp	r3, #0
    4718:	d0fb      	beq.n	4712 <_write_r+0x1a>
    471a:	6033      	str	r3, [r6, #0]
    471c:	bd70      	pop	{r4, r5, r6, pc}
    471e:	bf00      	nop
    4720:	2000093c 	.word	0x2000093c

00004724 <__register_exitproc>:
    4724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4728:	4c25      	ldr	r4, [pc, #148]	; (47c0 <__register_exitproc+0x9c>)
    472a:	6825      	ldr	r5, [r4, #0]
    472c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
    4730:	4606      	mov	r6, r0
    4732:	4688      	mov	r8, r1
    4734:	4692      	mov	sl, r2
    4736:	4699      	mov	r9, r3
    4738:	b3c4      	cbz	r4, 47ac <__register_exitproc+0x88>
    473a:	6860      	ldr	r0, [r4, #4]
    473c:	281f      	cmp	r0, #31
    473e:	dc17      	bgt.n	4770 <__register_exitproc+0x4c>
    4740:	1c43      	adds	r3, r0, #1
    4742:	b176      	cbz	r6, 4762 <__register_exitproc+0x3e>
    4744:	eb04 0580 	add.w	r5, r4, r0, lsl #2
    4748:	2201      	movs	r2, #1
    474a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
    474e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
    4752:	4082      	lsls	r2, r0
    4754:	4311      	orrs	r1, r2
    4756:	2e02      	cmp	r6, #2
    4758:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
    475c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
    4760:	d01e      	beq.n	47a0 <__register_exitproc+0x7c>
    4762:	3002      	adds	r0, #2
    4764:	6063      	str	r3, [r4, #4]
    4766:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
    476a:	2000      	movs	r0, #0
    476c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4770:	4b14      	ldr	r3, [pc, #80]	; (47c4 <__register_exitproc+0xa0>)
    4772:	b303      	cbz	r3, 47b6 <__register_exitproc+0x92>
    4774:	f44f 70c8 	mov.w	r0, #400	; 0x190
    4778:	f7ff f852 	bl	3820 <malloc>
    477c:	4604      	mov	r4, r0
    477e:	b1d0      	cbz	r0, 47b6 <__register_exitproc+0x92>
    4780:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
    4784:	2700      	movs	r7, #0
    4786:	e880 0088 	stmia.w	r0, {r3, r7}
    478a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    478e:	4638      	mov	r0, r7
    4790:	2301      	movs	r3, #1
    4792:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
    4796:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
    479a:	2e00      	cmp	r6, #0
    479c:	d0e1      	beq.n	4762 <__register_exitproc+0x3e>
    479e:	e7d1      	b.n	4744 <__register_exitproc+0x20>
    47a0:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
    47a4:	430a      	orrs	r2, r1
    47a6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
    47aa:	e7da      	b.n	4762 <__register_exitproc+0x3e>
    47ac:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
    47b0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    47b4:	e7c1      	b.n	473a <__register_exitproc+0x16>
    47b6:	f04f 30ff 	mov.w	r0, #4294967295
    47ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    47be:	bf00      	nop
    47c0:	000049bc 	.word	0x000049bc
    47c4:	00003821 	.word	0x00003821

000047c8 <_close_r>:
    47c8:	b538      	push	{r3, r4, r5, lr}
    47ca:	4c07      	ldr	r4, [pc, #28]	; (47e8 <_close_r+0x20>)
    47cc:	2300      	movs	r3, #0
    47ce:	4605      	mov	r5, r0
    47d0:	4608      	mov	r0, r1
    47d2:	6023      	str	r3, [r4, #0]
    47d4:	f7fc fe68 	bl	14a8 <_close>
    47d8:	1c43      	adds	r3, r0, #1
    47da:	d000      	beq.n	47de <_close_r+0x16>
    47dc:	bd38      	pop	{r3, r4, r5, pc}
    47de:	6823      	ldr	r3, [r4, #0]
    47e0:	2b00      	cmp	r3, #0
    47e2:	d0fb      	beq.n	47dc <_close_r+0x14>
    47e4:	602b      	str	r3, [r5, #0]
    47e6:	bd38      	pop	{r3, r4, r5, pc}
    47e8:	2000093c 	.word	0x2000093c

000047ec <_fclose_r>:
    47ec:	2900      	cmp	r1, #0
    47ee:	d03d      	beq.n	486c <_fclose_r+0x80>
    47f0:	b570      	push	{r4, r5, r6, lr}
    47f2:	4605      	mov	r5, r0
    47f4:	460c      	mov	r4, r1
    47f6:	b108      	cbz	r0, 47fc <_fclose_r+0x10>
    47f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
    47fa:	b37b      	cbz	r3, 485c <_fclose_r+0x70>
    47fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    4800:	b90b      	cbnz	r3, 4806 <_fclose_r+0x1a>
    4802:	2000      	movs	r0, #0
    4804:	bd70      	pop	{r4, r5, r6, pc}
    4806:	4621      	mov	r1, r4
    4808:	4628      	mov	r0, r5
    480a:	f7fe faf5 	bl	2df8 <__sflush_r>
    480e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4810:	4606      	mov	r6, r0
    4812:	b133      	cbz	r3, 4822 <_fclose_r+0x36>
    4814:	69e1      	ldr	r1, [r4, #28]
    4816:	4628      	mov	r0, r5
    4818:	4798      	blx	r3
    481a:	2800      	cmp	r0, #0
    481c:	bfb8      	it	lt
    481e:	f04f 36ff 	movlt.w	r6, #4294967295
    4822:	89a3      	ldrh	r3, [r4, #12]
    4824:	061b      	lsls	r3, r3, #24
    4826:	d41c      	bmi.n	4862 <_fclose_r+0x76>
    4828:	6b21      	ldr	r1, [r4, #48]	; 0x30
    482a:	b141      	cbz	r1, 483e <_fclose_r+0x52>
    482c:	f104 0340 	add.w	r3, r4, #64	; 0x40
    4830:	4299      	cmp	r1, r3
    4832:	d002      	beq.n	483a <_fclose_r+0x4e>
    4834:	4628      	mov	r0, r5
    4836:	f7fe fce1 	bl	31fc <_free_r>
    483a:	2300      	movs	r3, #0
    483c:	6323      	str	r3, [r4, #48]	; 0x30
    483e:	6c61      	ldr	r1, [r4, #68]	; 0x44
    4840:	b121      	cbz	r1, 484c <_fclose_r+0x60>
    4842:	4628      	mov	r0, r5
    4844:	f7fe fcda 	bl	31fc <_free_r>
    4848:	2300      	movs	r3, #0
    484a:	6463      	str	r3, [r4, #68]	; 0x44
    484c:	f7fe fc12 	bl	3074 <__sfp_lock_acquire>
    4850:	2300      	movs	r3, #0
    4852:	81a3      	strh	r3, [r4, #12]
    4854:	f7fe fc10 	bl	3078 <__sfp_lock_release>
    4858:	4630      	mov	r0, r6
    485a:	bd70      	pop	{r4, r5, r6, pc}
    485c:	f7fe fc04 	bl	3068 <__sinit>
    4860:	e7cc      	b.n	47fc <_fclose_r+0x10>
    4862:	6921      	ldr	r1, [r4, #16]
    4864:	4628      	mov	r0, r5
    4866:	f7fe fcc9 	bl	31fc <_free_r>
    486a:	e7dd      	b.n	4828 <_fclose_r+0x3c>
    486c:	2000      	movs	r0, #0
    486e:	4770      	bx	lr

00004870 <_fstat_r>:
    4870:	b538      	push	{r3, r4, r5, lr}
    4872:	460b      	mov	r3, r1
    4874:	4c07      	ldr	r4, [pc, #28]	; (4894 <_fstat_r+0x24>)
    4876:	4605      	mov	r5, r0
    4878:	4611      	mov	r1, r2
    487a:	4618      	mov	r0, r3
    487c:	2300      	movs	r3, #0
    487e:	6023      	str	r3, [r4, #0]
    4880:	f7fc fe16 	bl	14b0 <_fstat>
    4884:	1c43      	adds	r3, r0, #1
    4886:	d000      	beq.n	488a <_fstat_r+0x1a>
    4888:	bd38      	pop	{r3, r4, r5, pc}
    488a:	6823      	ldr	r3, [r4, #0]
    488c:	2b00      	cmp	r3, #0
    488e:	d0fb      	beq.n	4888 <_fstat_r+0x18>
    4890:	602b      	str	r3, [r5, #0]
    4892:	bd38      	pop	{r3, r4, r5, pc}
    4894:	2000093c 	.word	0x2000093c

00004898 <_isatty_r>:
    4898:	b538      	push	{r3, r4, r5, lr}
    489a:	4c07      	ldr	r4, [pc, #28]	; (48b8 <_isatty_r+0x20>)
    489c:	2300      	movs	r3, #0
    489e:	4605      	mov	r5, r0
    48a0:	4608      	mov	r0, r1
    48a2:	6023      	str	r3, [r4, #0]
    48a4:	f7fc fe0a 	bl	14bc <_isatty>
    48a8:	1c43      	adds	r3, r0, #1
    48aa:	d000      	beq.n	48ae <_isatty_r+0x16>
    48ac:	bd38      	pop	{r3, r4, r5, pc}
    48ae:	6823      	ldr	r3, [r4, #0]
    48b0:	2b00      	cmp	r3, #0
    48b2:	d0fb      	beq.n	48ac <_isatty_r+0x14>
    48b4:	602b      	str	r3, [r5, #0]
    48b6:	bd38      	pop	{r3, r4, r5, pc}
    48b8:	2000093c 	.word	0x2000093c

000048bc <_lseek_r>:
    48bc:	b570      	push	{r4, r5, r6, lr}
    48be:	460d      	mov	r5, r1
    48c0:	4c08      	ldr	r4, [pc, #32]	; (48e4 <_lseek_r+0x28>)
    48c2:	4611      	mov	r1, r2
    48c4:	4606      	mov	r6, r0
    48c6:	461a      	mov	r2, r3
    48c8:	4628      	mov	r0, r5
    48ca:	2300      	movs	r3, #0
    48cc:	6023      	str	r3, [r4, #0]
    48ce:	f7fc fdf7 	bl	14c0 <_lseek>
    48d2:	1c43      	adds	r3, r0, #1
    48d4:	d000      	beq.n	48d8 <_lseek_r+0x1c>
    48d6:	bd70      	pop	{r4, r5, r6, pc}
    48d8:	6823      	ldr	r3, [r4, #0]
    48da:	2b00      	cmp	r3, #0
    48dc:	d0fb      	beq.n	48d6 <_lseek_r+0x1a>
    48de:	6033      	str	r3, [r6, #0]
    48e0:	bd70      	pop	{r4, r5, r6, pc}
    48e2:	bf00      	nop
    48e4:	2000093c 	.word	0x2000093c

000048e8 <_read_r>:
    48e8:	b570      	push	{r4, r5, r6, lr}
    48ea:	460d      	mov	r5, r1
    48ec:	4c08      	ldr	r4, [pc, #32]	; (4910 <_read_r+0x28>)
    48ee:	4611      	mov	r1, r2
    48f0:	4606      	mov	r6, r0
    48f2:	461a      	mov	r2, r3
    48f4:	4628      	mov	r0, r5
    48f6:	2300      	movs	r3, #0
    48f8:	6023      	str	r3, [r4, #0]
    48fa:	f7fb fc6f 	bl	1dc <_read>
    48fe:	1c43      	adds	r3, r0, #1
    4900:	d000      	beq.n	4904 <_read_r+0x1c>
    4902:	bd70      	pop	{r4, r5, r6, pc}
    4904:	6823      	ldr	r3, [r4, #0]
    4906:	2b00      	cmp	r3, #0
    4908:	d0fb      	beq.n	4902 <_read_r+0x1a>
    490a:	6033      	str	r3, [r6, #0]
    490c:	bd70      	pop	{r4, r5, r6, pc}
    490e:	bf00      	nop
    4910:	2000093c 	.word	0x2000093c
    4914:	6e6b6e55 	.word	0x6e6b6e55
    4918:	206e776f 	.word	0x206e776f
    491c:	626d756e 	.word	0x626d756e
    4920:	20217265 	.word	0x20217265
    4924:	00000a0d 	.word	0x00000a0d
    4928:	74747542 	.word	0x74747542
    492c:	30206e6f 	.word	0x30206e6f
    4930:	000a0d20 	.word	0x000a0d20
    4934:	74747542 	.word	0x74747542
    4938:	31206e6f 	.word	0x31206e6f
    493c:	000a0d20 	.word	0x000a0d20
    4940:	74747542 	.word	0x74747542
    4944:	32206e6f 	.word	0x32206e6f
    4948:	000a0d20 	.word	0x000a0d20
    494c:	74747542 	.word	0x74747542
    4950:	33206e6f 	.word	0x33206e6f
    4954:	000a0d20 	.word	0x000a0d20
    4958:	63696857 	.word	0x63696857
    495c:	454c2068 	.word	0x454c2068
    4960:	68732044 	.word	0x68732044
    4964:	646c756f 	.word	0x646c756f
    4968:	6c204920 	.word	0x6c204920
    496c:	74686769 	.word	0x74686769
    4970:	20707520 	.word	0x20707520
    4974:	7250202d 	.word	0x7250202d
    4978:	20737365 	.word	0x20737365
    497c:	31202c30 	.word	0x31202c30
    4980:	2c32202c 	.word	0x2c32202c
    4984:	20726f20 	.word	0x20726f20
    4988:	0d203f33 	.word	0x0d203f33
    498c:	0000000a 	.word	0x0000000a
    4990:	5020724f 	.word	0x5020724f
    4994:	20485355 	.word	0x20485355
    4998:	75622061 	.word	0x75622061
    499c:	6e6f7474 	.word	0x6e6f7474
    49a0:	206f7420 	.word	0x206f7420
    49a4:	20746567 	.word	0x20746567
    49a8:	65722061 	.word	0x65722061
    49ac:	6e6f7073 	.word	0x6e6f7073
    49b0:	20216573 	.word	0x20216573
    49b4:	00000a0d 	.word	0x00000a0d
    49b8:	00000043 	.word	0x00000043

000049bc <_global_impure_ptr>:
    49bc:	20000040                                @.. 

000049c0 <zeroes.6993>:
    49c0:	30303030 30303030 30303030 30303030     0000000000000000
    49d0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    49e0:	00000000 33323130 37363534 62613938     ....0123456789ab
    49f0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00004a00 <blanks.6992>:
    4a00:	20202020 20202020 20202020 20202020                     

00004a10 <_init>:
    4a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4a12:	bf00      	nop
    4a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4a16:	bc08      	pop	{r3}
    4a18:	469e      	mov	lr, r3
    4a1a:	4770      	bx	lr

00004a1c <__init_array_start>:
    4a1c:	00002dd9 	.word	0x00002dd9

00004a20 <__frame_dummy_init_array_entry>:
    4a20:	000001a5                                ....

00004a24 <_fini>:
    4a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4a26:	bf00      	nop
    4a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4a2a:	bc08      	pop	{r3}
    4a2c:	469e      	mov	lr, r3
    4a2e:	4770      	bx	lr

00004a30 <__fini_array_start>:
    4a30:	00000181 	.word	0x00000181

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <bpm_ps_no_halt_exec>:
 */
RAMFUNC bool bpm_ps_no_halt_exec(Bpm *bpm, uint32_t pmcon)
{
	bool b_psok = false;
	bool b_timeout = false;
	BPM_UNLOCK(PMCON);
2000000c:	4a07      	ldr	r2, [pc, #28]	; (2000002c <bpm_ps_no_halt_exec+0x20>)
2000000e:	4b08      	ldr	r3, [pc, #32]	; (20000030 <bpm_ps_no_halt_exec+0x24>)
20000010:	619a      	str	r2, [r3, #24]
	bpm->BPM_PMCON = pmcon;
20000012:	61c1      	str	r1, [r0, #28]
	do {
		b_psok = (BPM->BPM_SR & BPM_SR_PSOK);
20000014:	4619      	mov	r1, r3
		b_timeout = (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk);
20000016:	4a07      	ldr	r2, [pc, #28]	; (20000034 <bpm_ps_no_halt_exec+0x28>)
	bool b_psok = false;
	bool b_timeout = false;
	BPM_UNLOCK(PMCON);
	bpm->BPM_PMCON = pmcon;
	do {
		b_psok = (BPM->BPM_SR & BPM_SR_PSOK);
20000018:	6948      	ldr	r0, [r1, #20]
		b_timeout = (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk);
2000001a:	6813      	ldr	r3, [r2, #0]
2000001c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
	} while (!b_psok && !b_timeout);
20000020:	f010 0001 	ands.w	r0, r0, #1
20000024:	d101      	bne.n	2000002a <bpm_ps_no_halt_exec+0x1e>
20000026:	2b00      	cmp	r3, #0
20000028:	d0f6      	beq.n	20000018 <bpm_ps_no_halt_exec+0xc>
	return b_psok;
}
2000002a:	4770      	bx	lr
2000002c:	aa00001c 	.word	0xaa00001c
20000030:	400f0000 	.word	0x400f0000
20000034:	e000e010 	.word	0xe000e010

20000038 <g_interrupt_enabled>:
20000038:	00000001 00000000                       ........

20000040 <impure_data>:
20000040:	00000000 2000032c 20000394 200003fc     ....,.. ... ... 
	...
20000074:	000049b8 00000000 00000000 00000000     .I..............
	...
200000e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200000f8:	0005deec 0000000b 00000000 00000000     ................
	...

20000468 <_impure_ptr>:
20000468:	20000040                                @.. 

2000046c <lc_ctype_charset>:
2000046c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2000048c <__mb_cur_max>:
2000048c:	00000001                                ....

20000490 <__malloc_av_>:
	...
20000498:	20000490 20000490 20000498 20000498     ... ... ... ... 
200004a8:	200004a0 200004a0 200004a8 200004a8     ... ... ... ... 
200004b8:	200004b0 200004b0 200004b8 200004b8     ... ... ... ... 
200004c8:	200004c0 200004c0 200004c8 200004c8     ... ... ... ... 
200004d8:	200004d0 200004d0 200004d8 200004d8     ... ... ... ... 
200004e8:	200004e0 200004e0 200004e8 200004e8     ... ... ... ... 
200004f8:	200004f0 200004f0 200004f8 200004f8     ... ... ... ... 
20000508:	20000500 20000500 20000508 20000508     ... ... ... ... 
20000518:	20000510 20000510 20000518 20000518     ... ... ... ... 
20000528:	20000520 20000520 20000528 20000528      ..  .. (.. (.. 
20000538:	20000530 20000530 20000538 20000538     0.. 0.. 8.. 8.. 
20000548:	20000540 20000540 20000548 20000548     @.. @.. H.. H.. 
20000558:	20000550 20000550 20000558 20000558     P.. P.. X.. X.. 
20000568:	20000560 20000560 20000568 20000568     `.. `.. h.. h.. 
20000578:	20000570 20000570 20000578 20000578     p.. p.. x.. x.. 
20000588:	20000580 20000580 20000588 20000588     ... ... ... ... 
20000598:	20000590 20000590 20000598 20000598     ... ... ... ... 
200005a8:	200005a0 200005a0 200005a8 200005a8     ... ... ... ... 
200005b8:	200005b0 200005b0 200005b8 200005b8     ... ... ... ... 
200005c8:	200005c0 200005c0 200005c8 200005c8     ... ... ... ... 
200005d8:	200005d0 200005d0 200005d8 200005d8     ... ... ... ... 
200005e8:	200005e0 200005e0 200005e8 200005e8     ... ... ... ... 
200005f8:	200005f0 200005f0 200005f8 200005f8     ... ... ... ... 
20000608:	20000600 20000600 20000608 20000608     ... ... ... ... 
20000618:	20000610 20000610 20000618 20000618     ... ... ... ... 
20000628:	20000620 20000620 20000628 20000628      ..  .. (.. (.. 
20000638:	20000630 20000630 20000638 20000638     0.. 0.. 8.. 8.. 
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 
20000888:	20000880 20000880 20000888 20000888     ... ... ... ... 

20000898 <__malloc_trim_threshold>:
20000898:	00020000                                ....

2000089c <__malloc_sbrk_base>:
2000089c:	ffffffff                                ....

200008a0 <__wctomb>:
200008a0:	000046dd                                .F..
