PM_EXEC_STALL_DMISS_L2L3
PM_EXEC_STALL_DMISS_L21_L31
PM_EXEC_STALL_DMISS_L2L3_NOCONFLICT
PM_EXEC_STALL_LOAD_FINISH
PM_RUN_CYC_SMT2_MODE
PM_RUN_INST_CMPL_CONC
PM_EXEC_STALL_DMISS_L2L3_CONFLICT
PM_EXEC_STALL_LOAD
PM_EXEC_STALL_PTESYNC
PM_THRESH_EXC_128
PM_BR_MPRED_CMPL
PM_THRESH_NOT_MET
PM_EXEC_STALL_TRANSLATION
PM_DISP_STALL_HELD_OTHER_CYC
PM_PMC4_OVERFLOW
PM_PMC4_REWIND
PM_DISP_STALL_TRANSLATION
PM_DISP_STALL_BR_MPRED_IC_L2
PM_DISP_STALL_HELD_HALT_CYC
PM_DISP_STALL_HELD_STF_MAPPER_CYC
PM_DTLB_HIT
PM_DISP_STALL_IC_L2
PM_THRESH_EXC_256
PM_THRESH_MET
PM_1PLUS_PPC_CMPL
PM_IERAT_MISS
PM_DISP_STALL_CYC
PM_DISP_STALL_HELD_ISSQ_FULL_CYC
PM_MRK_L2_RC_DISP
PM_EXEC_STALL_LSU
PM_DISP_STALL_IERAT_ONLY_MISS
PM_DISP_STALL_BR_MPRED_IC_L3
PM_DISP_STALL_IC_MISS
PM_DISP_STALL_FETCH
PM_DISP_STALL_HELD_XVFC_MAPPER_CYC
PM_MRK_XFER_FROM_SRC_PMC2
PM_IOPS_DISP
PM_ISSUE_CANCEL
PM_BR_TAKEN_CMPL
PM_DISP_STALL_FLUSH
PM_DISP_STALL_ITLB_MISS
PM_FLUSH_COMPLETION
PM_EXEC_STALL_STORE
PM_DISP_STALL_HELD_SCOREBOARD_CYC
PM_EXEC_STALL_STORE_MISS
PM_MRK_L2_RC_DONE
PM_ITLB_HIT_1G
PM_DISP_STALL_BR_MPRED_ICMISS
PM_DISP_STALL_HELD_RENAME_CYC
PM_DISP_STALL_IC_L3
PM_LD_MISS_L1
PM_THRESH_EXC_1024
PM_INST_FROM_L3MISS
PM_ISSUE_KILL
PM_MRK_LARX_FIN
PM_DISP_STALL_BR_MPRED_IC_L3MISS
PM_DISP_STALL_BR_MPRED
PM_DISP_STALL_IC_L3MISS
PM_DISP_STALL_HELD_CYC
PM_DISP_STALL_HELD_SYNC_CYC
PM_VECTOR_ST_CMPL
PM_STCX_FAIL_FIN
PM_STCX_PASS_FIN
PM_LD_PREFETCH_CACHE_LINE_MISS
PM_MRK_INST_ISSUED
PM_MRK_INST_DISP
PM_MRK_BR_TAKEN_CMPL
PM_MRK_NTF_FIN
PM_EXEC_STALL_DMISS_OFF_CHIP
PM_MRK_ST_NEST
PM_MRK_BRU_FIN
PM_MRK_XFER_FROM_SRC_CYC_PMC2
PM_MRK_STCX_FIN
PM_MRK_INST
PM_MRK_BR_CMPL
PM_L1_ICACHE_MISS
PM_MRK_INST_FIN
PM_MRK_LD_CMPL
PM_MRK_STCX_FAIL
PM_MRK_ST_FIN
PM_L1_ICACHE_RELOADED_PREF
PM_MRK_BR_MPRED_CMPL
PM_LD_DEMAND_MISS_L1
PM_DATA_FROM_L3MISS
PM_L1_ICACHE_RELOADED_ALL
PM_MRK_INST_TIMEO
PM_SP_FLOP_CMPL
PM_VECTOR_FLOP_CMPL
PM_NON_MATH_FLOP_CMPL
PM_MRK_INST_CMPL
PM_DATA_FROM_MEMORY
PM_PMC3_REWIND
PM_XFER_FROM_SRC_PMC1
PM_MRK_XFER_FROM_SRC_PMC1
PM_MRK_XFER_FROM_SRC_CYC_PMC1
PM_DERAT_MISS_4K
PM_DTLB_MISS_16G
PM_DTLB_MISS_2M
PM_EXEC_STALL_STORE_PIPE
PM_MRK_ST_L2_CYC
PM_LD_L3MISS_PEND_CYC
PM_PMC1_OVERFLOW
PM_ITLB_HIT
PM_PTESYNC_FIN
PM_XFER_FROM_SRC_PMC2
PM_DERAT_MISS_64K
PM_DTLB_MISS_4K
PM_MRK_DERAT_MISS_64K
PM_DERAT_MISS
PM_EXEC_STALL_DERAT_DTLB_MISS
PM_XFER_FROM_SRC_PMC3
PM_MRK_XFER_FROM_SRC_PMC3
PM_MRK_XFER_FROM_SRC_CYC_PMC3
PM_DERAT_MISS_16M
PM_DTLB_MISS_64K
PM_LARX_FIN
PM_MRK_ST_CMPL
PM_DTLB_MISS
PM_PMC1_REWIND
PM_LD_CMPL
PM_XFER_FROM_SRC_PMC4
PM_MRK_XFER_FROM_SRC_PMC4
PM_MRK_XFER_FROM_SRC_CYC_PMC4
PM_DTLB_MISS_16M
PM_DTLB_MISS_1G
PM_MRK_DTLB_MISS_64K
PM_NON_FMA_FLOP_CMPL
PM_MRK_DERAT_MISS_2M
PM_VSU0_ISSUE
PM_ULTRAVISOR_INST_CMPL
PM_CYC
PM_MRK_ST_DONE_L2
PM_LD_HIT_L1
PM_DISP_SS0_2_INSTR_CYC
PM_MRK_STCX_L2_CYC
PM_ADJUNCT_CYC
PM_MRK_L1_ICACHE_MISS
PM_MRK_L1_RELOAD_VALID
PM_FLOP_CMPL
PM_RUN_LATCH_ANY_THREAD_CYC
PM_LD_REF_L1
PM_RUN_LATCH_ALL_THREADS_CYC
PM_ADJUNCT_INST_CMPL
PM_STCX_FIN
PM_MRK_INST_DECODED
PM_MRK_DFU_ISSUE
PM_MRK_FXU_ISSUE
PM_VSU_ISSUE
PM_DISP_SS1_2_INSTR_CYC
PM_DISP_SS1_4_INSTR_CYC
PM_RUN_CYC_SMT4_MODE
PM_MRK_DATA_FROM_MEMORY
PM_MRK_DATA_FROM_L3MISS
PM_THRESH_EXC_512
PM_INST_DISP
PM_MRK_VSU_FIN
PM_EXEC_STALL_DMISS_LMEM
PM_LSU_ST5_FIN
PM_PRIVILEGED_INST_CMPL
PM_MRK_ST_DRAIN_CYC
PM_DISP_SS0_4_INSTR_CYC
PM_DISP_SS0_8_INSTR_CYC
PM_MRK_ISSUE_DEPENDENT_LOAD
PM_MRK_START_PROBE_NOP_DISP
PM_VSU_FIN
PM_EXEC_STALL_DMISS_OFF_NODE
PM_PMC3_SAVED
PM_HYPERVISOR_INST_CMPL
PM_ULTRAVISOR_CYC
PM_PRIVILEGED_CYC
PM_INST_FIN
PM_MRK_STCX_CORE_CYC
PM_VECTOR_LD_CMPL
PM_FMA_CMPL
PM_SCALAR_FLOP_CMPL
PM_MATH_FLOP_CMPL
PM_BR_CMPL
PM_MRK_INST_FLUSHED
PM_MRK_INST_FROM_L3MISS
PM_MRK_DATA_FROM_L2MISS
PM_LD_DEMAND_MISS_L1_FIN
PM_RUN_INST_CMPL
PM_INST_CMPL
PM_LSU_LD0_FIN
PM_MMA_ISSUED
PM_LSU_ST0_FIN
PM_LSU_ST4_FIN
PM_IC_DEMAND_CYC
PM_PMC2_SAVED
PM_PMC5_OVERFLOW
PM_EXEC_STALL_FIN_AT_DISP
PM_FLUSH_MPRED
PM_DERAT_MISS_2M
PM_CMPL_STALL_LWSYNC
PM_BR_FIN
PM_FX_LSU_FIN
PM_RUN_CYC_ST_MODE
PM_ISSUE_STALL
PM_HYPERVISOR_CYC
PM_LSU_LD1_FIN
PM_CMPL_STALL_SPECIAL
PM_EXEC_STALL_DMISS_L3MISS
PM_LSU_ST1_FIN
PM_VSU1_ISSUE
PM_EXEC_STALL_VSU
PM_CMPL_STALL_STCX
PM_EXEC_STALL_NTC_FLUSH
PM_MRK_FX_LSU_FIN
PM_NTC_FIN
PM_MRK_LD_MISS_L1
PM_RUN_CYC
PM_EXEC_STALL
PM_LSU_ST2_FIN
PM_PMC2_REWIND
PM_PMC4_SAVED
PM_PMC6_OVERFLOW
PM_CMPL_STALL_MEM_ECC
PM_EXEC_STALL_SIMPLE_FX
PM_CMPL_STALL_EXCEPTION
PM_VSU2_ISSUE
PM_TLBIE_FIN
PM_SCALAR_FSQRT_FDIV_ISSUE
PM_LSU_FIN
PM_FXU_ISSUE
PM_NTC_ALL_FIN
PM_PMC3_OVERFLOW
PM_EXEC_STALL_DERAT_ONLY_MISS
PM_CMPL_STALL
PM_LSU_ST3_FIN
PM_EXEC_STALL_BRU
PM_CMPL_STALL_HWSYNC
PM_EXEC_STALL_TLBIEL
PM_EXEC_STALL_UNKNOWN
PM_VSU3_ISSUE
PM_MRK_LSU_FIN
PM_IC_MISS_CMPL
PM_VSU_NON_FLOP_CMPL
PM_2FLOP_CMPL
PM_1PLUS_PPC_DISP
PM_THRESH_EXC_64
PM_1FLOP_CMPL
PM_4FLOP_CMPL
PM_8FLOP_CMPL
PM_MRK_START_PROBE_NOP_CMPL
PM_ST_FIN
PM_ST_FWD
PM_MRK_NTF_CYC
PM_EXEC_STALL_TLBIE
PM_THRESH_EXC_32
PM_ST_CMPL
PM_DATA_FROM_L2MISS
PM_PMC2_OVERFLOW
PM_PMC1_SAVED
PM_DPP_FLOP_CMPL
PM_FLUSH
