# Veriolog Simulation Timing

Creating an ASSERT macro to halt simulation upon first detected failure.

## Topics

- if conditional expression
- multiline macros
