#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Aug 11 13:28:07 2022
# Process ID: 10920
# Current directory: D:/digital_logic/project/CPU54
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7384 D:\digital_logic\project\CPU54\CPU54.xpr
# Log file: D:/digital_logic/project/CPU54/vivado.log
# Journal file: D:/digital_logic/project/CPU54\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/digital_logic/project/CPU54/CPU54.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/digital_logic/project/CPU54/CPU54.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
convert_ips [get_files  D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/ip/imem_1/imem.xci]
INFO: [filemgmt 56-105] Converting IP 'imem' into non-core container format.
boost::filesystem::last_write_time: 系统找不到指定的路径。: "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/ip/imem_1.xcix"
remove_files -fileset imem D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/ip/imem_1/imem.xci
INFO: [Project 1-386] Moving file 'D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/ip/imem_1/imem.xci' from fileset 'imem' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/ip/imem_1.xcix' from fileset 'imem' to fileset 'sources_1'.
file delete -force D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/ip/imem_1.xcix
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name imem
INFO: [filemgmt 56-101] Creating core container 'd:/digital_logic/project/CPU54/CPU54.srcs/sources_1/ip/imem.xcix' for IP 'imem'
set_property -dict [list CONFIG.depth {2048} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {C:/Users/86183/Desktop/mips_54_mars_simulate_student_ForWeb.coe}] [get_ips imem]
generate_target {instantiation_template} [get_files d:/digital_logic/project/CPU54/CPU54.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/digital_logic/project/CPU54/CPU54.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem'...
export_ip_user_files -of_objects [get_files d:/digital_logic/project/CPU54/CPU54.srcs/sources_1/ip/imem/imem.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/digital_logic/project/CPU54/CPU54.srcs/sources_1/ip/imem/imem.xci]
launch_run -jobs 8 imem_synth_1
[Thu Aug 11 13:32:00 2022] Launched imem_synth_1...
Run output will be captured here: D:/digital_logic/project/CPU54/CPU54.runs/imem_synth_1/runme.log
export_simulation -of_objects [get_files d:/digital_logic/project/CPU54/CPU54.srcs/sources_1/ip/imem/imem.xci] -directory D:/digital_logic/project/CPU54/CPU54.ip_user_files/sim_scripts -ip_user_files_dir D:/digital_logic/project/CPU54/CPU54.ip_user_files -ipstatic_source_dir D:/digital_logic/project/CPU54/CPU54.ip_user_files/ipstatic -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sccpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-XSim-25] Exported 'D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav'
"xvlog -m64 --relax -prj sccpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/divide_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divide_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/HILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.ip_user_files/ip/imem/sim/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/CPU54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/sccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sim_1/new/sccpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ef5bc07a20ba4954b63e8bfcbf9795b4 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot sccpu_tb_behav xil_defaultlib.sccpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port a [D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/sccpu.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divide_clk
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.HILO
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib._openmips
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.sccpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sccpu_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav/xsim.dir/sccpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 11 13:34:51 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sccpu_tb_behav -key {Behavioral:sim_1:Functional:sccpu_tb} -tclbatch {sccpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source sccpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sccpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 906.980 ; gain = 0.000
add_wave {{/sccpu_tb/uut/imem0}} 
add_wave {{/sccpu_tb/uut/imem0/inst}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sccpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-XSim-25] Exported 'D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav'
"xvlog -m64 --relax -prj sccpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/divide_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divide_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/HILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.ip_user_files/ip/imem/sim/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/CPU54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sources_1/new/sccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.srcs/sim_1/new/sccpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ef5bc07a20ba4954b63e8bfcbf9795b4 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot sccpu_tb_behav xil_defaultlib.sccpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divide_clk
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.HILO
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib._openmips
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.sccpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sccpu_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav/xsim.dir/sccpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 11 13:41:10 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU54/CPU54.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sccpu_tb_behav -key {Behavioral:sim_1:Functional:sccpu_tb} -tclbatch {sccpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source sccpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sccpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 941.609 ; gain = 0.000
add_wave {{/sccpu_tb/uut}} 
add_wave {{/sccpu_tb/uut/sccpu}} 
add_wave {{/sccpu_tb/uut/imem0}} 
add_wave {{/sccpu_tb/uut/imem0/inst}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 11 13:45:02 2022...
