#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x163b300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x160a320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16116b0 .functor NOT 1, L_0x1667580, C4<0>, C4<0>, C4<0>;
L_0x1667360 .functor XOR 2, L_0x1667200, L_0x16672c0, C4<00>, C4<00>;
L_0x1667470 .functor XOR 2, L_0x1667360, L_0x16673d0, C4<00>, C4<00>;
v0x1663c60_0 .net *"_ivl_10", 1 0, L_0x16673d0;  1 drivers
v0x1663d60_0 .net *"_ivl_12", 1 0, L_0x1667470;  1 drivers
v0x1663e40_0 .net *"_ivl_2", 1 0, L_0x1667140;  1 drivers
v0x1663f00_0 .net *"_ivl_4", 1 0, L_0x1667200;  1 drivers
v0x1663fe0_0 .net *"_ivl_6", 1 0, L_0x16672c0;  1 drivers
v0x1664110_0 .net *"_ivl_8", 1 0, L_0x1667360;  1 drivers
v0x16641f0_0 .net "a", 0 0, v0x1661b60_0;  1 drivers
v0x1664290_0 .net "b", 0 0, v0x1661c00_0;  1 drivers
v0x1664330_0 .net "c", 0 0, v0x1661ca0_0;  1 drivers
v0x16643d0_0 .var "clk", 0 0;
v0x1664470_0 .net "d", 0 0, v0x1661de0_0;  1 drivers
v0x1664510_0 .net "out_pos_dut", 0 0, L_0x1666fb0;  1 drivers
v0x16645b0_0 .net "out_pos_ref", 0 0, L_0x1665bf0;  1 drivers
v0x1664650_0 .net "out_sop_dut", 0 0, L_0x1666460;  1 drivers
v0x16646f0_0 .net "out_sop_ref", 0 0, L_0x163c810;  1 drivers
v0x1664790_0 .var/2u "stats1", 223 0;
v0x1664830_0 .var/2u "strobe", 0 0;
v0x16649e0_0 .net "tb_match", 0 0, L_0x1667580;  1 drivers
v0x1664ab0_0 .net "tb_mismatch", 0 0, L_0x16116b0;  1 drivers
v0x1664b50_0 .net "wavedrom_enable", 0 0, v0x16620b0_0;  1 drivers
v0x1664c20_0 .net "wavedrom_title", 511 0, v0x1662150_0;  1 drivers
L_0x1667140 .concat [ 1 1 0 0], L_0x1665bf0, L_0x163c810;
L_0x1667200 .concat [ 1 1 0 0], L_0x1665bf0, L_0x163c810;
L_0x16672c0 .concat [ 1 1 0 0], L_0x1666fb0, L_0x1666460;
L_0x16673d0 .concat [ 1 1 0 0], L_0x1665bf0, L_0x163c810;
L_0x1667580 .cmp/eeq 2, L_0x1667140, L_0x1667470;
S_0x160e3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x160a320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1611a90 .functor AND 1, v0x1661ca0_0, v0x1661de0_0, C4<1>, C4<1>;
L_0x1611e70 .functor NOT 1, v0x1661b60_0, C4<0>, C4<0>, C4<0>;
L_0x1612250 .functor NOT 1, v0x1661c00_0, C4<0>, C4<0>, C4<0>;
L_0x16124d0 .functor AND 1, L_0x1611e70, L_0x1612250, C4<1>, C4<1>;
L_0x1629240 .functor AND 1, L_0x16124d0, v0x1661ca0_0, C4<1>, C4<1>;
L_0x163c810 .functor OR 1, L_0x1611a90, L_0x1629240, C4<0>, C4<0>;
L_0x1665070 .functor NOT 1, v0x1661c00_0, C4<0>, C4<0>, C4<0>;
L_0x16650e0 .functor OR 1, L_0x1665070, v0x1661de0_0, C4<0>, C4<0>;
L_0x16651f0 .functor AND 1, v0x1661ca0_0, L_0x16650e0, C4<1>, C4<1>;
L_0x16652b0 .functor NOT 1, v0x1661b60_0, C4<0>, C4<0>, C4<0>;
L_0x1665380 .functor OR 1, L_0x16652b0, v0x1661c00_0, C4<0>, C4<0>;
L_0x16653f0 .functor AND 1, L_0x16651f0, L_0x1665380, C4<1>, C4<1>;
L_0x1665570 .functor NOT 1, v0x1661c00_0, C4<0>, C4<0>, C4<0>;
L_0x16655e0 .functor OR 1, L_0x1665570, v0x1661de0_0, C4<0>, C4<0>;
L_0x1665500 .functor AND 1, v0x1661ca0_0, L_0x16655e0, C4<1>, C4<1>;
L_0x1665770 .functor NOT 1, v0x1661b60_0, C4<0>, C4<0>, C4<0>;
L_0x1665870 .functor OR 1, L_0x1665770, v0x1661de0_0, C4<0>, C4<0>;
L_0x1665930 .functor AND 1, L_0x1665500, L_0x1665870, C4<1>, C4<1>;
L_0x1665ae0 .functor XNOR 1, L_0x16653f0, L_0x1665930, C4<0>, C4<0>;
v0x1610fe0_0 .net *"_ivl_0", 0 0, L_0x1611a90;  1 drivers
v0x16113e0_0 .net *"_ivl_12", 0 0, L_0x1665070;  1 drivers
v0x16117c0_0 .net *"_ivl_14", 0 0, L_0x16650e0;  1 drivers
v0x1611ba0_0 .net *"_ivl_16", 0 0, L_0x16651f0;  1 drivers
v0x1611f80_0 .net *"_ivl_18", 0 0, L_0x16652b0;  1 drivers
v0x1612360_0 .net *"_ivl_2", 0 0, L_0x1611e70;  1 drivers
v0x16125e0_0 .net *"_ivl_20", 0 0, L_0x1665380;  1 drivers
v0x16600d0_0 .net *"_ivl_24", 0 0, L_0x1665570;  1 drivers
v0x16601b0_0 .net *"_ivl_26", 0 0, L_0x16655e0;  1 drivers
v0x1660290_0 .net *"_ivl_28", 0 0, L_0x1665500;  1 drivers
v0x1660370_0 .net *"_ivl_30", 0 0, L_0x1665770;  1 drivers
v0x1660450_0 .net *"_ivl_32", 0 0, L_0x1665870;  1 drivers
v0x1660530_0 .net *"_ivl_36", 0 0, L_0x1665ae0;  1 drivers
L_0x7f61b2c67018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16605f0_0 .net *"_ivl_38", 0 0, L_0x7f61b2c67018;  1 drivers
v0x16606d0_0 .net *"_ivl_4", 0 0, L_0x1612250;  1 drivers
v0x16607b0_0 .net *"_ivl_6", 0 0, L_0x16124d0;  1 drivers
v0x1660890_0 .net *"_ivl_8", 0 0, L_0x1629240;  1 drivers
v0x1660970_0 .net "a", 0 0, v0x1661b60_0;  alias, 1 drivers
v0x1660a30_0 .net "b", 0 0, v0x1661c00_0;  alias, 1 drivers
v0x1660af0_0 .net "c", 0 0, v0x1661ca0_0;  alias, 1 drivers
v0x1660bb0_0 .net "d", 0 0, v0x1661de0_0;  alias, 1 drivers
v0x1660c70_0 .net "out_pos", 0 0, L_0x1665bf0;  alias, 1 drivers
v0x1660d30_0 .net "out_sop", 0 0, L_0x163c810;  alias, 1 drivers
v0x1660df0_0 .net "pos0", 0 0, L_0x16653f0;  1 drivers
v0x1660eb0_0 .net "pos1", 0 0, L_0x1665930;  1 drivers
L_0x1665bf0 .functor MUXZ 1, L_0x7f61b2c67018, L_0x16653f0, L_0x1665ae0, C4<>;
S_0x1661030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x160a320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1661b60_0 .var "a", 0 0;
v0x1661c00_0 .var "b", 0 0;
v0x1661ca0_0 .var "c", 0 0;
v0x1661d40_0 .net "clk", 0 0, v0x16643d0_0;  1 drivers
v0x1661de0_0 .var "d", 0 0;
v0x1661ed0_0 .var/2u "fail", 0 0;
v0x1661f70_0 .var/2u "fail1", 0 0;
v0x1662010_0 .net "tb_match", 0 0, L_0x1667580;  alias, 1 drivers
v0x16620b0_0 .var "wavedrom_enable", 0 0;
v0x1662150_0 .var "wavedrom_title", 511 0;
E_0x161cd40/0 .event negedge, v0x1661d40_0;
E_0x161cd40/1 .event posedge, v0x1661d40_0;
E_0x161cd40 .event/or E_0x161cd40/0, E_0x161cd40/1;
S_0x1661360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1661030;
 .timescale -12 -12;
v0x16615a0_0 .var/2s "i", 31 0;
E_0x161cbe0 .event posedge, v0x1661d40_0;
S_0x16616a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1661030;
 .timescale -12 -12;
v0x16618a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1661980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1661030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1662330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x160a320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1665da0 .functor AND 1, v0x1661ca0_0, v0x1661de0_0, C4<1>, C4<1>;
L_0x1666050 .functor NOT 1, v0x1661b60_0, C4<0>, C4<0>, C4<0>;
L_0x16660e0 .functor NOT 1, v0x1661c00_0, C4<0>, C4<0>, C4<0>;
L_0x1666260 .functor AND 1, L_0x1666050, L_0x16660e0, C4<1>, C4<1>;
L_0x16663a0 .functor AND 1, L_0x1666260, v0x1661ca0_0, C4<1>, C4<1>;
L_0x1666460 .functor OR 1, L_0x1665da0, L_0x16663a0, C4<0>, C4<0>;
L_0x1666600 .functor NOT 1, v0x1661c00_0, C4<0>, C4<0>, C4<0>;
L_0x1666670 .functor OR 1, L_0x1666600, v0x1661de0_0, C4<0>, C4<0>;
L_0x1666780 .functor AND 1, v0x1661ca0_0, L_0x1666670, C4<1>, C4<1>;
L_0x1666840 .functor NOT 1, v0x1661b60_0, C4<0>, C4<0>, C4<0>;
L_0x1666a20 .functor OR 1, L_0x1666840, v0x1661c00_0, C4<0>, C4<0>;
L_0x1666a90 .functor AND 1, L_0x1666780, L_0x1666a20, C4<1>, C4<1>;
L_0x1666c10 .functor NOT 1, v0x1661b60_0, C4<0>, C4<0>, C4<0>;
L_0x1666c80 .functor OR 1, L_0x1666c10, v0x1661de0_0, C4<0>, C4<0>;
L_0x1666ba0 .functor AND 1, v0x1661ca0_0, L_0x1666c80, C4<1>, C4<1>;
L_0x1666e10 .functor XNOR 1, L_0x1666a90, L_0x1666ba0, C4<0>, C4<0>;
v0x16624f0_0 .net *"_ivl_0", 0 0, L_0x1665da0;  1 drivers
v0x16625d0_0 .net *"_ivl_12", 0 0, L_0x1666600;  1 drivers
v0x16626b0_0 .net *"_ivl_14", 0 0, L_0x1666670;  1 drivers
v0x16627a0_0 .net *"_ivl_16", 0 0, L_0x1666780;  1 drivers
v0x1662880_0 .net *"_ivl_18", 0 0, L_0x1666840;  1 drivers
v0x16629b0_0 .net *"_ivl_2", 0 0, L_0x1666050;  1 drivers
v0x1662a90_0 .net *"_ivl_20", 0 0, L_0x1666a20;  1 drivers
v0x1662b70_0 .net *"_ivl_24", 0 0, L_0x1666c10;  1 drivers
v0x1662c50_0 .net *"_ivl_26", 0 0, L_0x1666c80;  1 drivers
v0x1662dc0_0 .net *"_ivl_30", 0 0, L_0x1666e10;  1 drivers
L_0x7f61b2c67060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1662e80_0 .net *"_ivl_32", 0 0, L_0x7f61b2c67060;  1 drivers
v0x1662f60_0 .net *"_ivl_4", 0 0, L_0x16660e0;  1 drivers
v0x1663040_0 .net *"_ivl_6", 0 0, L_0x1666260;  1 drivers
v0x1663120_0 .net *"_ivl_8", 0 0, L_0x16663a0;  1 drivers
v0x1663200_0 .net "a", 0 0, v0x1661b60_0;  alias, 1 drivers
v0x16632a0_0 .net "b", 0 0, v0x1661c00_0;  alias, 1 drivers
v0x1663390_0 .net "c", 0 0, v0x1661ca0_0;  alias, 1 drivers
v0x1663590_0 .net "d", 0 0, v0x1661de0_0;  alias, 1 drivers
v0x1663680_0 .net "out_pos", 0 0, L_0x1666fb0;  alias, 1 drivers
v0x1663740_0 .net "out_sop", 0 0, L_0x1666460;  alias, 1 drivers
v0x1663800_0 .net "pos0", 0 0, L_0x1666a90;  1 drivers
v0x16638c0_0 .net "pos1", 0 0, L_0x1666ba0;  1 drivers
L_0x1666fb0 .functor MUXZ 1, L_0x7f61b2c67060, L_0x1666a90, L_0x1666e10, C4<>;
S_0x1663a40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x160a320;
 .timescale -12 -12;
E_0x16069f0 .event anyedge, v0x1664830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1664830_0;
    %nor/r;
    %assign/vec4 v0x1664830_0, 0;
    %wait E_0x16069f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1661030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1661ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1661f70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1661030;
T_4 ;
    %wait E_0x161cd40;
    %load/vec4 v0x1662010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1661ed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1661030;
T_5 ;
    %wait E_0x161cbe0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
    %wait E_0x161cbe0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
    %wait E_0x161cbe0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
    %wait E_0x161cbe0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
    %wait E_0x161cbe0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
    %wait E_0x161cbe0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
    %wait E_0x161cbe0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
    %wait E_0x161cbe0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
    %wait E_0x161cbe0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
    %wait E_0x161cbe0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
    %wait E_0x161cbe0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
    %wait E_0x161cbe0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
    %wait E_0x161cbe0;
    %load/vec4 v0x1661ed0_0;
    %store/vec4 v0x1661f70_0, 0, 1;
    %fork t_1, S_0x1661360;
    %jmp t_0;
    .scope S_0x1661360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16615a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x16615a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x161cbe0;
    %load/vec4 v0x16615a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16615a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16615a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1661030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x161cd40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1661de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1661c00_0, 0;
    %assign/vec4 v0x1661b60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1661ed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1661f70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x160a320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16643d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1664830_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x160a320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x16643d0_0;
    %inv;
    %store/vec4 v0x16643d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x160a320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1661d40_0, v0x1664ab0_0, v0x16641f0_0, v0x1664290_0, v0x1664330_0, v0x1664470_0, v0x16646f0_0, v0x1664650_0, v0x16645b0_0, v0x1664510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x160a320;
T_9 ;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1664790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x160a320;
T_10 ;
    %wait E_0x161cd40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1664790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1664790_0, 4, 32;
    %load/vec4 v0x16649e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1664790_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1664790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1664790_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16646f0_0;
    %load/vec4 v0x16646f0_0;
    %load/vec4 v0x1664650_0;
    %xor;
    %load/vec4 v0x16646f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1664790_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1664790_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x16645b0_0;
    %load/vec4 v0x16645b0_0;
    %load/vec4 v0x1664510_0;
    %xor;
    %load/vec4 v0x16645b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1664790_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1664790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1664790_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/machine/ece241_2013_q2/iter0/response2/top_module.sv";
