Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 22:54:57 2024
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_timing_summary_routed.rpt -pb lab3_timing_summary_routed.pb -rpx lab3_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1687 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 1687 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 1687 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3178 pins that are not constrained for maximum delay. (HIGH)

 There are 384 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     92.666        0.000                      0                   51        0.254        0.000                      0                   51       49.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        92.666        0.000                      0                   51        0.254        0.000                      0                   51       49.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       92.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.666ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 1.306ns (18.711%)  route 5.674ns (81.289%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.591     5.193    u_seg7x16/CLK
    SLICE_X55Y123        FDCE                                         r  u_seg7x16/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDCE (Prop_fdce_C_Q)         0.456     5.649 r  u_seg7x16/i_data_store_reg[4]/Q
                         net (fo=2, routed)           1.565     7.215    u_seg7x16/i_data_store_reg_n_0_[4]
    SLICE_X61Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.339 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           0.971     8.310    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.152     8.462 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           0.861     9.322    u_seg7x16/sel0[4]
    SLICE_X63Y124        LUT4 (Prop_lut4_I2_O)        0.332     9.654 r  u_seg7x16/o_seg_r[6]_i_9/O
                         net (fo=6, routed)           0.868    10.523    u_seg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.124    10.647 r  u_seg7x16/o_seg_r[2]_i_3/O
                         net (fo=1, routed)           0.711    11.358    u_seg7x16/o_seg_r[2]_i_3_n_0
    SLICE_X61Y125        LUT4 (Prop_lut4_I3_O)        0.118    11.476 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.697    12.173    u_seg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X61Y124        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.476   104.898    u_seg7x16/CLK
    SLICE_X61Y124        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.157    
                         clock uncertainty           -0.035   105.122    
    SLICE_X61Y124        FDPE (Setup_fdpe_C_D)       -0.283   104.839    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        104.839    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                 92.666    

Slack (MET) :             92.750ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 1.306ns (18.326%)  route 5.821ns (81.674%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.600     5.202    u_seg7x16/CLK
    SLICE_X61Y128        FDCE                                         r  u_seg7x16/i_data_store_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDCE (Prop_fdce_C_Q)         0.456     5.658 r  u_seg7x16/i_data_store_reg[24]/Q
                         net (fo=2, routed)           1.125     6.784    u_seg7x16/data3_0[0]
    SLICE_X61Y123        LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  u_seg7x16/o_seg_r[0]_i_4/O
                         net (fo=1, routed)           1.122     8.030    u_seg7x16/o_seg_r[0]_i_4_n_0
    SLICE_X61Y122        LUT5 (Prop_lut5_I4_O)        0.152     8.182 r  u_seg7x16/o_seg_r[0]_i_2/O
                         net (fo=2, routed)           1.058     9.239    u_seg7x16/seg_data_r__37[0]
    SLICE_X63Y123        LUT5 (Prop_lut5_I0_O)        0.326     9.565 r  u_seg7x16/o_seg_r[6]_i_5/O
                         net (fo=8, routed)           0.844    10.409    u_seg7x16/sel0[0]
    SLICE_X63Y124        LUT6 (Prop_lut6_I1_O)        0.124    10.533 r  u_seg7x16/o_seg_r[3]_i_3/O
                         net (fo=1, routed)           1.103    11.637    u_seg7x16/o_seg_r[3]_i_3_n_0
    SLICE_X61Y124        LUT4 (Prop_lut4_I3_O)        0.124    11.761 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.568    12.329    u_seg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X61Y124        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.476   104.898    u_seg7x16/CLK
    SLICE_X61Y124        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.157    
                         clock uncertainty           -0.035   105.122    
    SLICE_X61Y124        FDPE (Setup_fdpe_C_D)       -0.043   105.079    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.079    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                 92.750    

Slack (MET) :             93.385ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.307ns (20.770%)  route 4.986ns (79.230%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.591     5.193    u_seg7x16/CLK
    SLICE_X55Y123        FDCE                                         r  u_seg7x16/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDCE (Prop_fdce_C_Q)         0.456     5.649 r  u_seg7x16/i_data_store_reg[4]/Q
                         net (fo=2, routed)           1.565     7.215    u_seg7x16/i_data_store_reg_n_0_[4]
    SLICE_X61Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.339 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           0.971     8.310    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.152     8.462 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           0.861     9.322    u_seg7x16/sel0[4]
    SLICE_X63Y124        LUT4 (Prop_lut4_I2_O)        0.332     9.654 r  u_seg7x16/o_seg_r[6]_i_9/O
                         net (fo=6, routed)           0.697    10.351    u_seg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X65Y124        LUT6 (Prop_lut6_I5_O)        0.124    10.475 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=1, routed)           0.416    10.890    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X63Y124        LUT2 (Prop_lut2_I1_O)        0.119    11.009 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.477    11.486    u_seg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X63Y123        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.480   104.902    u_seg7x16/CLK
    SLICE_X63Y123        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.161    
                         clock uncertainty           -0.035   105.126    
    SLICE_X63Y123        FDPE (Setup_fdpe_C_D)       -0.255   104.871    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        104.871    
                         arrival time                         -11.486    
  -------------------------------------------------------------------
                         slack                                 93.385    

Slack (MET) :             93.535ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.312ns (20.418%)  route 5.114ns (79.582%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.591     5.193    u_seg7x16/CLK
    SLICE_X55Y123        FDCE                                         r  u_seg7x16/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDCE (Prop_fdce_C_Q)         0.456     5.649 r  u_seg7x16/i_data_store_reg[4]/Q
                         net (fo=2, routed)           1.565     7.215    u_seg7x16/i_data_store_reg_n_0_[4]
    SLICE_X61Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.339 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           0.971     8.310    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.152     8.462 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           0.861     9.322    u_seg7x16/sel0[4]
    SLICE_X63Y124        LUT4 (Prop_lut4_I2_O)        0.332     9.654 r  u_seg7x16/o_seg_r[6]_i_9/O
                         net (fo=6, routed)           0.460    10.114    u_seg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X65Y124        LUT6 (Prop_lut6_I5_O)        0.124    10.238 r  u_seg7x16/o_seg_r[5]_i_3/O
                         net (fo=1, routed)           1.257    11.495    u_seg7x16/o_seg_r[5]_i_3_n_0
    SLICE_X61Y124        LUT2 (Prop_lut2_I1_O)        0.124    11.619 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000    11.619    u_seg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X61Y124        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.476   104.898    u_seg7x16/CLK
    SLICE_X61Y124        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.157    
                         clock uncertainty           -0.035   105.122    
    SLICE_X61Y124        FDPE (Setup_fdpe_C_D)        0.032   105.154    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.154    
                         arrival time                         -11.619    
  -------------------------------------------------------------------
                         slack                                 93.535    

Slack (MET) :             93.623ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.306ns (20.647%)  route 5.019ns (79.353%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.600     5.202    u_seg7x16/CLK
    SLICE_X61Y128        FDCE                                         r  u_seg7x16/i_data_store_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDCE (Prop_fdce_C_Q)         0.456     5.658 r  u_seg7x16/i_data_store_reg[24]/Q
                         net (fo=2, routed)           1.125     6.784    u_seg7x16/data3_0[0]
    SLICE_X61Y123        LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  u_seg7x16/o_seg_r[0]_i_4/O
                         net (fo=1, routed)           1.122     8.030    u_seg7x16/o_seg_r[0]_i_4_n_0
    SLICE_X61Y122        LUT5 (Prop_lut5_I4_O)        0.152     8.182 r  u_seg7x16/o_seg_r[0]_i_2/O
                         net (fo=2, routed)           1.058     9.239    u_seg7x16/seg_data_r__37[0]
    SLICE_X63Y123        LUT5 (Prop_lut5_I0_O)        0.326     9.565 r  u_seg7x16/o_seg_r[6]_i_5/O
                         net (fo=8, routed)           0.839    10.404    u_seg7x16/sel0[0]
    SLICE_X63Y124        LUT6 (Prop_lut6_I2_O)        0.124    10.528 r  u_seg7x16/o_seg_r[0]_i_3/O
                         net (fo=1, routed)           0.875    11.404    u_seg7x16/o_seg_r[0]_i_3_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.124    11.528 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000    11.528    u_seg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X61Y124        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.476   104.898    u_seg7x16/CLK
    SLICE_X61Y124        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.157    
                         clock uncertainty           -0.035   105.122    
    SLICE_X61Y124        FDPE (Setup_fdpe_C_D)        0.029   105.151    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.151    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                 93.623    

Slack (MET) :             94.031ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 1.306ns (22.061%)  route 4.614ns (77.939%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.600     5.202    u_seg7x16/CLK
    SLICE_X61Y128        FDCE                                         r  u_seg7x16/i_data_store_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDCE (Prop_fdce_C_Q)         0.456     5.658 r  u_seg7x16/i_data_store_reg[24]/Q
                         net (fo=2, routed)           1.125     6.784    u_seg7x16/data3_0[0]
    SLICE_X61Y123        LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  u_seg7x16/o_seg_r[0]_i_4/O
                         net (fo=1, routed)           1.122     8.030    u_seg7x16/o_seg_r[0]_i_4_n_0
    SLICE_X61Y122        LUT5 (Prop_lut5_I4_O)        0.152     8.182 r  u_seg7x16/o_seg_r[0]_i_2/O
                         net (fo=2, routed)           1.058     9.239    u_seg7x16/seg_data_r__37[0]
    SLICE_X63Y123        LUT5 (Prop_lut5_I0_O)        0.326     9.565 r  u_seg7x16/o_seg_r[6]_i_5/O
                         net (fo=8, routed)           0.664    10.230    u_seg7x16/sel0[0]
    SLICE_X64Y124        LUT6 (Prop_lut6_I1_O)        0.124    10.354 r  u_seg7x16/o_seg_r[1]_i_3/O
                         net (fo=1, routed)           0.645    10.998    u_seg7x16/o_seg_r[1]_i_3_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.124    11.122 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000    11.122    u_seg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X61Y124        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.476   104.898    u_seg7x16/CLK
    SLICE_X61Y124        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.157    
                         clock uncertainty           -0.035   105.122    
    SLICE_X61Y124        FDPE (Setup_fdpe_C_D)        0.031   105.153    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.153    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                 94.031    

Slack (MET) :             94.381ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 1.306ns (23.438%)  route 4.266ns (76.562%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.600     5.202    u_seg7x16/CLK
    SLICE_X61Y128        FDCE                                         r  u_seg7x16/i_data_store_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDCE (Prop_fdce_C_Q)         0.456     5.658 r  u_seg7x16/i_data_store_reg[24]/Q
                         net (fo=2, routed)           1.125     6.784    u_seg7x16/data3_0[0]
    SLICE_X61Y123        LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  u_seg7x16/o_seg_r[0]_i_4/O
                         net (fo=1, routed)           1.122     8.030    u_seg7x16/o_seg_r[0]_i_4_n_0
    SLICE_X61Y122        LUT5 (Prop_lut5_I4_O)        0.152     8.182 r  u_seg7x16/o_seg_r[0]_i_2/O
                         net (fo=2, routed)           1.058     9.239    u_seg7x16/seg_data_r__37[0]
    SLICE_X63Y123        LUT5 (Prop_lut5_I0_O)        0.326     9.565 r  u_seg7x16/o_seg_r[6]_i_5/O
                         net (fo=8, routed)           0.393     9.958    u_seg7x16/sel0[0]
    SLICE_X64Y124        LUT4 (Prop_lut4_I1_O)        0.124    10.082 r  u_seg7x16/o_seg_r[4]_i_4/O
                         net (fo=1, routed)           0.568    10.650    u_seg7x16/o_seg_r[4]_i_4_n_0
    SLICE_X63Y123        LUT4 (Prop_lut4_I2_O)        0.124    10.774 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000    10.774    u_seg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X63Y123        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.480   104.902    u_seg7x16/CLK
    SLICE_X63Y123        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.161    
                         clock uncertainty           -0.035   105.126    
    SLICE_X63Y123        FDPE (Setup_fdpe_C_D)        0.029   105.155    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.155    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                 94.381    

Slack (MET) :             97.222ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.732ns (26.635%)  route 2.016ns (73.365%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.598     5.200    u_seg7x16/CLK
    SLICE_X63Y126        FDCE                                         r  u_seg7x16/i_data_store_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDCE (Prop_fdce_C_Q)         0.456     5.656 r  u_seg7x16/i_data_store_reg[23]/Q
                         net (fo=2, routed)           1.351     7.008    u_seg7x16/data2[7]
    SLICE_X59Y123        LUT6 (Prop_lut6_I1_O)        0.124     7.132 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=2, routed)           0.665     7.797    u_seg7x16/o_seg_r[7]_i_3_n_0
    SLICE_X59Y123        LUT3 (Prop_lut3_I1_O)        0.152     7.949 r  u_seg7x16/o_seg_r[7]_i_2/O
                         net (fo=1, routed)           0.000     7.949    u_seg7x16/o_seg_r[7]_i_2_n_0
    SLICE_X59Y123        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.478   104.900    u_seg7x16/CLK
    SLICE_X59Y123        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.259   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X59Y123        FDPE (Setup_fdpe_C_D)        0.047   105.171    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 97.222    

Slack (MET) :             97.228ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 1.223ns (49.061%)  route 1.270ns (50.939%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.620     6.295    clkdiv_reg_n_0_[1]
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     7.062 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.650     7.712    clkdiv_reg[0]_i_1_n_4
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.496   104.918    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism              0.301   105.219    
                         clock uncertainty           -0.035   105.184    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)       -0.244   104.940    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                 97.228    

Slack (MET) :             97.405ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 1.158ns (50.307%)  route 1.144ns (49.693%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.620     6.295    clkdiv_reg_n_0_[1]
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     6.997 r  clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.524     7.521    clkdiv_reg[0]_i_1_n_5
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.496   104.918    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[2]/C
                         clock pessimism              0.301   105.219    
                         clock uncertainty           -0.035   105.184    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)       -0.258   104.926    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                        104.926    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                 97.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.350ns (86.611%)  route 0.054ns (13.389%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.054     1.675    clkdiv_reg_n_0_[2]
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.831 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.831    clkdiv_reg[0]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.884 r  clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    clkdiv_reg[4]_i_1_n_7
    SLICE_X50Y101        FDCE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y101        FDCE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X50Y101        FDCE (Hold_fdce_C_D)         0.134     1.629    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X50Y102        FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDCE (Prop_fdce_C_Q)         0.164     1.643 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.758    clkdiv_reg_n_0_[10]
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    clkdiv_reg[8]_i_1_n_5
    SLICE_X50Y102        FDCE                                         r  clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y102        FDCE                                         r  clkdiv_reg[10]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X50Y102        FDCE (Hold_fdce_C_D)         0.134     1.613    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X50Y101        FDCE                                         r  clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDCE (Prop_fdce_C_Q)         0.164     1.643 r  clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.758    clkdiv_reg_n_0_[6]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    clkdiv_reg[4]_i_1_n_5
    SLICE_X50Y101        FDCE                                         r  clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y101        FDCE                                         r  clkdiv_reg[6]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X50Y101        FDCE (Hold_fdce_C_D)         0.134     1.613    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X50Y103        FDCE                                         r  clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.757    clkdiv_reg_n_0_[14]
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    clkdiv_reg[12]_i_1_n_5
    SLICE_X50Y103        FDCE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X50Y103        FDCE                                         r  clkdiv_reg[14]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X50Y103        FDCE (Hold_fdce_C_D)         0.134     1.612    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X50Y104        FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.114     1.757    clkdiv_reg_n_0_[18]
    SLICE_X50Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    clkdiv_reg[16]_i_1_n_5
    SLICE_X50Y104        FDCE                                         r  clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X50Y104        FDCE                                         r  clkdiv_reg[18]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X50Y104        FDCE (Hold_fdce_C_D)         0.134     1.612    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X50Y105        FDCE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.114     1.757    clkdiv_reg_n_0_[22]
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    clkdiv_reg[20]_i_1_n_5
    SLICE_X50Y105        FDCE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X50Y105        FDCE                                         r  clkdiv_reg[22]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X50Y105        FDCE (Hold_fdce_C_D)         0.134     1.612    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X50Y106        FDCE                                         r  clkdiv_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  clkdiv_reg[26]/Q
                         net (fo=1, routed)           0.114     1.757    clkdiv_reg_n_0_[26]
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    clkdiv_reg[24]_i_1_n_5
    SLICE_X50Y106        FDCE                                         r  clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X50Y106        FDCE                                         r  clkdiv_reg[26]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X50Y106        FDCE (Hold_fdce_C_D)         0.134     1.612    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.550     1.469    u_seg7x16/CLK
    SLICE_X62Y123        FDCE                                         r  u_seg7x16/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y123        FDCE (Prop_fdce_C_Q)         0.164     1.633 r  u_seg7x16/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.748    u_seg7x16/cnt_reg_n_0_[6]
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  u_seg7x16/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    u_seg7x16/cnt_reg[4]_i_1_n_5
    SLICE_X62Y123        FDCE                                         r  u_seg7x16/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     1.983    u_seg7x16/CLK
    SLICE_X62Y123        FDCE                                         r  u_seg7x16/cnt_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y123        FDCE (Hold_fdce_C_D)         0.134     1.603    u_seg7x16/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     1.468    u_seg7x16/CLK
    SLICE_X62Y124        FDCE                                         r  u_seg7x16/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y124        FDCE (Prop_fdce_C_Q)         0.164     1.632 r  u_seg7x16/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    u_seg7x16/cnt_reg_n_0_[10]
    SLICE_X62Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  u_seg7x16/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    u_seg7x16/cnt_reg[8]_i_1_n_5
    SLICE_X62Y124        FDCE                                         r  u_seg7x16/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     1.982    u_seg7x16/CLK
    SLICE_X62Y124        FDCE                                         r  u_seg7x16/cnt_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y124        FDCE (Hold_fdce_C_D)         0.134     1.602    u_seg7x16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     1.468    u_seg7x16/CLK
    SLICE_X62Y125        FDCE                                         r  u_seg7x16/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y125        FDCE (Prop_fdce_C_Q)         0.164     1.632 r  u_seg7x16/cnt_reg[14]/Q
                         net (fo=4, routed)           0.127     1.759    u_seg7x16/seg7_clk
    SLICE_X62Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  u_seg7x16/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    u_seg7x16/cnt_reg[12]_i_1_n_5
    SLICE_X62Y125        FDCE                                         r  u_seg7x16/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     1.982    u_seg7x16/CLK
    SLICE_X62Y125        FDCE                                         r  u_seg7x16/cnt_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y125        FDCE (Hold_fdce_C_D)         0.134     1.602    u_seg7x16/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y100   clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y102   clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y102   clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y103   clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y103   clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y103   clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y103   clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y104   clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y104   clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y100   clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y102   clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y102   clkdiv_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y103   clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y103   clkdiv_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y103   clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y103   clkdiv_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y103   clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y103   clkdiv_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y103   clkdiv_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y100   clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y102   clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y102   clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y103   clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y103   clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y103   clkdiv_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y103   clkdiv_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y104   clkdiv_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y104   clkdiv_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y104   clkdiv_reg[18]/C



