
*** Running vivado
    with args -log zsys_clk_wiz_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_clk_wiz_1_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zsys_clk_wiz_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.375 ; gain = 62.000 ; free physical = 2377 ; free virtual = 5660
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.v:71]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_axi_clk_config' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_axi_clk_config.vhd:178]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_axi_lite_ipif' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/zsys_clk_wiz_1_0_axi_lite_ipif.vhd:245]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_slave_attachment' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/zsys_clk_wiz_1_0_slave_attachment.vhd:236]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_address_decoder' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/zsys_clk_wiz_1_0_address_decoder.vhd:186]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_pselect_f' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_pselect_f' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized0' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized1' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized1' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized2' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized2' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized3' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized3' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized4' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized4' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized5' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized5' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized6' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized6' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized7' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized7' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized8' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_pselect_f__parameterized8' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_address_decoder' (2#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/zsys_clk_wiz_1_0_address_decoder.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_slave_attachment' (3#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/zsys_clk_wiz_1_0_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_axi_lite_ipif' (4#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/zsys_clk_wiz_1_0_axi_lite_ipif.vhd:245]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_clk_wiz_drp' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_clk_wiz_drp.vhd:154]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_clk_wiz' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (5#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (6#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (7#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_clk_wiz' (8#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_mmcm_drp' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_mmcm_drp' (9#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_clk_wiz_drp' (10#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_clk_wiz_drp.vhd:154]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0_soft_reset' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_soft_reset' (11#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/proc_common_v3_00_a/hdl/src/vhdl/zsys_clk_wiz_1_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0_axi_clk_config' (12#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_axi_clk_config.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'zsys_clk_wiz_1_0' (13#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1199.875 ; gain = 116.500 ; free physical = 2146 ; free virtual = 5447
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1199.875 ; gain = 116.500 ; free physical = 2113 ; free virtual = 5414
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1563.090 ; gain = 1.000 ; free physical = 902 ; free virtual = 4204
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1563.090 ; gain = 479.715 ; free physical = 779 ; free virtual = 4081
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1563.090 ; gain = 479.715 ; free physical = 778 ; free virtual = 4081
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1563.090 ; gain = 479.715 ; free physical = 779 ; free virtual = 4081
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1563.090 ; gain = 479.715 ; free physical = 410 ; free virtual = 3713
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 1563.090 ; gain = 479.715 ; free physical = 713 ; free virtual = 4016
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:01:53 . Memory (MB): peak = 1563.090 ; gain = 479.715 ; free physical = 837 ; free virtual = 4142
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 1566.090 ; gain = 482.715 ; free physical = 373 ; free virtual = 3680
Finished Technology Mapping : Time (s): cpu = 00:02:04 ; elapsed = 00:02:11 . Memory (MB): peak = 1578.770 ; gain = 495.395 ; free physical = 271 ; free virtual = 3577
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1578.770 ; gain = 495.395 ; free physical = 179 ; free virtual = 3484
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1578.770 ; gain = 495.395 ; free physical = 203 ; free virtual = 3509
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1578.770 ; gain = 495.395 ; free physical = 189 ; free virtual = 3499
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1578.770 ; gain = 495.395 ; free physical = 189 ; free virtual = 3499
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1578.770 ; gain = 495.395 ; free physical = 171 ; free virtual = 3480
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1578.770 ; gain = 495.395 ; free physical = 182 ; free virtual = 3491

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    34|
|3     |LUT1       |     5|
|4     |LUT2       |   160|
|5     |LUT3       |   118|
|6     |LUT4       |   145|
|7     |LUT5       |   157|
|8     |LUT6       |   728|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |   135|
|11    |FDRE       |  1415|
|12    |FDSE       |    67|
|13    |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1578.770 ; gain = 495.395 ; free physical = 182 ; free virtual = 3491
synth_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 1610.785 ; gain = 539.992 ; free physical = 748 ; free virtual = 4058
