$date
	Fri Dec 12 12:59:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module odd_parity_checker_tb $end
$var wire 1 ! b $end
$var reg 5 " a [4:0] $end
$scope module dut $end
$var wire 5 # a [4:0] $end
$var reg 1 ! b $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 $ i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
b1 #
b1 "
0!
$end
#5
b10 "
b10 #
b10 $
#10
1!
b11 "
b11 #
b11 $
#15
0!
b100 "
b100 #
b100 $
#20
1!
b101 "
b101 #
b101 $
#25
b110 "
b110 #
b110 $
#30
0!
b111 "
b111 #
b111 $
#35
b1000 "
b1000 #
b1000 $
#40
1!
b1001 "
b1001 #
b1001 $
#45
b1010 "
b1010 #
b1010 $
#50
0!
b1011 "
b1011 #
b1011 $
#55
1!
b1100 "
b1100 #
b1100 $
#60
0!
b1101 "
b1101 #
b1101 $
#65
b1110 "
b1110 #
b1110 $
#70
1!
b1111 "
b1111 #
b1111 $
#75
0!
b10000 "
b10000 #
b10000 $
#80
1!
b10001 "
b10001 #
b10001 $
#85
b10010 "
b10010 #
b10010 $
#90
0!
b10011 "
b10011 #
b10011 $
#95
1!
b10100 "
b10100 #
b10100 $
#100
0!
b10101 "
b10101 #
b10101 $
#105
b10110 "
b10110 #
b10110 $
#110
1!
b10111 "
b10111 #
b10111 $
#115
b11000 "
b11000 #
b11000 $
#120
0!
b11001 "
b11001 #
b11001 $
#125
b11010 "
b11010 #
b11010 $
#130
1!
b11011 "
b11011 #
b11011 $
#135
0!
b11100 "
b11100 #
b11100 $
#140
1!
b11101 "
b11101 #
b11101 $
#145
b11110 "
b11110 #
b11110 $
#150
0!
b11111 "
b11111 #
b11111 $
#155
b100000 $
