Timing Analyzer report for SUPER_IO_BOARD
Sat Nov 18 16:53:06 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Microcomputer:inst|cpuClock'
 13. Slow 1200mV 85C Model Setup: 'CLK_50'
 14. Slow 1200mV 85C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 15. Slow 1200mV 85C Model Setup: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 16. Slow 1200mV 85C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 17. Slow 1200mV 85C Model Setup: 'FPGA_S100_SERIAL_PORTS-'
 18. Slow 1200mV 85C Model Setup: 'Microcomputer:inst|T80s:cpu1|MREQ_n'
 19. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Setup: 'FPGA_UART_8255_SELECT-'
 21. Slow 1200mV 85C Model Setup: 'FPGA_SPI_I2C_PORTS-'
 22. Slow 1200mV 85C Model Setup: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 23. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Hold: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 25. Slow 1200mV 85C Model Hold: 'Microcomputer:inst|cpuClock'
 26. Slow 1200mV 85C Model Hold: 'FPGA_SPI_I2C_PORTS-'
 27. Slow 1200mV 85C Model Hold: 'FPGA_S100_SERIAL_PORTS-'
 28. Slow 1200mV 85C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 29. Slow 1200mV 85C Model Hold: 'CLK_50'
 30. Slow 1200mV 85C Model Hold: 'FPGA_UART_8255_SELECT-'
 31. Slow 1200mV 85C Model Hold: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 32. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 85C Model Hold: 'Microcomputer:inst|T80s:cpu1|MREQ_n'
 34. Slow 1200mV 85C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 35. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 85C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 37. Slow 1200mV 85C Model Recovery: 'Microcomputer:inst|cpuClock'
 38. Slow 1200mV 85C Model Recovery: 'FPGA_INTERFACE_PORTS-'
 39. Slow 1200mV 85C Model Recovery: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 40. Slow 1200mV 85C Model Recovery: 'FPGA_BOARD_RESET-'
 41. Slow 1200mV 85C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 42. Slow 1200mV 85C Model Recovery: 'FPGA_S100_SERIAL_PORTS-'
 43. Slow 1200mV 85C Model Recovery: 'FPGA_UART_8255_SELECT-'
 44. Slow 1200mV 85C Model Recovery: 'ps2_keyboard_to_ascii:inst37|ascii_new'
 45. Slow 1200mV 85C Model Recovery: 'CLK_50'
 46. Slow 1200mV 85C Model Recovery: 'FPGA_SPI_I2C_PORTS-'
 47. Slow 1200mV 85C Model Removal: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 48. Slow 1200mV 85C Model Removal: 'FPGA_SPI_I2C_PORTS-'
 49. Slow 1200mV 85C Model Removal: 'FPGA_INTERFACE_PORTS-'
 50. Slow 1200mV 85C Model Removal: 'FPGA_S100_SERIAL_PORTS-'
 51. Slow 1200mV 85C Model Removal: 'FPGA_UART_8255_SELECT-'
 52. Slow 1200mV 85C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 53. Slow 1200mV 85C Model Removal: 'FPGA_BOARD_RESET-'
 54. Slow 1200mV 85C Model Removal: 'Microcomputer:inst|cpuClock'
 55. Slow 1200mV 85C Model Removal: 'ps2_keyboard_to_ascii:inst37|ascii_new'
 56. Slow 1200mV 85C Model Removal: 'CLK_50'
 57. Slow 1200mV 85C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 58. Slow 1200mV 85C Model Metastability Summary
 59. Slow 1200mV 0C Model Fmax Summary
 60. Slow 1200mV 0C Model Setup Summary
 61. Slow 1200mV 0C Model Hold Summary
 62. Slow 1200mV 0C Model Recovery Summary
 63. Slow 1200mV 0C Model Removal Summary
 64. Slow 1200mV 0C Model Minimum Pulse Width Summary
 65. Slow 1200mV 0C Model Setup: 'Microcomputer:inst|cpuClock'
 66. Slow 1200mV 0C Model Setup: 'CLK_50'
 67. Slow 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 68. Slow 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 69. Slow 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 70. Slow 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|MREQ_n'
 71. Slow 1200mV 0C Model Setup: 'FPGA_S100_SERIAL_PORTS-'
 72. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 73. Slow 1200mV 0C Model Setup: 'FPGA_UART_8255_SELECT-'
 74. Slow 1200mV 0C Model Setup: 'FPGA_SPI_I2C_PORTS-'
 75. Slow 1200mV 0C Model Setup: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 76. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 77. Slow 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 78. Slow 1200mV 0C Model Hold: 'FPGA_SPI_I2C_PORTS-'
 79. Slow 1200mV 0C Model Hold: 'Microcomputer:inst|cpuClock'
 80. Slow 1200mV 0C Model Hold: 'FPGA_S100_SERIAL_PORTS-'
 81. Slow 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 82. Slow 1200mV 0C Model Hold: 'FPGA_UART_8255_SELECT-'
 83. Slow 1200mV 0C Model Hold: 'CLK_50'
 84. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 85. Slow 1200mV 0C Model Hold: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 86. Slow 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|MREQ_n'
 87. Slow 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 88. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 89. Slow 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 90. Slow 1200mV 0C Model Recovery: 'Microcomputer:inst|cpuClock'
 91. Slow 1200mV 0C Model Recovery: 'FPGA_INTERFACE_PORTS-'
 92. Slow 1200mV 0C Model Recovery: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 93. Slow 1200mV 0C Model Recovery: 'FPGA_BOARD_RESET-'
 94. Slow 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 95. Slow 1200mV 0C Model Recovery: 'FPGA_S100_SERIAL_PORTS-'
 96. Slow 1200mV 0C Model Recovery: 'FPGA_UART_8255_SELECT-'
 97. Slow 1200mV 0C Model Recovery: 'ps2_keyboard_to_ascii:inst37|ascii_new'
 98. Slow 1200mV 0C Model Recovery: 'CLK_50'
 99. Slow 1200mV 0C Model Recovery: 'FPGA_SPI_I2C_PORTS-'
100. Slow 1200mV 0C Model Removal: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
101. Slow 1200mV 0C Model Removal: 'FPGA_SPI_I2C_PORTS-'
102. Slow 1200mV 0C Model Removal: 'FPGA_S100_SERIAL_PORTS-'
103. Slow 1200mV 0C Model Removal: 'FPGA_INTERFACE_PORTS-'
104. Slow 1200mV 0C Model Removal: 'FPGA_UART_8255_SELECT-'
105. Slow 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
106. Slow 1200mV 0C Model Removal: 'Microcomputer:inst|cpuClock'
107. Slow 1200mV 0C Model Removal: 'FPGA_BOARD_RESET-'
108. Slow 1200mV 0C Model Removal: 'ps2_keyboard_to_ascii:inst37|ascii_new'
109. Slow 1200mV 0C Model Removal: 'CLK_50'
110. Slow 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
111. Slow 1200mV 0C Model Metastability Summary
112. Fast 1200mV 0C Model Setup Summary
113. Fast 1200mV 0C Model Hold Summary
114. Fast 1200mV 0C Model Recovery Summary
115. Fast 1200mV 0C Model Removal Summary
116. Fast 1200mV 0C Model Minimum Pulse Width Summary
117. Fast 1200mV 0C Model Setup: 'Microcomputer:inst|cpuClock'
118. Fast 1200mV 0C Model Setup: 'CLK_50'
119. Fast 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
120. Fast 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
121. Fast 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
122. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
123. Fast 1200mV 0C Model Setup: 'FPGA_S100_SERIAL_PORTS-'
124. Fast 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|MREQ_n'
125. Fast 1200mV 0C Model Setup: 'FPGA_UART_8255_SELECT-'
126. Fast 1200mV 0C Model Setup: 'FPGA_SPI_I2C_PORTS-'
127. Fast 1200mV 0C Model Setup: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
128. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
129. Fast 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
130. Fast 1200mV 0C Model Hold: 'Microcomputer:inst|cpuClock'
131. Fast 1200mV 0C Model Hold: 'FPGA_SPI_I2C_PORTS-'
132. Fast 1200mV 0C Model Hold: 'FPGA_S100_SERIAL_PORTS-'
133. Fast 1200mV 0C Model Hold: 'CLK_50'
134. Fast 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
135. Fast 1200mV 0C Model Hold: 'FPGA_UART_8255_SELECT-'
136. Fast 1200mV 0C Model Hold: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
137. Fast 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|MREQ_n'
138. Fast 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
139. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
140. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
141. Fast 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
142. Fast 1200mV 0C Model Recovery: 'Microcomputer:inst|cpuClock'
143. Fast 1200mV 0C Model Recovery: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
144. Fast 1200mV 0C Model Recovery: 'FPGA_INTERFACE_PORTS-'
145. Fast 1200mV 0C Model Recovery: 'FPGA_S100_SERIAL_PORTS-'
146. Fast 1200mV 0C Model Recovery: 'FPGA_UART_8255_SELECT-'
147. Fast 1200mV 0C Model Recovery: 'FPGA_BOARD_RESET-'
148. Fast 1200mV 0C Model Recovery: 'FPGA_SPI_I2C_PORTS-'
149. Fast 1200mV 0C Model Recovery: 'ps2_keyboard_to_ascii:inst37|ascii_new'
150. Fast 1200mV 0C Model Recovery: 'CLK_50'
151. Fast 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
152. Fast 1200mV 0C Model Removal: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
153. Fast 1200mV 0C Model Removal: 'FPGA_INTERFACE_PORTS-'
154. Fast 1200mV 0C Model Removal: 'FPGA_SPI_I2C_PORTS-'
155. Fast 1200mV 0C Model Removal: 'FPGA_UART_8255_SELECT-'
156. Fast 1200mV 0C Model Removal: 'FPGA_S100_SERIAL_PORTS-'
157. Fast 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
158. Fast 1200mV 0C Model Removal: 'ps2_keyboard_to_ascii:inst37|ascii_new'
159. Fast 1200mV 0C Model Removal: 'FPGA_BOARD_RESET-'
160. Fast 1200mV 0C Model Removal: 'Microcomputer:inst|cpuClock'
161. Fast 1200mV 0C Model Removal: 'CLK_50'
162. Fast 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
163. Fast 1200mV 0C Model Metastability Summary
164. Multicorner Timing Analysis Summary
165. Board Trace Model Assignments
166. Input Transition Times
167. Signal Integrity Metrics (Slow 1200mv 0c Model)
168. Signal Integrity Metrics (Slow 1200mv 85c Model)
169. Signal Integrity Metrics (Fast 1200mv 0c Model)
170. Setup Transfers
171. Hold Transfers
172. Recovery Transfers
173. Removal Transfers
174. Report TCCS
175. Report RSKM
176. Unconstrained Paths Summary
177. Clock Status Summary
178. Unconstrained Input Ports
179. Unconstrained Output Ports
180. Unconstrained Input Ports
181. Unconstrained Output Ports
182. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; SUPER_IO_BOARD                                         ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE10F17C8                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.0%      ;
;     Processor 3            ;   5.0%      ;
;     Processor 4            ;   3.7%      ;
;     Processors 5-8         ;   1.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                       ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                                                                              ;
+--------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+
; CLK_50                                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK_50 }                                                                                           ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] }  ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] } ;
; FPGA_BOARD_RESET-                                                                                ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_BOARD_RESET- }                                                                                ;
; FPGA_INTERFACE_PORTS-                                                                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_INTERFACE_PORTS- }                                                                            ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_S100_SERIAL_PORTS- }                                                                          ;
; FPGA_SPI_I2C_PORTS-                                                                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_SPI_I2C_PORTS- }                                                                              ;
; FPGA_UART_8255_SELECT-                                                                           ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_UART_8255_SELECT- }                                                                           ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Generated ; 500.000 ; 2.0 MHz    ; 0.000 ; 250.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; CLK_50 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[0] }                                                ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; Generated ; 50.000  ; 20.0 MHz   ; 0.000 ; 25.000  ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; CLK_50 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[2] }                                                ;
; Microcomputer:inst|cpuClock                                                                      ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Microcomputer:inst|cpuClock }                                                                      ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Microcomputer:inst|T80s:cpu1|IORQ_n }                                                              ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Microcomputer:inst|T80s:cpu1|MREQ_n }                                                              ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { ps2_keyboard_to_ascii:inst37|ascii_new }                                                           ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result }        ;
+--------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                               ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; 62.73 MHz  ; 62.73 MHz       ; CLK_50                                                                                           ;                                                ;
; 67.59 MHz  ; 67.59 MHz       ; Microcomputer:inst|cpuClock                                                                      ;                                                ;
; 157.18 MHz ; 157.18 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ;                                                ;
; 287.6 MHz  ; 287.6 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ;                                                ;
; 328.41 MHz ; 328.41 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ;                                                ;
; 825.08 MHz ; 402.09 MHz      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; limit due to minimum period restriction (tmin) ;
; 889.68 MHz ; 402.09 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -13.795 ; -3643.878     ;
; CLK_50                                                                                           ; -6.080  ; -1134.197     ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -5.362  ; -328.401      ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -5.318  ; -155.799      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -3.891  ; -5.266        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -2.115  ; -33.836       ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -2.108  ; -59.653       ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -2.004  ; -14.557       ;
; FPGA_UART_8255_SELECT-                                                                           ; -1.573  ; -18.893       ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.743  ; -1.799        ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -0.212  ; -1.136        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 46.523  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -1.937 ; -16.610       ;
; Microcomputer:inst|cpuClock                                                                      ; -0.556 ; -1.538        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.403 ; -2.670        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -0.226 ; -1.771        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -0.134 ; -0.258        ;
; CLK_50                                                                                           ; 0.063  ; 0.000         ;
; FPGA_UART_8255_SELECT-                                                                           ; 0.078  ; 0.000         ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0.487  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.555  ; 0.000         ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; 0.585  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.724  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 0.737  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                    ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -5.628 ; -15.786       ;
; Microcomputer:inst|cpuClock                                                                      ; -5.325 ; -721.119      ;
; FPGA_INTERFACE_PORTS-                                                                            ; -4.849 ; -22.871       ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -4.805 ; -117.081      ;
; FPGA_BOARD_RESET-                                                                                ; -3.693 ; -3.693        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -3.227 ; -16.837       ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -2.625 ; -123.696      ;
; FPGA_UART_8255_SELECT-                                                                           ; -2.239 ; -50.930       ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; -1.858 ; -1.858        ;
; CLK_50                                                                                           ; -1.770 ; -73.619       ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -1.369 ; -7.876        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                     ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -2.977 ; -35.694       ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.087 ; -0.488        ;
; FPGA_INTERFACE_PORTS-                                                                            ; 0.101  ; 0.000         ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; 0.102  ; 0.000         ;
; FPGA_UART_8255_SELECT-                                                                           ; 0.122  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0.571  ; 0.000         ;
; FPGA_BOARD_RESET-                                                                                ; 1.325  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 1.381  ; 0.000         ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 1.478  ; 0.000         ;
; CLK_50                                                                                           ; 1.636  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.879  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                          ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -3.201  ; -105.406      ;
; FPGA_INTERFACE_PORTS-                                                                            ; -3.000  ; -19.396       ;
; FPGA_BOARD_RESET-                                                                                ; -3.000  ; -4.487        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -3.000  ; -3.000        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -3.000  ; -3.000        ;
; FPGA_UART_8255_SELECT-                                                                           ; -3.000  ; -3.000        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -2.178  ; -225.795      ;
; Microcomputer:inst|cpuClock                                                                      ; -1.487  ; -514.502      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -1.487  ; -118.960      ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -1.487  ; -16.357       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.487  ; -5.948        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; -1.487  ; -1.487        ;
; CLK_50                                                                                           ; 9.598   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 24.715  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 249.718 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Microcomputer:inst|cpuClock'                                                                                                                                                              ;
+---------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -13.795 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 15.187     ;
; -13.771 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.400      ; 15.172     ;
; -13.758 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 15.110     ;
; -13.691 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.393      ; 15.085     ;
; -13.686 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.340      ; 15.027     ;
; -13.616 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.088     ; 14.529     ;
; -13.606 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 14.975     ;
; -13.588 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.980     ;
; -13.567 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.408      ; 14.976     ;
; -13.564 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.400      ; 14.965     ;
; -13.556 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.948     ;
; -13.551 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 14.903     ;
; -13.532 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.400      ; 14.933     ;
; -13.519 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 14.871     ;
; -13.500 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.408      ; 14.909     ;
; -13.484 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.393      ; 14.878     ;
; -13.479 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.871     ;
; -13.479 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.340      ; 14.820     ;
; -13.463 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.855     ;
; -13.460 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.400      ; 14.861     ;
; -13.452 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.393      ; 14.846     ;
; -13.449 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.354      ; 14.804     ;
; -13.447 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.340      ; 14.788     ;
; -13.439 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.400      ; 14.840     ;
; -13.436 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.088     ; 14.349     ;
; -13.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.820     ;
; -13.426 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 14.778     ;
; -13.424 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 14.777     ;
; -13.422 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 14.774     ;
; -13.409 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.088     ; 14.322     ;
; -13.408 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.358      ; 14.767     ;
; -13.408 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.394      ; 14.803     ;
; -13.404 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.400      ; 14.805     ;
; -13.399 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 14.768     ;
; -13.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 14.750     ;
; -13.391 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 14.743     ;
; -13.387 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 14.740     ;
; -13.386 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.778     ;
; -13.384 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.776     ;
; -13.377 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.088     ; 14.290     ;
; -13.372 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.393      ; 14.766     ;
; -13.369 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.404      ; 14.774     ;
; -13.367 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 14.736     ;
; -13.360 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.408      ; 14.769     ;
; -13.359 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.393      ; 14.753     ;
; -13.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.340      ; 14.695     ;
; -13.350 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.393      ; 14.744     ;
; -13.348 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 14.701     ;
; -13.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.349      ; 14.693     ;
; -13.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.735     ;
; -13.330 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.388      ; 14.719     ;
; -13.328 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.408      ; 14.737     ;
; -13.326 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.402      ; 14.729     ;
; -13.324 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.393      ; 14.718     ;
; -13.319 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.340      ; 14.660     ;
; -13.315 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.707     ;
; -13.313 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.353      ; 14.667     ;
; -13.311 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.703     ;
; -13.308 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.355      ; 14.664     ;
; -13.301 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.691     ;
; -13.300 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.358      ; 14.659     ;
; -13.293 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.408      ; 14.702     ;
; -13.284 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 14.637     ;
; -13.284 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.088     ; 14.197     ;
; -13.283 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.393      ; 14.677     ;
; -13.274 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 14.643     ;
; -13.272 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.664     ;
; -13.265 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.393      ; 14.659     ;
; -13.263 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.400      ; 14.664     ;
; -13.261 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|IncDecZ                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.386      ; 14.648     ;
; -13.261 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.408      ; 14.670     ;
; -13.253 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.408      ; 14.662     ;
; -13.253 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.400      ; 14.654     ;
; -13.249 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.088     ; 14.162     ;
; -13.248 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.348      ; 14.597     ;
; -13.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.395      ; 14.642     ;
; -13.245 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.637     ;
; -13.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 14.595     ;
; -13.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.354      ; 14.597     ;
; -13.241 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.342      ; 14.584     ;
; -13.240 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.632     ;
; -13.239 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 14.608     ;
; -13.238 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.361      ; 14.600     ;
; -13.235 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.408      ; 14.644     ;
; -13.229 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.088     ; 14.142     ;
; -13.221 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.400      ; 14.622     ;
; -13.217 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 14.570     ;
; -13.215 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 14.567     ;
; -13.212 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.388      ; 14.601     ;
; -13.210 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.354      ; 14.565     ;
; -13.202 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.594     ;
; -13.201 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.358      ; 14.560     ;
; -13.201 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.394      ; 14.596     ;
; -13.200 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.408      ; 14.609     ;
; -13.198 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.356      ; 14.555     ;
; -13.197 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.088     ; 14.110     ;
; -13.194 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 14.573     ;
; -13.191 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 14.543     ;
; -13.190 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.088     ; 14.103     ;
; -13.185 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 14.538     ;
+---------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.080 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.741     ; 6.377      ;
; -4.662 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.737     ; 4.963      ;
; -4.644 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.522      ; 6.204      ;
; -4.483 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.526      ; 6.047      ;
; -4.304 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.545      ; 5.887      ;
; -4.261 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.521      ; 5.820      ;
; -4.206 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.532      ; 5.776      ;
; -4.149 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.752     ; 4.435      ;
; -4.144 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.756     ; 4.426      ;
; -4.120 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.560      ; 5.718      ;
; -4.099 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.520      ; 5.657      ;
; -4.076 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.515      ; 5.629      ;
; -4.071 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.514      ; 5.623      ;
; -4.019 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.525      ; 5.582      ;
; -3.991 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.519      ; 5.548      ;
; -3.974 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.538      ; 5.550      ;
; -3.960 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                             ; 74164:inst43|3                                                                                                ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.990      ; 5.941      ;
; -3.952 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.535      ; 5.525      ;
; -3.952 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.553      ; 5.543      ;
; -3.888 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.831      ; 5.757      ;
; -3.878 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                             ; 74164:inst43|3                                                                                                ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.990      ; 5.859      ;
; -3.865 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.826      ; 5.729      ;
; -3.860 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.825      ; 5.723      ;
; -3.826 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.542      ; 5.406      ;
; -3.820 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.250      ;
; -3.820 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.250      ;
; -3.820 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.250      ;
; -3.808 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.836      ; 5.682      ;
; -3.803 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.233      ;
; -3.803 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.233      ;
; -3.803 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.233      ;
; -3.784 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                             ; 74164:inst43|3                                                                                                ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.929      ; 5.704      ;
; -3.780 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.830      ; 5.648      ;
; -3.778 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.208      ;
; -3.778 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.208      ;
; -3.778 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.208      ;
; -3.764 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.734     ; 4.068      ;
; -3.763 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.849      ; 5.650      ;
; -3.748 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.856      ; 5.642      ;
; -3.741 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.846      ; 5.625      ;
; -3.741 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.864      ; 5.643      ;
; -3.721 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.833      ; 5.592      ;
; -3.714 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.739     ; 4.013      ;
; -3.692 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.122      ;
; -3.692 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.122      ;
; -3.692 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.122      ;
; -3.682 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.843      ; 5.563      ;
; -3.671 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.833      ; 5.542      ;
; -3.662 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.092      ;
; -3.662 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.092      ;
; -3.662 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 3.092      ;
; -3.651 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.871      ; 5.560      ;
; -3.574 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.527      ; 5.139      ;
; -3.565 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.584     ; 3.472      ;
; -3.565 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.584     ; 3.472      ;
; -3.554 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.464      ;
; -3.554 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.464      ;
; -3.554 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.464      ;
; -3.548 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.584     ; 3.455      ;
; -3.548 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.584     ; 3.455      ;
; -3.537 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.447      ;
; -3.537 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.447      ;
; -3.537 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.447      ;
; -3.523 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.584     ; 3.430      ;
; -3.523 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.584     ; 3.430      ;
; -3.522 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.952      ;
; -3.518 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.746     ; 3.810      ;
; -3.512 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.422      ;
; -3.512 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.422      ;
; -3.512 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.422      ;
; -3.510 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.837      ; 5.385      ;
; -3.505 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.935      ;
; -3.480 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.910      ;
; -3.452 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.882      ;
; -3.452 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.882      ;
; -3.452 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.882      ;
; -3.437 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.584     ; 3.344      ;
; -3.437 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.584     ; 3.344      ;
; -3.426 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.336      ;
; -3.426 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.336      ;
; -3.426 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.336      ;
; -3.407 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.584     ; 3.314      ;
; -3.407 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.584     ; 3.314      ;
; -3.396 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.306      ;
; -3.396 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.306      ;
; -3.396 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.581     ; 3.306      ;
; -3.394 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.824      ;
; -3.378 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                             ; 74164:inst43|3                                                                                                ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.929      ; 5.298      ;
; -3.370 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.832      ; 5.240      ;
; -3.364 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.838      ; 5.240      ;
; -3.364 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.794      ;
; -3.330 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.856      ; 5.224      ;
; -3.320 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.750      ;
; -3.320 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.750      ;
; -3.320 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.750      ;
; -3.289 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.853      ; 5.180      ;
; -3.288 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.832      ; 5.158      ;
; -3.277 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.707      ;
; -3.277 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.707      ;
; -3.277 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -1.061     ; 2.707      ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.362 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.279      ;
; -5.362 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.279      ;
; -5.362 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.279      ;
; -5.362 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.279      ;
; -5.362 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.279      ;
; -5.362 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.279      ;
; -5.362 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.279      ;
; -5.354 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.271      ;
; -5.354 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.271      ;
; -5.354 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.271      ;
; -5.354 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.271      ;
; -5.354 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.271      ;
; -5.354 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.271      ;
; -5.354 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.271      ;
; -5.310 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.227      ;
; -5.310 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.227      ;
; -5.310 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.227      ;
; -5.310 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.227      ;
; -5.310 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.227      ;
; -5.310 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.227      ;
; -5.310 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.227      ;
; -5.196 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.113      ;
; -5.196 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.113      ;
; -5.196 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.113      ;
; -5.196 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.113      ;
; -5.196 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.113      ;
; -5.196 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.113      ;
; -5.196 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.113      ;
; -5.187 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.104      ;
; -5.187 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.104      ;
; -5.187 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.104      ;
; -5.187 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.104      ;
; -5.187 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.104      ;
; -5.187 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.104      ;
; -5.187 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.104      ;
; -5.161 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.086     ; 6.076      ;
; -5.161 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.086     ; 6.076      ;
; -5.161 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.086     ; 6.076      ;
; -5.161 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.086     ; 6.076      ;
; -5.161 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.086     ; 6.076      ;
; -5.161 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.086     ; 6.076      ;
; -5.161 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.086     ; 6.076      ;
; -5.156 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.072      ;
; -5.156 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.072      ;
; -5.156 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.072      ;
; -5.156 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.072      ;
; -5.156 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.072      ;
; -5.156 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.072      ;
; -5.156 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.072      ;
; -5.153 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.070      ;
; -5.153 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.070      ;
; -5.153 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.070      ;
; -5.153 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.070      ;
; -5.153 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.070      ;
; -5.153 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.070      ;
; -5.153 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.070      ;
; -5.149 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.065      ;
; -5.149 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.065      ;
; -5.149 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.065      ;
; -5.149 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.065      ;
; -5.149 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.065      ;
; -5.149 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.065      ;
; -5.149 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.065      ;
; -5.142 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.059      ;
; -5.142 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.059      ;
; -5.142 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.059      ;
; -5.142 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.059      ;
; -5.142 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.059      ;
; -5.142 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.059      ;
; -5.142 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.059      ;
; -5.135 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.052      ;
; -5.135 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.052      ;
; -5.135 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.052      ;
; -5.135 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.052      ;
; -5.135 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.052      ;
; -5.135 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.052      ;
; -5.135 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.052      ;
; -5.095 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.012      ;
; -5.095 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.012      ;
; -5.095 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.012      ;
; -5.095 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.012      ;
; -5.095 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.012      ;
; -5.095 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.012      ;
; -5.095 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.012      ;
; -5.086 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.003      ;
; -5.086 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.003      ;
; -5.086 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.003      ;
; -5.086 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.003      ;
; -5.086 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.003      ;
; -5.086 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.003      ;
; -5.086 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.084     ; 6.003      ;
; -5.058 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.083     ; 5.976      ;
; -5.050 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.083     ; 5.968      ;
; -5.035 ; spi_16bit_master:inst74|count[10]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 5.951      ;
; -5.035 ; spi_16bit_master:inst74|count[10]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 5.951      ;
; -5.035 ; spi_16bit_master:inst74|count[10]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 5.951      ;
; -5.035 ; spi_16bit_master:inst74|count[10]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 5.951      ;
; -5.035 ; spi_16bit_master:inst74|count[10]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 5.951      ;
; -5.035 ; spi_16bit_master:inst74|count[10]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 5.951      ;
; -5.035 ; spi_16bit_master:inst74|count[10]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 5.951      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                    ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -5.318 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst402         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -1.433     ; 1.721      ;
; -5.211 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst334         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -1.397     ; 1.721      ;
; -4.452 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst442         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.628     ; 3.058      ;
; -4.004 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst445         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.633     ; 2.944      ;
; -3.917 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst441         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.619     ; 2.880      ;
; -3.850 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst158[6]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.453     ; 2.314      ;
; -3.834 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst446         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.625     ; 2.789      ;
; -3.761 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst439         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.629     ; 2.694      ;
; -3.694 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst443         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.604     ; 2.662      ;
; -3.638 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst541         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.548     ; 2.756      ;
; -3.553 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst158[2]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.444     ; 2.343      ;
; -3.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst158[4]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.427     ; 2.518      ;
; -3.498 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst444         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.642     ; 2.436      ;
; -3.407 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst532         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.574     ; 2.413      ;
; -3.319 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst158[3]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.485     ; 1.846      ;
; -3.148 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst440         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.631     ; 2.097      ;
; -3.131 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst158[7]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.553     ; 2.007      ;
; -2.966 ; spi_16bit_master:inst74|busy              ; inst416         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.575      ; 3.267      ;
; -2.957 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst158[0]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.486     ; 1.900      ;
; -2.954 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst432         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.652      ; 3.195      ;
; -2.953 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst251         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.117      ; 2.765      ;
; -2.906 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst158[1]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.492     ; 1.842      ;
; -2.853 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst426         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.647      ; 3.007      ;
; -2.758 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst428         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.663      ; 2.998      ;
; -2.726 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst430         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.685      ; 2.878      ;
; -2.701 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst429         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.663      ; 2.953      ;
; -2.700 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst158[5]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.502     ; 1.622      ;
; -2.680 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst427         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.658      ; 2.910      ;
; -2.624 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst433         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.667      ; 2.882      ;
; -2.610 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst539         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.565     ; 1.738      ;
; -2.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst543         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.580     ; 1.552      ;
; -2.536 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst533         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.566     ; 1.662      ;
; -2.496 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst231         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.061     ; 2.130      ;
; -2.328 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst276         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.542     ; 1.131      ;
; -2.247 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst544         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.565     ; 1.375      ;
; -2.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst431         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.645      ; 2.473      ;
; -2.205 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst279         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.378     ; 1.377      ;
; -2.143 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.937     ; 2.207      ;
; -2.127 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst237         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.111     ; 1.396      ;
; -2.104 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst238         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.062     ; 1.737      ;
; -2.068 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst249         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.063     ; 1.700      ;
; -2.019 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.929     ; 2.091      ;
; -1.978 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst265         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.508     ; 1.166      ;
; -1.964 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst542         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.819      ; 2.466      ;
; -1.849 ; uart:325|rx_data[5]                       ; inst170[5]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.529     ; 0.723      ;
; -1.846 ; uart:325|rx_data[6]                       ; inst170[6]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.528     ; 0.723      ;
; -1.691 ; uart:325|rx_data[2]                       ; inst170[2]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.529     ; 0.723      ;
; -1.686 ; uart:325|rx_data[7]                       ; inst170[7]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.527     ; 0.723      ;
; -1.682 ; uart:325|rx_data[1]                       ; inst170[1]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.529     ; 0.723      ;
; -1.681 ; uart:325|rx_data[3]                       ; inst170[3]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.529     ; 0.723      ;
; -1.680 ; uart:325|rx_data[0]                       ; inst170[0]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.529     ; 0.723      ;
; -1.677 ; uart:325|rx_data[4]                       ; inst170[4]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.527     ; 0.723      ;
; -1.601 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst531         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.008     ; 1.155      ;
; -0.969 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; 74273:inst76|19 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.544      ; 3.514      ;
; -0.894 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; 74273:inst76|14 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.536      ; 3.431      ;
; -0.889 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 74273:inst76|17 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.540      ; 3.430      ;
; -0.850 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; 74273:inst76|15 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.550      ; 3.401      ;
; -0.817 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; 74273:inst76|16 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.544      ; 3.362      ;
; -0.813 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; 74273:inst76|12 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.537      ; 3.351      ;
; -0.790 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 74273:inst76|18 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.532      ; 3.323      ;
; -0.761 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; 74273:inst76|13 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.544      ; 3.306      ;
; -0.348 ; uart:325|recv_state.RX_ERROR              ; inst201         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.840      ; 1.568      ;
; -0.303 ; uart:325|recv_state.RX_RECEIVED           ; inst196         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.840      ; 1.549      ;
; -0.207 ; uart:325|my_recv_state                    ; inst194         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.478      ; 2.264      ;
; -0.115 ; uart:325|tx_state.TX_IDLE                 ; inst195         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.143      ; 1.957      ;
; 0.312  ; spi_16bit_master:inst74|rx_data[3]        ; inst409         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.945      ; 0.723      ;
; 0.652  ; spi_16bit_master:inst74|rx_data[2]        ; inst408         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.302      ; 0.723      ;
; 0.661  ; spi_16bit_master:inst74|rx_data[6]        ; inst413         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.304      ; 0.723      ;
; 0.661  ; spi_16bit_master:inst74|rx_data[0]        ; inst406         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.304      ; 0.723      ;
; 0.663  ; spi_16bit_master:inst74|rx_data[1]        ; inst407         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.305      ; 0.723      ;
; 0.663  ; spi_16bit_master:inst74|rx_data[5]        ; inst411         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.305      ; 0.723      ;
; 0.667  ; spi_16bit_master:inst74|rx_data[4]        ; inst410         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.299      ; 0.723      ;
; 0.668  ; spi_16bit_master:inst74|rx_data[7]        ; inst414         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.299      ; 0.723      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                             ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.891 ; inst457   ; inst461 ; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; -3.483     ; 0.909      ;
; -1.127 ; inst447   ; inst449 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -1.229     ; 0.909      ;
; -0.124 ; inst461   ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.052     ; 1.093      ;
; -0.124 ; inst449   ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.055     ; 1.090      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_S100_SERIAL_PORTS-'                                                                                         ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; -2.115 ; uart:inst13|my_recv_state              ; inst209    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.056     ; 1.151      ;
; -1.182 ; uart:inst13|rx_data[7]                 ; inst185[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.002     ; 1.177      ;
; -1.066 ; uart:inst13|rx_data[3]                 ; inst185[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.002     ; 0.958      ;
; -1.035 ; uart:inst106|rx_data[0]                ; inst317[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.655      ; 1.762      ;
; -0.987 ; WIFI_uart:inst1|rx_data[7]             ; inst228[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.929      ; 1.796      ;
; -0.983 ; uart:inst106|rx_data[2]                ; inst317[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.227      ; 2.398      ;
; -0.968 ; WIFI_uart:inst1|rx_data[4]             ; inst228[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.929      ; 1.759      ;
; -0.968 ; uart:inst106|rx_data[6]                ; inst317[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.654      ; 1.685      ;
; -0.946 ; WIFI_uart:inst1|rx_data[0]             ; inst228[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.928      ; 1.785      ;
; -0.921 ; WIFI_uart:inst1|rx_data[6]             ; inst228[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.929      ; 1.729      ;
; -0.916 ; WIFI_uart:inst1|rx_data[5]             ; inst228[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.929      ; 1.736      ;
; -0.915 ; WIFI_uart:inst1|rx_data[2]             ; inst228[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.928      ; 1.705      ;
; -0.910 ; uart:inst13|recv_state.RX_ERROR        ; inst218    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.176      ; 1.153      ;
; -0.897 ; uart:inst13|rx_data[0]                 ; inst185[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.001      ; 0.723      ;
; -0.896 ; uart:inst13|rx_data[4]                 ; inst185[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.000      ; 0.959      ;
; -0.886 ; uart:inst106|rx_data[5]                ; inst317[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.650      ; 1.594      ;
; -0.878 ; uart:inst106|rx_data[7]                ; inst317[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.652      ; 1.590      ;
; -0.864 ; uart:inst106|rx_data[1]                ; inst317[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.652      ; 1.697      ;
; -0.863 ; uart:inst120|tx_state.TX_IDLE          ; inst487    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.089      ; 1.813      ;
; -0.823 ; uart:inst13|tx_state.TX_IDLE           ; inst211    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.519      ; 1.412      ;
; -0.820 ; uart:inst13|rx_data[1]                 ; inst185[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.000      ; 0.723      ;
; -0.820 ; uart:inst13|rx_data[2]                 ; inst185[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.000      ; 0.723      ;
; -0.820 ; uart:inst13|recv_state.RX_RECEIVED     ; inst212    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.541      ; 1.429      ;
; -0.819 ; uart:inst106|rx_data[3]                ; inst317[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.651      ; 1.652      ;
; -0.810 ; uart:inst106|my_recv_state             ; inst324    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.770      ; 1.607      ;
; -0.792 ; uart:inst106|rx_data[4]                ; inst317[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.650      ; 1.632      ;
; -0.760 ; uart:inst120|my_recv_state             ; inst486    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.521      ; 1.353      ;
; -0.725 ; uart:inst120|recv_state.RX_RECEIVED    ; inst488    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.641      ; 1.247      ;
; -0.714 ; WIFI_uart:inst1|recv_state.RX_ERROR    ; inst275    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.950      ; 1.847      ;
; -0.688 ; WIFI_uart:inst1|my_recv_state          ; inst254    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.950      ; 1.819      ;
; -0.685 ; uart:inst106|tx_state.TX_IDLE          ; inst327    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.241      ; 1.997      ;
; -0.662 ; uart:inst13|rx_data[5]                 ; inst185[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.002     ; 0.723      ;
; -0.662 ; uart:inst13|rx_data[6]                 ; inst185[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.003     ; 0.723      ;
; -0.655 ; WIFI_uart:inst1|recv_state.RX_RECEIVED ; inst270    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.474      ; 2.311      ;
; -0.618 ; WIFI_uart:inst1|rx_data[1]             ; inst228[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.283      ; 2.083      ;
; -0.584 ; uart:inst106|recv_state.RX_ERROR       ; inst333    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.051      ; 1.707      ;
; -0.573 ; uart:inst106|recv_state.RX_RECEIVED    ; inst328    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.802      ; 1.564      ;
; -0.554 ; uart:inst120|recv_state.RX_ERROR       ; inst493    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.425      ; 1.176      ;
; -0.539 ; WIFI_uart:inst1|rx_data[3]             ; inst228[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.925      ; 1.654      ;
; -0.438 ; WIFI_uart:inst1|tx_state.TX_IDLE       ; inst269    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.588      ; 2.207      ;
; -0.022 ; uart:inst120|rx_data[3]                ; inst481[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.637      ; 0.723      ;
; -0.015 ; uart:inst120|rx_data[5]                ; inst481[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.638      ; 0.723      ;
; -0.015 ; uart:inst120|rx_data[6]                ; inst481[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.639      ; 0.723      ;
; -0.012 ; uart:inst120|rx_data[0]                ; inst481[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.641      ; 0.723      ;
; -0.010 ; uart:inst120|rx_data[1]                ; inst481[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.643      ; 0.723      ;
; -0.005 ; uart:inst120|rx_data[2]                ; inst481[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.646      ; 0.723      ;
; 0.001  ; uart:inst120|rx_data[4]                ; inst481[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.645      ; 0.723      ;
; 0.002  ; uart:inst120|rx_data[7]                ; inst481[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.647      ; 0.723      ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Microcomputer:inst|T80s:cpu1|MREQ_n'                                                                                                                                                                                                                    ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; -2.108 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.818      ; 3.974      ;
; -2.089 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.841      ; 3.978      ;
; -2.058 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.816      ; 3.922      ;
; -2.050 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.823      ; 3.921      ;
; -2.032 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.816      ; 3.896      ;
; -2.024 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.818      ; 3.890      ;
; -2.009 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.823      ; 3.880      ;
; -1.986 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.834      ; 3.868      ;
; -1.978 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.821      ; 3.847      ;
; -1.977 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.821      ; 3.846      ;
; -1.963 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.824      ; 3.835      ;
; -1.961 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.822      ; 3.831      ;
; -1.955 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.816      ; 3.819      ;
; -1.932 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.823      ; 3.803      ;
; -1.907 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.823      ; 3.778      ;
; -1.900 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.821      ; 3.769      ;
; -1.899 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.818      ; 3.765      ;
; -1.886 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.824      ; 3.758      ;
; -1.880 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.841      ; 3.769      ;
; -1.869 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.834      ; 3.751      ;
; -1.853 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.841      ; 3.742      ;
; -1.849 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.816      ; 3.713      ;
; -1.843 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.834      ; 3.725      ;
; -1.831 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.821      ; 3.700      ;
; -1.815 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.818      ; 3.681      ;
; -1.814 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.842      ; 3.704      ;
; -1.814 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.822      ; 3.684      ;
; -1.782 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.833      ; 3.663      ;
; -1.776 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.841      ; 3.665      ;
; -1.766 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.842      ; 3.656      ;
; -1.722 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.834      ; 3.604      ;
; -1.705 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.833      ; 3.586      ;
; -1.691 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.822      ; 3.561      ;
; -1.673 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.830      ; 3.551      ;
; -1.667 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.842      ; 3.557      ;
; -1.661 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.834      ; 3.543      ;
; -1.659 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.811      ; 3.518      ;
; -1.656 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.825      ; 3.529      ;
; -1.641 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.823      ; 3.512      ;
; -1.627 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.987      ; 5.662      ;
; -1.611 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.979      ; 5.638      ;
; -1.599 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.980      ; 5.627      ;
; -1.586 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.980      ; 5.614      ;
; -1.584 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.928      ; 5.560      ;
; -1.578 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.960      ; 5.586      ;
; -1.574 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.823      ; 3.445      ;
; -1.568 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.969      ; 5.585      ;
; -1.561 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.919      ; 5.528      ;
; -1.559 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.957      ; 5.564      ;
; -1.557 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.842      ; 3.447      ;
; -1.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.980      ; 5.578      ;
; -1.549 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.829      ; 3.426      ;
; -1.548 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.822      ; 3.418      ;
; -1.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.927      ; 5.522      ;
; -1.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.969      ; 5.564      ;
; -1.545 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|address_reg_a[1]                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.412      ; 2.958      ;
; -1.543 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.907      ; 5.498      ;
; -1.541 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.968      ; 5.557      ;
; -1.537 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.917      ; 5.502      ;
; -1.535 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.908      ; 5.491      ;
; -1.526 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.919      ; 5.493      ;
; -1.526 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.830      ; 3.404      ;
; -1.525 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.927      ; 5.500      ;
; -1.524 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.988      ; 5.560      ;
; -1.519 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.903      ; 5.470      ;
; -1.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.914      ; 5.478      ;
; -1.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.975      ; 5.539      ;
; -1.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.811      ; 3.375      ;
; -1.514 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.834      ; 3.396      ;
; -1.513 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.825      ; 3.386      ;
; -1.511 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.988      ; 5.547      ;
; -1.507 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.964      ; 5.519      ;
; -1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.967      ; 5.516      ;
; -1.497 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.823      ; 3.368      ;
; -1.496 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.840      ; 3.384      ;
; -1.496 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.896      ; 5.440      ;
; -1.495 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.971      ; 5.514      ;
; -1.486 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.841      ; 3.375      ;
; -1.486 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.901      ; 5.435      ;
; -1.478 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.907      ; 5.433      ;
; -1.476 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.992      ; 5.516      ;
; -1.469 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.987      ; 5.504      ;
; -1.469 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.962      ; 5.479      ;
; -1.469 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.968      ; 5.485      ;
; -1.467 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.843      ; 3.358      ;
; -1.467 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.842      ; 3.357      ;
; -1.467 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.957      ; 5.472      ;
; -1.462 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.846      ; 3.356      ;
; -1.461 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.988      ; 5.497      ;
; -1.460 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.986      ; 5.494      ;
; -1.455 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.927      ; 5.430      ;
; -1.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.908      ; 5.409      ;
; -1.449 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.987      ; 5.484      ;
; -1.449 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.915      ; 5.412      ;
; -1.448 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.903      ; 5.399      ;
; -1.442 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.931      ; 5.421      ;
; -1.441 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.962      ; 5.451      ;
; -1.437 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.832      ; 3.317      ;
; -1.437 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.925      ; 5.410      ;
; -1.432 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.909      ; 5.389      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.004  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 2.617      ;
; -1.858  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 2.471      ;
; -1.828  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 2.441      ;
; -1.712  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 2.325      ;
; -1.682  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 2.295      ;
; -1.592  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 2.705      ;
; -1.566  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 2.179      ;
; -1.562  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 2.675      ;
; -1.536  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 2.149      ;
; -1.446  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 2.559      ;
; -1.416  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 2.529      ;
; -1.390  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 2.003      ;
; -1.300  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 2.413      ;
; -1.270  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 2.383      ;
; -1.154  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 2.267      ;
; -1.124  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 2.237      ;
; -0.983  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 1.606      ;
; -0.981  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 1.594      ;
; -0.525  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 1.648      ;
; -0.492  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 1.605      ;
; 496.955 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.963      ;
; 497.053 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.865      ;
; 497.069 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.849      ;
; 497.101 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.817      ;
; 497.104 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.814      ;
; 497.131 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.787      ;
; 497.199 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.719      ;
; 497.199 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.719      ;
; 497.215 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.703      ;
; 497.215 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.703      ;
; 497.247 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.671      ;
; 497.250 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.668      ;
; 497.251 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.667      ;
; 497.277 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.641      ;
; 497.280 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.638      ;
; 497.345 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.573      ;
; 497.345 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.573      ;
; 497.345 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.573      ;
; 497.361 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.557      ;
; 497.361 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.557      ;
; 497.361 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.557      ;
; 497.393 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.525      ;
; 497.396 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.522      ;
; 497.397 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.521      ;
; 497.397 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.521      ;
; 497.423 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.495      ;
; 497.426 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.492      ;
; 497.427 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.491      ;
; 497.491 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.427      ;
; 497.491 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.427      ;
; 497.491 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.427      ;
; 497.492 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.426      ;
; 497.507 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.411      ;
; 497.507 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.411      ;
; 497.507 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.411      ;
; 497.508 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.410      ;
; 497.539 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.379      ;
; 497.542 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 2.378      ;
; 497.542 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.376      ;
; 497.543 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.375      ;
; 497.543 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.375      ;
; 497.569 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.349      ;
; 497.572 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.346      ;
; 497.573 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.345      ;
; 497.573 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.345      ;
; 497.637 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.281      ;
; 497.637 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.281      ;
; 497.637 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.281      ;
; 497.638 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.280      ;
; 497.653 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.265      ;
; 497.653 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.265      ;
; 497.654 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.265      ;
; 497.654 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.264      ;
; 497.686 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.233      ;
; 497.688 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 2.232      ;
; 497.688 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.230      ;
; 497.689 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.229      ;
; 497.689 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.229      ;
; 497.690 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 2.230      ;
; 497.716 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.203      ;
; 497.718 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 2.202      ;
; 497.718 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.200      ;
; 497.719 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.199      ;
; 497.719 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.199      ;
; 497.783 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.135      ;
; 497.783 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.135      ;
; 497.784 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.134      ;
; 497.784 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.135      ;
; 497.785 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 2.135      ;
; 497.799 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.119      ;
; 497.800 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.119      ;
; 497.800 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.118      ;
; 497.800 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.119      ;
; 497.801 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 2.119      ;
; 497.832 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.087      ;
; 497.834 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 2.086      ;
; 497.835 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 2.085      ;
; 497.835 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.083      ;
; 497.835 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 2.083      ;
; 497.835 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.084      ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_UART_8255_SELECT-'                                                                                     ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; -1.573 ; uart:inst14|rx_data[4]             ; inst291[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.132     ; 0.723      ;
; -1.323 ; uart:inst14|rx_data[0]             ; inst291[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.135     ; 0.723      ;
; -1.217 ; uart:inst90|rx_data[0]             ; inst356[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.126     ; 0.723      ;
; -0.975 ; uart:inst14|rx_data[2]             ; inst291[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.135     ; 0.723      ;
; -0.967 ; uart:inst90|rx_data[2]             ; inst356[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.125     ; 0.723      ;
; -0.964 ; uart:inst90|tx_state.TX_IDLE       ; inst363    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.025      ; 2.052      ;
; -0.952 ; uart:inst14|rx_data[1]             ; inst291[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.134     ; 0.723      ;
; -0.860 ; uart:inst14|rx_data[6]             ; inst291[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.442      ; 1.133      ;
; -0.833 ; uart:inst90|recv_state.RX_ERROR    ; inst400    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.257      ; 0.971      ;
; -0.795 ; uart:inst14|rx_data[5]             ; inst291[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.134     ; 0.723      ;
; -0.790 ; uart:inst14|rx_data[3]             ; inst291[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.131     ; 0.723      ;
; -0.787 ; uart:inst90|rx_data[1]             ; inst356[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.128     ; 0.723      ;
; -0.787 ; uart:inst90|rx_data[3]             ; inst356[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.127     ; 0.723      ;
; -0.784 ; uart:inst90|rx_data[4]             ; inst356[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.124     ; 0.723      ;
; -0.707 ; uart:inst14|tx_state.TX_IDLE       ; inst300    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.938      ; 1.715      ;
; -0.639 ; uart:inst14|rx_data[7]             ; inst291[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.441      ; 1.136      ;
; -0.621 ; uart:inst14|recv_state.RX_ERROR    ; inst307    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.799      ; 1.281      ;
; -0.591 ; uart:inst90|rx_data[7]             ; inst356[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.745      ; 1.408      ;
; -0.557 ; 74164:inst47|9                     ; inst302    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.422      ; 1.167      ;
; -0.547 ; uart:inst14|my_recv_state          ; inst299    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.798      ; 1.254      ;
; -0.543 ; uart:inst90|rx_data[5]             ; inst356[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.740      ; 1.355      ;
; -0.542 ; uart:inst90|rx_data[6]             ; inst356[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.744      ; 1.358      ;
; -0.539 ; uart:inst14|recv_state.RX_RECEIVED ; inst301    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.800      ; 1.220      ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_SPI_I2C_PORTS-'                                                                                                                       ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node    ; Launch Clock                           ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; -0.743 ; inst295                                    ; inst360    ; ps2_keyboard_to_ascii:inst37|ascii_new ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.943      ; 1.753      ;
; -0.566 ; ps2_keyboard_to_ascii:inst37|ascii_code[6] ; inst277[6] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.813      ; 0.723      ;
; -0.250 ; ps2_keyboard_to_ascii:inst37|ascii_code[0] ; inst277[0] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.815      ; 0.723      ;
; -0.065 ; ps2_keyboard_to_ascii:inst37|ascii_code[5] ; inst277[5] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.807      ; 0.723      ;
; -0.061 ; ps2_keyboard_to_ascii:inst37|ascii_code[3] ; inst277[3] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.813      ; 0.723      ;
; -0.059 ; ps2_keyboard_to_ascii:inst37|ascii_code[2] ; inst277[2] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.814      ; 0.723      ;
; -0.055 ; ps2_keyboard_to_ascii:inst37|ascii_code[4] ; inst277[4] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.817      ; 0.723      ;
; 0.037  ; ps2_keyboard_to_ascii:inst37|ascii_code[1] ; inst277[1] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.697      ; 0.723      ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.212 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.080     ; 1.133      ;
; -0.198 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.080     ; 1.119      ;
; -0.198 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.080     ; 1.119      ;
; -0.187 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.080     ; 1.108      ;
; -0.181 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                    ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.799      ; 1.471      ;
; -0.158 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.080     ; 1.079      ;
; -0.002 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.080     ; 0.923      ;
; 0.000  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.080     ; 0.921      ;
; 0.004  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.080     ; 0.917      ;
; 0.010  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.080     ; 0.911      ;
; 0.013  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.080     ; 0.908      ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 46.523 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.398      ;
; 46.611 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.310      ;
; 46.638 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.283      ;
; 46.666 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.255      ;
; 46.669 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.252      ;
; 46.699 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.222      ;
; 46.757 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.164      ;
; 46.764 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.157      ;
; 46.780 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.141      ;
; 46.784 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.137      ;
; 46.812 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.109      ;
; 46.812 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.109      ;
; 46.815 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.106      ;
; 46.842 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.079      ;
; 46.845 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.076      ;
; 46.903 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.018      ;
; 46.910 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.011      ;
; 46.910 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.011      ;
; 46.926 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.995      ;
; 46.926 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.995      ;
; 46.930 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.991      ;
; 46.958 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.963      ;
; 46.958 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.963      ;
; 46.958 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.963      ;
; 46.961 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.960      ;
; 46.988 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.933      ;
; 46.988 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.933      ;
; 46.991 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.930      ;
; 47.048 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.873      ;
; 47.049 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.872      ;
; 47.056 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.865      ;
; 47.056 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.865      ;
; 47.072 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.849      ;
; 47.072 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.849      ;
; 47.075 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.846      ;
; 47.076 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.845      ;
; 47.104 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.817      ;
; 47.104 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.817      ;
; 47.104 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.817      ;
; 47.105 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.816      ;
; 47.107 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.814      ;
; 47.134 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.787      ;
; 47.134 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.787      ;
; 47.134 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.787      ;
; 47.137 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.784      ;
; 47.194 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.727      ;
; 47.195 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.726      ;
; 47.195 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.726      ;
; 47.202 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.719      ;
; 47.202 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.719      ;
; 47.218 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.703      ;
; 47.218 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.703      ;
; 47.221 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.700      ;
; 47.222 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.699      ;
; 47.222 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.699      ;
; 47.250 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.081     ; 2.670      ;
; 47.250 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.671      ;
; 47.250 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.671      ;
; 47.250 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.671      ;
; 47.251 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.670      ;
; 47.253 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.668      ;
; 47.280 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.641      ;
; 47.280 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.641      ;
; 47.280 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.641      ;
; 47.281 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.640      ;
; 47.283 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.638      ;
; 47.340 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.581      ;
; 47.341 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.580      ;
; 47.341 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.580      ;
; 47.342 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.579      ;
; 47.348 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.573      ;
; 47.348 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.573      ;
; 47.364 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.557      ;
; 47.364 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.557      ;
; 47.367 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.554      ;
; 47.368 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.553      ;
; 47.368 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.553      ;
; 47.368 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.553      ;
; 47.396 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.081     ; 2.524      ;
; 47.396 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.081     ; 2.524      ;
; 47.396 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.525      ;
; 47.396 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.525      ;
; 47.396 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.525      ;
; 47.397 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.524      ;
; 47.399 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.522      ;
; 47.426 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.081     ; 2.494      ;
; 47.426 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.495      ;
; 47.426 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.495      ;
; 47.426 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.495      ;
; 47.427 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.494      ;
; 47.429 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.492      ;
; 47.486 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.435      ;
; 47.487 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.434      ;
; 47.487 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.434      ;
; 47.488 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.433      ;
; 47.494 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.081     ; 2.426      ;
; 47.494 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.427      ;
; 47.494 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.427      ;
; 47.510 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.081     ; 2.410      ;
; 47.510 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.411      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                     ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.937 ; spi_16bit_master:inst74|rx_data[1]        ; inst407         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.580      ; 0.663      ;
; -1.936 ; spi_16bit_master:inst74|rx_data[5]        ; inst411         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.579      ; 0.663      ;
; -1.935 ; spi_16bit_master:inst74|rx_data[6]        ; inst413         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.578      ; 0.663      ;
; -1.935 ; spi_16bit_master:inst74|rx_data[0]        ; inst406         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.578      ; 0.663      ;
; -1.933 ; spi_16bit_master:inst74|rx_data[2]        ; inst408         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.576      ; 0.663      ;
; -1.930 ; spi_16bit_master:inst74|rx_data[4]        ; inst410         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.573      ; 0.663      ;
; -1.930 ; spi_16bit_master:inst74|rx_data[7]        ; inst414         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.573      ; 0.663      ;
; -1.560 ; spi_16bit_master:inst74|rx_data[3]        ; inst409         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.203      ; 0.663      ;
; -0.367 ; spi_16bit_master:inst74|busy              ; inst416         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.341      ; 2.994      ;
; -0.318 ; uart:325|recv_state.RX_ERROR              ; inst201         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.183      ; 1.395      ;
; -0.295 ; uart:325|my_recv_state                    ; inst194         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.846      ; 2.081      ;
; -0.270 ; uart:325|recv_state.RX_RECEIVED           ; inst196         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.182      ; 1.442      ;
; -0.264 ; uart:325|tx_state.TX_IDLE                 ; inst195         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.501      ; 1.767      ;
; 0.095  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst531         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.433      ; 1.048      ;
; 0.098  ; uart:325|rx_data[4]                       ; inst170[4]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.035      ; 0.663      ;
; 0.098  ; uart:325|rx_data[7]                       ; inst170[7]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.035      ; 0.663      ;
; 0.099  ; uart:325|rx_data[1]                       ; inst170[1]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.034      ; 0.663      ;
; 0.099  ; uart:325|rx_data[6]                       ; inst170[6]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.034      ; 0.663      ;
; 0.100  ; uart:325|rx_data[0]                       ; inst170[0]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.033      ; 0.663      ;
; 0.100  ; uart:325|rx_data[2]                       ; inst170[2]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.033      ; 0.663      ;
; 0.100  ; uart:325|rx_data[3]                       ; inst170[3]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.033      ; 0.663      ;
; 0.100  ; uart:325|rx_data[5]                       ; inst170[5]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.033      ; 0.663      ;
; 0.175  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; 74273:inst76|13 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.607      ; 3.014      ;
; 0.177  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 74273:inst76|18 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.594      ; 3.003      ;
; 0.186  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; 74273:inst76|16 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.606      ; 3.024      ;
; 0.210  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; 74273:inst76|12 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.599      ; 3.041      ;
; 0.237  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; 74273:inst76|14 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.599      ; 3.068      ;
; 0.271  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; 74273:inst76|15 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.610      ; 3.113      ;
; 0.304  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 74273:inst76|17 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.602      ; 3.138      ;
; 0.361  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; 74273:inst76|19 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.607      ; 3.200      ;
; 0.429  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst542         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.297      ; 2.246      ;
; 0.629  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.138      ; 1.999      ;
; 0.678  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.130      ; 2.040      ;
; 0.901  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst544         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.854      ; 1.275      ;
; 1.139  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst543         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.839      ; 1.498      ;
; 1.189  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst440         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.231      ; 1.940      ;
; 1.204  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst533         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.852      ; 1.576      ;
; 1.259  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst539         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.853      ; 1.632      ;
; 1.263  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst158[5]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.703      ; 1.486      ;
; 1.359  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst402         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.736      ; 1.615      ;
; 1.437  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst334         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.658      ; 1.615      ;
; 1.442  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst158[1]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.712      ; 1.674      ;
; 1.444  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst444         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.221      ; 2.185      ;
; 1.480  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst158[3]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.719      ; 1.719      ;
; 1.521  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst158[0]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.717      ; 1.758      ;
; 1.548  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst237         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.247      ; 1.315      ;
; 1.673  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst431         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.027      ; 2.220      ;
; 1.677  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst265         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; -0.189     ; 1.008      ;
; 1.682  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst276         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; -0.225     ; 0.977      ;
; 1.685  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst439         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.232      ; 2.437      ;
; 1.696  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst158[7]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.648      ; 1.864      ;
; 1.734  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst443         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.257      ; 2.511      ;
; 1.738  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst279         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; -0.030     ; 1.228      ;
; 1.751  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst249         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.272      ; 1.543      ;
; 1.803  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst238         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.273      ; 1.596      ;
; 1.804  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst446         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.237      ; 2.561      ;
; 1.854  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst441         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.243      ; 2.617      ;
; 1.865  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst158[6]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.753      ; 2.138      ;
; 1.890  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst532         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.845      ; 2.255      ;
; 1.915  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst158[2]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.762      ; 2.197      ;
; 1.943  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst445         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.229      ; 2.692      ;
; 1.990  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst158[4]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.778      ; 2.288      ;
; 2.023  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst442         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.233      ; 2.776      ;
; 2.051  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst433         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.048      ; 2.619      ;
; 2.052  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst427         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.039      ; 2.611      ;
; 2.101  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst231         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.274      ; 1.895      ;
; 2.120  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst429         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.044      ; 2.684      ;
; 2.122  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst430         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.065      ; 2.707      ;
; 2.184  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst426         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.028      ; 2.732      ;
; 2.192  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst428         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.044      ; 2.756      ;
; 2.209  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst541         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.869      ; 2.598      ;
; 2.340  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst432         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.033      ; 2.893      ;
; 2.545  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst251         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.458      ; 2.523      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Microcomputer:inst|cpuClock'                                                                                                                                                                 ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                           ; Launch Clock                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; -0.556 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.661      ; 3.598      ;
; -0.338 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.661      ; 3.816      ;
; -0.322 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.684      ; 3.855      ;
; -0.322 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.684      ; 3.855      ;
; -0.130 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.661      ; 3.524      ;
; 0.061  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.661      ; 3.715      ;
; 0.091  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.684      ; 3.768      ;
; 0.091  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.684      ; 3.768      ;
; 0.186  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.668      ; 4.347      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF     ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r       ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate   ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2    ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 0.746      ;
; 0.464  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.667      ; 4.624      ;
; 0.465  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.758      ;
; 0.466  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.669      ; 4.628      ;
; 0.492  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.667      ; 4.652      ;
; 0.501  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.661      ; 4.655      ;
; 0.533  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 0.827      ;
; 0.545  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.667      ; 4.705      ;
; 0.595  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.669      ; 4.757      ;
; 0.642  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 0.936      ;
; 0.642  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.667      ; 4.802      ;
; 0.643  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 0.935      ;
; 0.700  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.679      ; 4.872      ;
; 0.742  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.034      ;
; 0.742  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.034      ;
; 0.746  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.668      ; 4.407      ;
; 0.748  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.042      ;
; 0.749  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.042      ;
; 0.755  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.049      ;
; 0.759  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.053      ;
; 0.764  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.057      ;
; 0.766  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.059      ;
; 0.768  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.061      ;
; 0.770  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.063      ;
; 0.772  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.066      ;
; 0.781  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.074      ;
; 0.781  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.667      ; 4.941      ;
; 0.786  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.079      ;
; 0.788  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.082      ;
; 0.788  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.082      ;
; 0.788  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.081      ;
; 0.789  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.083      ;
; 0.806  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.099      ;
; 0.814  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.107      ;
; 0.815  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrB_r[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.108      ;
; 0.818  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[2]   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.111      ;
; 0.820  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.113      ;
; 0.822  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.115      ;
; 0.853  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.672      ; 5.018      ;
; 0.869  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]        ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.311      ;
; 0.878  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.171      ;
; 0.887  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.667      ; 5.047      ;
; 0.923  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.669      ; 5.085      ;
; 0.940  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.232      ;
; 0.946  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.240      ;
; 0.966  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.259      ;
; 0.967  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.261      ;
; 0.975  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.268      ;
; 0.976  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.667      ; 5.136      ;
; 0.991  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.661      ; 5.145      ;
; 0.994  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.667      ; 5.154      ;
; 1.000  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.294      ;
; 1.025  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.667      ; 5.185      ;
; 1.029  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.684      ; 5.206      ;
; 1.102  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.669      ; 4.764      ;
; 1.116  ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[10]   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.096      ; 1.424      ;
; 1.125  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.418      ;
; 1.125  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.418      ;
; 1.127  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.420      ;
; 1.134  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.427      ;
; 1.134  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.427      ;
; 1.136  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.429      ;
; 1.141  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.434      ;
; 1.142  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.435      ;
; 1.142  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.661      ; 4.796      ;
; 1.158  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.667      ; 4.818      ;
; 1.167  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.669      ; 4.829      ;
; 1.190  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.482      ;
; 1.190  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.667      ; 4.850      ;
; 1.198  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[2]   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.491      ;
; 1.218  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]      ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.512      ;
; 1.226  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.520      ;
; 1.236  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.078      ; 1.526      ;
; 1.259  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.684      ; 5.436      ;
; 1.263  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.556      ;
; 1.265  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.558      ;
; 1.265  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.558      ;
; 1.265  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.558      ;
; 1.272  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.565      ;
; 1.274  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.567      ;
; 1.274  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.567      ;
; 1.275  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.679      ; 4.947      ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_SPI_I2C_PORTS-'                                                                                                                        ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node    ; Launch Clock                           ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; -0.403 ; ps2_keyboard_to_ascii:inst37|ascii_code[4] ; inst277[4] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.036      ; 0.663      ;
; -0.401 ; ps2_keyboard_to_ascii:inst37|ascii_code[0] ; inst277[0] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.034      ; 0.663      ;
; -0.400 ; ps2_keyboard_to_ascii:inst37|ascii_code[2] ; inst277[2] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.033      ; 0.663      ;
; -0.399 ; ps2_keyboard_to_ascii:inst37|ascii_code[6] ; inst277[6] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.032      ; 0.663      ;
; -0.398 ; ps2_keyboard_to_ascii:inst37|ascii_code[3] ; inst277[3] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.031      ; 0.663      ;
; -0.392 ; ps2_keyboard_to_ascii:inst37|ascii_code[5] ; inst277[5] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.025      ; 0.663      ;
; -0.277 ; ps2_keyboard_to_ascii:inst37|ascii_code[1] ; inst277[1] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.910      ; 0.663      ;
; 0.400  ; inst295                                    ; inst360    ; ps2_keyboard_to_ascii:inst37|ascii_new ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.162      ; 1.582      ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_S100_SERIAL_PORTS-'                                                                                          ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; -0.226 ; uart:inst120|rx_data[2]                ; inst481[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.859      ; 0.663      ;
; -0.226 ; uart:inst120|rx_data[7]                ; inst481[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.859      ; 0.663      ;
; -0.224 ; uart:inst120|rx_data[4]                ; inst481[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.857      ; 0.663      ;
; -0.222 ; uart:inst120|rx_data[1]                ; inst481[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.855      ; 0.663      ;
; -0.221 ; uart:inst120|rx_data[0]                ; inst481[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.854      ; 0.663      ;
; -0.219 ; uart:inst120|rx_data[6]                ; inst481[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.852      ; 0.663      ;
; -0.217 ; uart:inst120|rx_data[5]                ; inst481[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.850      ; 0.663      ;
; -0.216 ; uart:inst120|rx_data[3]                ; inst481[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.849      ; 0.663      ;
; 0.161  ; WIFI_uart:inst1|tx_state.TX_IDLE       ; inst269    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.839      ; 2.030      ;
; 0.263  ; uart:inst106|recv_state.RX_ERROR       ; inst333    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.281      ; 1.574      ;
; 0.279  ; uart:inst120|recv_state.RX_RECEIVED    ; inst488    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.854      ; 1.163      ;
; 0.317  ; uart:inst120|recv_state.RX_ERROR       ; inst493    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.627      ; 0.974      ;
; 0.324  ; uart:inst120|tx_state.TX_IDLE          ; inst487    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.317      ; 1.671      ;
; 0.340  ; WIFI_uart:inst1|rx_data[3]             ; inst228[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.148      ; 1.518      ;
; 0.355  ; WIFI_uart:inst1|recv_state.RX_RECEIVED ; inst270    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.721      ; 2.106      ;
; 0.376  ; uart:inst106|tx_state.TX_IDLE          ; inst327    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.476      ; 1.882      ;
; 0.380  ; WIFI_uart:inst1|rx_data[1]             ; inst228[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.522      ; 1.932      ;
; 0.386  ; uart:inst106|recv_state.RX_RECEIVED    ; inst328    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.021      ; 1.437      ;
; 0.405  ; WIFI_uart:inst1|rx_data[2]             ; inst228[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.151      ; 1.586      ;
; 0.419  ; WIFI_uart:inst1|rx_data[5]             ; inst228[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.152      ; 1.601      ;
; 0.423  ; WIFI_uart:inst1|rx_data[6]             ; inst228[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.152      ; 1.605      ;
; 0.437  ; uart:inst106|my_recv_state             ; inst324    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.028      ; 1.495      ;
; 0.447  ; WIFI_uart:inst1|rx_data[4]             ; inst228[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.152      ; 1.629      ;
; 0.448  ; uart:inst13|rx_data[0]                 ; inst185[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.185      ; 0.663      ;
; 0.449  ; uart:inst13|rx_data[1]                 ; inst185[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.184      ; 0.663      ;
; 0.449  ; uart:inst13|rx_data[2]                 ; inst185[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.184      ; 0.663      ;
; 0.451  ; uart:inst13|rx_data[5]                 ; inst185[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.182      ; 0.663      ;
; 0.451  ; uart:inst13|rx_data[6]                 ; inst185[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.182      ; 0.663      ;
; 0.453  ; WIFI_uart:inst1|rx_data[0]             ; inst228[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.151      ; 1.634      ;
; 0.465  ; WIFI_uart:inst1|my_recv_state          ; inst254    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.176      ; 1.671      ;
; 0.482  ; WIFI_uart:inst1|rx_data[7]             ; inst228[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.152      ; 1.664      ;
; 0.509  ; WIFI_uart:inst1|recv_state.RX_ERROR    ; inst275    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.176      ; 1.715      ;
; 0.522  ; uart:inst120|my_recv_state             ; inst486    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.729      ; 1.281      ;
; 0.566  ; uart:inst13|recv_state.RX_RECEIVED     ; inst212    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.748      ; 1.344      ;
; 0.586  ; uart:inst13|tx_state.TX_IDLE           ; inst211    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.727      ; 1.343      ;
; 0.596  ; uart:inst106|rx_data[7]                ; inst317[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.863      ; 1.489      ;
; 0.610  ; uart:inst106|rx_data[5]                ; inst317[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.861      ; 1.501      ;
; 0.625  ; uart:inst13|recv_state.RX_ERROR        ; inst218    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.369      ; 1.024      ;
; 0.644  ; uart:inst106|rx_data[4]                ; inst317[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.862      ; 1.536      ;
; 0.650  ; uart:inst13|rx_data[4]                 ; inst185[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.184      ; 0.864      ;
; 0.651  ; uart:inst106|rx_data[6]                ; inst317[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.865      ; 1.546      ;
; 0.651  ; uart:inst13|rx_data[3]                 ; inst185[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.182      ; 0.863      ;
; 0.675  ; uart:inst106|rx_data[3]                ; inst317[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.862      ; 1.567      ;
; 0.683  ; uart:inst106|rx_data[2]                ; inst317[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.463      ; 2.176      ;
; 0.695  ; uart:inst106|rx_data[1]                ; inst317[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.863      ; 1.588      ;
; 0.714  ; uart:inst106|rx_data[0]                ; inst317[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.866      ; 1.610      ;
; 0.811  ; uart:inst13|rx_data[7]                 ; inst185[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.182      ; 1.023      ;
; 0.865  ; uart:inst13|my_recv_state              ; inst209    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.127      ; 1.022      ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                                         ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.134 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|sclk           ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.084      ;
; -0.124 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_ratio[31]  ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.978      ; 3.096      ;
; 0.229  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_ratio[31]  ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.978      ; 2.949      ;
; 0.266  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|sclk           ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.976      ; 2.984      ;
; 0.453  ; spi_16bit_master:inst74|sclk           ; spi_16bit_master:inst74|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; spi_16bit_master:inst74|assert_data    ; spi_16bit_master:inst74|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|state          ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; spi_16bit_master:inst74|clk_ratio[31]  ; spi_16bit_master:inst74|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.746      ;
; 0.528  ; spi_16bit_master:inst74|rx_buffer[3]   ; spi_16bit_master:inst74|rx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.821      ;
; 0.550  ; spi_16bit_master:inst74|clk_toggles[5] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.843      ;
; 0.627  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[2]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.845      ;
; 0.631  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.978      ; 3.851      ;
; 0.631  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.978      ; 3.851      ;
; 0.631  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.978      ; 3.851      ;
; 0.631  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.978      ; 3.851      ;
; 0.631  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.978      ; 3.851      ;
; 0.631  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.978      ; 3.851      ;
; 0.641  ; spi_16bit_master:inst74|tx_buffer[4]   ; spi_16bit_master:inst74|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642  ; spi_16bit_master:inst74|tx_buffer[2]   ; spi_16bit_master:inst74|tx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643  ; spi_16bit_master:inst74|tx_buffer[6]   ; spi_16bit_master:inst74|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.936      ;
; 0.649  ; spi_16bit_master:inst74|rx_buffer[6]   ; spi_16bit_master:inst74|rx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.942      ;
; 0.649  ; spi_16bit_master:inst74|rx_buffer[5]   ; spi_16bit_master:inst74|rx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.942      ;
; 0.680  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|assert_data    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.978      ; 3.900      ;
; 0.701  ; spi_16bit_master:inst74|rx_buffer[7]   ; spi_16bit_master:inst74|rx_data[7]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.994      ;
; 0.706  ; spi_16bit_master:inst74|rx_buffer[5]   ; spi_16bit_master:inst74|rx_data[5]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.999      ;
; 0.706  ; spi_16bit_master:inst74|rx_buffer[4]   ; spi_16bit_master:inst74|rx_data[4]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.999      ;
; 0.707  ; spi_16bit_master:inst74|rx_buffer[6]   ; spi_16bit_master:inst74|rx_data[6]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.000      ;
; 0.709  ; spi_16bit_master:inst74|rx_buffer[4]   ; spi_16bit_master:inst74|rx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.002      ;
; 0.725  ; spi_16bit_master:inst74|rx_buffer[1]   ; spi_16bit_master:inst74|rx_data[1]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.018      ;
; 0.737  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[0]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.955      ;
; 0.737  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[7]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.955      ;
; 0.737  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[6]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.955      ;
; 0.737  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[5]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.955      ;
; 0.737  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[4]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.955      ;
; 0.737  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[3]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.955      ;
; 0.737  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[1]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.955      ;
; 0.741  ; spi_16bit_master:inst74|tx_buffer[13]  ; spi_16bit_master:inst74|tx_buffer[14]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741  ; spi_16bit_master:inst74|tx_buffer[9]   ; spi_16bit_master:inst74|tx_buffer[10]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742  ; spi_16bit_master:inst74|tx_buffer[7]   ; spi_16bit_master:inst74|tx_buffer[8]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743  ; spi_16bit_master:inst74|tx_buffer[5]   ; spi_16bit_master:inst74|tx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743  ; spi_16bit_master:inst74|tx_buffer[1]   ; spi_16bit_master:inst74|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.036      ;
; 0.745  ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746  ; spi_16bit_master:inst74|clk_toggles[3] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; spi_16bit_master:inst74|clk_toggles[4] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.040      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[11]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.982      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[12]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.982      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[9]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.982      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[10]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.982      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[15]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.982      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[13]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.982      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[16]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.982      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[14]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.982      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[17]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.982      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[18]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.982      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[19]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.982      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[20]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.982      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[31]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.982      ;
; 0.801  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[1]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.019      ;
; 0.801  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[3]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.019      ;
; 0.801  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[2]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.019      ;
; 0.801  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[4]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.019      ;
; 0.801  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[5]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.019      ;
; 0.801  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[8]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.019      ;
; 0.801  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[7]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.019      ;
; 0.801  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[6]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.019      ;
; 0.807  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[21]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.025      ;
; 0.807  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[24]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.025      ;
; 0.807  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[22]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.025      ;
; 0.807  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[23]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.025      ;
; 0.807  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[29]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.025      ;
; 0.807  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[25]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.025      ;
; 0.807  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[26]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.025      ;
; 0.807  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[27]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.025      ;
; 0.807  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[28]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.025      ;
; 0.807  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[30]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 4.025      ;
; 0.810  ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[0] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.103      ;
; 0.844  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[8]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.973      ; 4.059      ;
; 0.844  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[7]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.973      ; 4.059      ;
; 0.844  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[6]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.973      ; 4.059      ;
; 0.844  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[5]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.973      ; 4.059      ;
; 0.844  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[4]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.973      ; 4.059      ;
; 0.844  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[3]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.973      ; 4.059      ;
; 0.844  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[2]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.973      ; 4.059      ;
; 0.844  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[1]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.973      ; 4.059      ;
; 0.854  ; spi_16bit_master:inst74|rx_buffer[0]   ; spi_16bit_master:inst74|rx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.147      ;
; 0.860  ; inst439                                ; spi_16bit_master:inst74|tx_buffer[8]   ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.067     ; 1.025      ;
; 0.867  ; inst445                                ; spi_16bit_master:inst74|tx_buffer[14]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.075     ; 1.024      ;
; 0.872  ; inst442                                ; spi_16bit_master:inst74|tx_buffer[11]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.068     ; 1.036      ;
; 0.889  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[0]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.973      ; 4.104      ;
; 0.895  ; inst446                                ; spi_16bit_master:inst74|tx_buffer[15]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.070     ; 1.057      ;
; 0.898  ; spi_16bit_master:inst74|tx_buffer[8]   ; spi_16bit_master:inst74|tx_buffer[9]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.191      ;
; 0.899  ; spi_16bit_master:inst74|rx_buffer[2]   ; spi_16bit_master:inst74|rx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.192      ;
; 0.900  ; inst440                                ; spi_16bit_master:inst74|tx_buffer[9]   ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.072     ; 1.060      ;
; 0.906  ; inst441                                ; spi_16bit_master:inst74|tx_buffer[10]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.076     ; 1.062      ;
; 0.907  ; inst444                                ; spi_16bit_master:inst74|tx_buffer[13]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.074     ; 1.065      ;
; 0.912  ; spi_16bit_master:inst74|rx_buffer[0]   ; spi_16bit_master:inst74|rx_data[0]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.205      ;
; 0.916  ; spi_16bit_master:inst74|ss_n[0]        ; spi_16bit_master:inst74|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.208      ;
; 0.921  ; inst443                                ; spi_16bit_master:inst74|tx_buffer[12]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.073     ; 1.080      ;
; 0.938  ; spi_16bit_master:inst74|tx_buffer[14]  ; spi_16bit_master:inst74|tx_buffer[15]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.231      ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                       ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.063 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; CLK_50      ; 0.000        ; 3.011      ; 3.619      ;
; 0.245 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; CLK_50      ; 0.000        ; 3.011      ; 3.801      ;
; 0.302 ; uart:inst106|recv_state.RX_CHECK_STOP                                                              ; uart:inst106|my_recv_state                                                                                    ; CLK_50                              ; CLK_50      ; 0.000        ; 0.579      ; 1.093      ;
; 0.407 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|recv_state.RX_ERROR                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 3.105      ; 3.754      ;
; 0.411 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|recv_state.RX_RECEIVED                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 3.105      ; 3.758      ;
; 0.411 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; CLK_50      ; 0.000        ; 3.027      ; 3.983      ;
; 0.432 ; uart:325|recv_state.RX_ERROR                                                                       ; uart:325|recv_state.RX_ERROR                                                                                  ; CLK_50                              ; CLK_50      ; 0.000        ; 0.102      ; 0.746      ;
; 0.451 ; uart:inst13|tx_data[7]                                                                             ; uart:inst13|tx_data[7]                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst90|tx_out                                                                                 ; uart:inst90|tx_out                                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst90|tx_data[7]                                                                             ; uart:inst90|tx_data[7]                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst14|tx_out                                                                                 ; uart:inst14|tx_out                                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst14|tx_data[7]                                                                             ; uart:inst14|tx_data[7]                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; WIFI_uart:inst1|recv_state.RX_ERROR                                                                ; WIFI_uart:inst1|recv_state.RX_ERROR                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; WIFI_uart:inst1|rx_bits_remaining[2]                                                               ; WIFI_uart:inst1|rx_bits_remaining[2]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst106|recv_state.RX_ERROR                                                                   ; uart:inst106|recv_state.RX_ERROR                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst13|recv_state.RX_ERROR                                                                    ; uart:inst13|recv_state.RX_ERROR                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst120|rx_bits_remaining[2]                                                                  ; uart:inst120|rx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst120|recv_state.RX_DELAY_RESTART                                                           ; uart:inst120|recv_state.RX_DELAY_RESTART                                                                      ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst90|tx_bits_remaining[3]                                                                   ; uart:inst90|tx_bits_remaining[3]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst90|tx_bits_remaining[1]                                                                   ; uart:inst90|tx_bits_remaining[1]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst90|tx_bits_remaining[0]                                                                   ; uart:inst90|tx_bits_remaining[0]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst90|tx_bits_remaining[2]                                                                   ; uart:inst90|tx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst106|tx_bits_remaining[0]                                                                  ; uart:inst106|tx_bits_remaining[0]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|caps_lock                                                             ; ps2_keyboard_to_ascii:inst37|caps_lock                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|shift_l                                                               ; ps2_keyboard_to_ascii:inst37|shift_l                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|shift_r                                                               ; ps2_keyboard_to_ascii:inst37|shift_r                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|control_r                                                             ; ps2_keyboard_to_ascii:inst37|control_r                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|control_l                                                             ; ps2_keyboard_to_ascii:inst37|control_l                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WIFI_uart:inst1|tx_out                                                                             ; WIFI_uart:inst1|tx_out                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WIFI_uart:inst1|tx_data[7]                                                                         ; WIFI_uart:inst1|tx_data[7]                                                                                    ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst106|tx_out                                                                                ; uart:inst106|tx_out                                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst106|tx_data[7]                                                                            ; uart:inst106|tx_data[7]                                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WIFI_uart:inst1|recv_state.RX_DELAY_RESTART                                                        ; WIFI_uart:inst1|recv_state.RX_DELAY_RESTART                                                                   ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst106|rx_bits_remaining[2]                                                                  ; uart:inst106|rx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst106|recv_state.RX_DELAY_RESTART                                                           ; uart:inst106|recv_state.RX_DELAY_RESTART                                                                      ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst13|rx_bits_remaining[2]                                                                   ; uart:inst13|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst13|recv_state.RX_DELAY_RESTART                                                            ; uart:inst13|recv_state.RX_DELAY_RESTART                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst90|rx_bits_remaining[2]                                                                   ; uart:inst90|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst14|rx_bits_remaining[2]                                                                   ; uart:inst14|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst14|recv_state.RX_ERROR                                                                    ; uart:inst14|recv_state.RX_ERROR                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst14|recv_state.RX_DELAY_RESTART                                                            ; uart:inst14|recv_state.RX_DELAY_RESTART                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst120|recv_state.RX_ERROR                                                                   ; uart:inst120|recv_state.RX_ERROR                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst13|tx_bits_remaining[3]                                                                   ; uart:inst13|tx_bits_remaining[3]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst13|tx_bits_remaining[1]                                                                   ; uart:inst13|tx_bits_remaining[1]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst13|tx_bits_remaining[0]                                                                   ; uart:inst13|tx_bits_remaining[0]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst13|tx_bits_remaining[2]                                                                   ; uart:inst13|tx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst14|tx_bits_remaining[0]                                                                   ; uart:inst14|tx_bits_remaining[0]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst14|tx_bits_remaining[1]                                                                   ; uart:inst14|tx_bits_remaining[1]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst14|tx_bits_remaining[2]                                                                   ; uart:inst14|tx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst14|tx_bits_remaining[3]                                                                   ; uart:inst14|tx_bits_remaining[3]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WIFI_uart:inst1|tx_bits_remaining[3]                                                               ; WIFI_uart:inst1|tx_bits_remaining[3]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WIFI_uart:inst1|tx_bits_remaining[0]                                                               ; WIFI_uart:inst1|tx_bits_remaining[0]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WIFI_uart:inst1|tx_bits_remaining[2]                                                               ; WIFI_uart:inst1|tx_bits_remaining[2]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WIFI_uart:inst1|tx_bits_remaining[1]                                                               ; WIFI_uart:inst1|tx_bits_remaining[1]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst120|tx_bits_remaining[0]                                                                  ; uart:inst120|tx_bits_remaining[0]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst120|tx_bits_remaining[1]                                                                  ; uart:inst120|tx_bits_remaining[1]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst120|tx_bits_remaining[2]                                                                  ; uart:inst120|tx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst120|tx_bits_remaining[3]                                                                  ; uart:inst120|tx_bits_remaining[3]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst106|tx_bits_remaining[2]                                                                  ; uart:inst106|tx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst106|tx_bits_remaining[1]                                                                  ; uart:inst106|tx_bits_remaining[1]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:inst106|tx_bits_remaining[3]                                                                  ; uart:inst106|tx_bits_remaining[3]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:325|rx_bits_remaining[2]                                                                      ; uart:325|rx_bits_remaining[2]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:325|recv_state.RX_DELAY_RESTART                                                               ; uart:325|recv_state.RX_DELAY_RESTART                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst37|e0_code                                                               ; ps2_keyboard_to_ascii:inst37|e0_code                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst37|break                                                                 ; ps2_keyboard_to_ascii:inst37|break                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:inst13|tx_out                                                                                 ; uart:inst13|tx_out                                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:325|tx_out                                                                                    ; uart:325|tx_out                                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:325|tx_data[7]                                                                                ; uart:325|tx_data[7]                                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:inst120|tx_out                                                                                ; uart:inst120|tx_out                                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:inst120|tx_data[7]                                                                            ; uart:inst120|tx_data[7]                                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:325|tx_bits_remaining[0]                                                                      ; uart:325|tx_bits_remaining[0]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:325|tx_bits_remaining[1]                                                                      ; uart:325|tx_bits_remaining[1]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:325|tx_bits_remaining[3]                                                                      ; uart:325|tx_bits_remaining[3]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:325|tx_bits_remaining[2]                                                                      ; uart:325|tx_bits_remaining[2]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.486 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|my_recv_state                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 3.131      ; 3.859      ;
; 0.498 ; 74164:inst88|6                                                                                     ; 74164:inst88|7                                                                                                ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; WIFI_uart:inst1|rx_bits_remaining[1]                                                               ; WIFI_uart:inst1|rx_bits_remaining[2]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.793      ;
; 0.499 ; 74164:inst88|5                                                                                     ; 74164:inst88|6                                                                                                ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; 74164:inst47|4                                                                                     ; 74164:inst47|5                                                                                                ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; 74164:inst119|6                                                                                    ; 74164:inst119|7                                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; 74164:inst107|8                                                                                    ; 74164:inst107|9                                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; 74164:inst107|5                                                                                    ; 74164:inst107|6                                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.794      ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_UART_8255_SELECT-'                                                                                     ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; 0.078 ; uart:inst14|recv_state.RX_RECEIVED ; inst301    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.019      ; 1.127      ;
; 0.123 ; uart:inst14|my_recv_state          ; inst299    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.017      ; 1.170      ;
; 0.131 ; uart:inst14|recv_state.RX_ERROR    ; inst307    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.018      ; 1.179      ;
; 0.286 ; uart:inst90|rx_data[5]             ; inst356[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.957      ; 1.273      ;
; 0.301 ; uart:inst90|rx_data[6]             ; inst356[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.961      ; 1.292      ;
; 0.316 ; uart:inst90|rx_data[7]             ; inst356[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.962      ; 1.308      ;
; 0.318 ; 74164:inst47|9                     ; inst302    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.627      ; 0.975      ;
; 0.328 ; uart:inst14|rx_data[7]             ; inst291[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.646      ; 1.004      ;
; 0.349 ; uart:inst14|rx_data[6]             ; inst291[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.647      ; 1.026      ;
; 0.401 ; uart:inst14|tx_state.TX_IDLE       ; inst300    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.164      ; 1.595      ;
; 0.443 ; uart:inst90|recv_state.RX_ERROR    ; inst400    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.454      ; 0.927      ;
; 0.576 ; uart:inst90|rx_data[4]             ; inst356[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.057      ; 0.663      ;
; 0.577 ; uart:inst90|rx_data[2]             ; inst356[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.056      ; 0.663      ;
; 0.578 ; uart:inst90|rx_data[0]             ; inst356[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.055      ; 0.663      ;
; 0.578 ; uart:inst90|tx_state.TX_IDLE       ; inst363    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.255      ; 1.863      ;
; 0.579 ; uart:inst90|rx_data[3]             ; inst356[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.054      ; 0.663      ;
; 0.581 ; uart:inst90|rx_data[1]             ; inst356[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.052      ; 0.663      ;
; 0.585 ; uart:inst14|rx_data[3]             ; inst291[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.048      ; 0.663      ;
; 0.586 ; uart:inst14|rx_data[4]             ; inst291[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.047      ; 0.663      ;
; 0.587 ; uart:inst14|rx_data[5]             ; inst291[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.046      ; 0.663      ;
; 0.588 ; uart:inst14|rx_data[1]             ; inst291[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.045      ; 0.663      ;
; 0.589 ; uart:inst14|rx_data[0]             ; inst291[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.044      ; 0.663      ;
; 0.589 ; uart:inst14|rx_data[2]             ; inst291[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.044      ; 0.663      ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.487 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                    ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 1.061      ; 1.290      ;
; 0.527 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.080      ; 0.819      ;
; 0.530 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.080      ; 0.822      ;
; 0.533 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.080      ; 0.825      ;
; 0.535 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.080      ; 0.827      ;
; 0.536 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.080      ; 0.828      ;
; 0.650 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.080      ; 0.942      ;
; 0.676 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.080      ; 0.968      ;
; 0.716 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.080      ; 1.008      ;
; 0.726 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.080      ; 1.018      ;
; 0.733 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.080      ; 1.025      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.555 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.456      ;
; 0.567 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.458      ;
; 0.734 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.028      ;
; 0.735 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.737 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.762 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.916 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.817      ;
; 0.925 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.826      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.328      ; 1.408      ;
; 1.035 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.328      ; 1.426      ;
; 1.056 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.957      ;
; 1.065 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.966      ;
; 1.090 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.384      ;
; 1.091 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.385      ;
; 1.091 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.093 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.099 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.101 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.109 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.110 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.196 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.097      ;
; 1.205 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.106      ;
; 1.221 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.515      ;
; 1.221 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.515      ;
; 1.222 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.514      ;
; 1.222 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.516      ;
; 1.222 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.223 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.230 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.524      ;
; 1.231 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.525      ;
; 1.231 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.240 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.240 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.240 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.241 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.534      ;
; 1.241 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.534      ;
; 1.249 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.543      ;
; 1.249 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.543      ;
; 1.250 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.543      ;
; 1.250 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.543      ;
; 1.251 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.543      ;
; 1.334 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.328      ; 1.735      ;
; 1.336 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.237      ;
; 1.345 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.246      ;
; 1.361 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.655      ;
; 1.362 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.654      ;
; 1.362 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.656      ;
; 1.362 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.655      ;
; 1.363 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.655      ;
; 1.363 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.656      ;
; 1.371 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.663      ;
; 1.371 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.665      ;
; 1.371 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.664      ;
; 1.372 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.664      ;
; 1.372 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.665      ;
; 1.372 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.664      ;
; 1.380 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.674      ;
; 1.380 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.674      ;
; 1.381 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.673      ;
; 1.381 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.674      ;
; 1.382 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.674      ;
; 1.389 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.683      ;
; 1.390 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.682      ;
; 1.390 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.683      ;
; 1.391 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.683      ;
; 1.391 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.683      ;
; 1.465 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.328      ; 1.866      ;
; 1.474 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.328      ; 1.875      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Microcomputer:inst|T80s:cpu1|MREQ_n'                                                                                                                                                                                                                    ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; 0.585 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.185      ; 2.044      ;
; 0.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.199      ; 2.073      ;
; 0.608 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.180      ; 2.062      ;
; 0.624 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.198      ; 2.096      ;
; 0.630 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.196      ; 2.100      ;
; 0.645 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.178      ; 2.097      ;
; 0.652 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.184      ; 2.110      ;
; 0.654 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.170      ; 2.098      ;
; 0.659 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.199      ; 2.132      ;
; 0.659 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.199      ; 2.132      ;
; 0.660 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.179      ; 2.113      ;
; 0.663 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.199      ; 2.136      ;
; 0.665 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.200      ; 2.139      ;
; 0.668 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.190      ; 2.132      ;
; 0.669 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.197      ; 2.140      ;
; 0.675 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.197      ; 2.146      ;
; 0.684 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.196      ; 2.154      ;
; 0.686 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.192      ; 2.152      ;
; 0.686 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.178      ; 2.138      ;
; 0.687 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.205      ; 2.166      ;
; 0.687 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.158      ; 2.119      ;
; 0.689 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.198      ; 2.161      ;
; 0.690 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.197      ; 2.161      ;
; 0.693 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.190      ; 2.157      ;
; 0.693 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.191      ; 2.158      ;
; 0.700 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.185      ; 2.159      ;
; 0.704 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.188      ; 2.166      ;
; 0.714 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.199      ; 2.187      ;
; 0.719 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.172      ; 2.165      ;
; 0.719 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.198      ; 2.191      ;
; 0.723 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.264      ; 4.261      ;
; 0.723 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.218      ; 2.215      ;
; 0.723 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.189      ; 2.186      ;
; 0.727 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.160      ; 2.161      ;
; 0.728 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.178      ; 2.180      ;
; 0.728 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.159      ; 2.161      ;
; 0.731 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.209      ; 2.214      ;
; 0.731 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.185      ; 2.190      ;
; 0.737 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.177      ; 2.188      ;
; 0.738 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.192      ; 2.204      ;
; 0.739 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.171      ; 2.184      ;
; 0.747 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.160      ; 2.181      ;
; 0.753 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.159      ; 2.186      ;
; 0.760 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.172      ; 2.206      ;
; 0.763 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.172      ; 2.209      ;
; 0.767 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.158      ; 2.199      ;
; 0.769 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.177      ; 2.220      ;
; 0.769 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.205      ; 4.248      ;
; 0.770 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.161      ; 2.205      ;
; 0.770 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.170      ; 2.214      ;
; 0.771 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.203      ; 2.248      ;
; 0.772 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.159      ; 2.205      ;
; 0.774 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.159      ; 2.207      ;
; 0.781 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.150      ; 2.205      ;
; 0.784 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.196      ; 2.254      ;
; 0.788 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.244      ; 4.306      ;
; 0.789 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.210      ; 2.273      ;
; 0.790 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.186      ; 2.250      ;
; 0.793 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.176      ; 2.243      ;
; 0.796 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.179      ; 2.249      ;
; 0.799 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.179      ; 2.252      ;
; 0.801 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.243      ; 4.318      ;
; 0.803 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.173      ; 2.250      ;
; 0.817 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.197      ; 2.288      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.179      ; 2.274      ;
; 0.823 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.196      ; 4.293      ;
; 0.824 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.169      ; 2.267      ;
; 0.825 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.176      ; 2.275      ;
; 0.828 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.183      ; 2.285      ;
; 0.829 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.179      ; 2.282      ;
; 0.834 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.150      ; 2.258      ;
; 0.835 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.185      ; 4.294      ;
; 0.836 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.174      ; 2.284      ;
; 0.837 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.179      ; 2.290      ;
; 0.838 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.198      ; 2.310      ;
; 0.838 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.187      ; 2.299      ;
; 0.839 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.161      ; 2.274      ;
; 0.840 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.198      ; 2.312      ;
; 0.843 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.179      ; 2.296      ;
; 0.845 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.251      ; 4.370      ;
; 0.849 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.177      ; 2.300      ;
; 0.849 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.195      ; 2.318      ;
; 0.850 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.179      ; 2.303      ;
; 0.853 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.242      ; 4.369      ;
; 0.853 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.179      ; 2.306      ;
; 0.854 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.177      ; 2.305      ;
; 0.859 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.168      ; 2.301      ;
; 0.860 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.170      ; 2.304      ;
; 0.861 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.243      ; 4.378      ;
; 0.862 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.159      ; 2.295      ;
; 0.864 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.209      ; 2.347      ;
; 0.869 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.197      ; 2.340      ;
; 0.871 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.168      ; 2.313      ;
; 0.871 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.178      ; 2.323      ;
; 0.872 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.196      ; 2.342      ;
; 0.874 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.170      ; 2.318      ;
; 0.875 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.183      ; 2.332      ;
; 0.875 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.179      ; 2.328      ;
; 0.877 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.242      ; 4.393      ;
; 0.877 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.191      ; 2.342      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                             ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.724 ; inst449   ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.055      ; 0.991      ;
; 0.730 ; inst461   ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.052      ; 0.994      ;
; 1.551 ; inst447   ; inst449 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -0.953     ; 0.820      ;
; 4.239 ; inst457   ; inst461 ; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; -3.151     ; 0.820      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.737 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.031      ;
; 0.741 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.033      ;
; 0.743 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.037      ;
; 0.746 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.041      ;
; 0.756 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.048      ;
; 0.761 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.767 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.060      ;
; 1.057 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.350      ;
; 1.091 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.386      ;
; 1.093 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.386      ;
; 1.098 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.392      ;
; 1.102 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.394      ;
; 1.107 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.402      ;
; 1.109 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.401      ;
; 1.111 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.404      ;
; 1.111 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.404      ;
; 1.116 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.132 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.425      ;
; 1.222 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.515      ;
; 1.223 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.515      ;
; 1.223 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.515      ;
; 1.224 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.516      ;
; 1.224 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.517      ;
; 1.224 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.516      ;
; 1.229 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.523      ;
; 1.231 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.524      ;
; 1.233 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.525      ;
; 1.233 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.525      ;
; 1.233 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.526      ;
; 1.238 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.533      ;
; 1.239 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.532      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                  ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.628 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.148      ; 8.277      ;
; -5.628 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.148      ; 8.277      ;
; -4.983 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.148      ; 8.132      ;
; -4.983 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.148      ; 8.132      ;
; -4.524 ; inst476           ; inst461 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.052     ; 5.493      ;
; -4.521 ; inst476           ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.049     ; 5.493      ;
; -2.265 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.229      ; 4.995      ;
; -2.265 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.229      ; 4.995      ;
; -1.848 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.229      ; 5.078      ;
; -1.848 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.229      ; 5.078      ;
; -1.362 ; inst453           ; inst449 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.055     ; 2.328      ;
; -1.356 ; inst453           ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.049     ; 2.328      ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Microcomputer:inst|cpuClock'                                                                                                                                       ;
+--------+------------------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -5.325 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 6.301      ;
; -5.325 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 6.301      ;
; -5.325 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 6.301      ;
; -5.325 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 6.301      ;
; -5.301 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 6.277      ;
; -5.301 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 6.277      ;
; -5.301 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 6.277      ;
; -5.301 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 6.277      ;
; -5.123 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 6.068      ;
; -5.123 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 6.068      ;
; -5.123 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 6.068      ;
; -5.123 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 6.068      ;
; -5.080 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.582     ; 5.499      ;
; -5.080 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.582     ; 5.499      ;
; -5.080 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.582     ; 5.499      ;
; -5.080 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.582     ; 5.499      ;
; -4.902 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 5.878      ;
; -4.902 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 5.878      ;
; -4.902 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 5.878      ;
; -4.902 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 5.878      ;
; -4.872 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.750      ; 6.623      ;
; -4.855 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.802      ;
; -4.855 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.802      ;
; -4.855 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.802      ;
; -4.855 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.802      ;
; -4.848 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.750      ; 6.599      ;
; -4.831 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.778      ;
; -4.831 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.778      ;
; -4.831 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.778      ;
; -4.831 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.778      ;
; -4.765 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|WR_n          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.456      ; 6.222      ;
; -4.765 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|RD_n          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.456      ; 6.222      ;
; -4.763 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 5.739      ;
; -4.763 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 5.739      ;
; -4.763 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 5.739      ;
; -4.763 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 5.739      ;
; -4.741 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|WR_n          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.456      ; 6.198      ;
; -4.741 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|RD_n          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.456      ; 6.198      ;
; -4.712 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.144     ; 5.569      ;
; -4.712 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.144     ; 5.569      ;
; -4.712 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.144     ; 5.569      ;
; -4.712 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.144     ; 5.569      ;
; -4.696 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.693      ; 6.390      ;
; -4.673 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.978      ; 7.652      ;
; -4.673 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.978      ; 7.652      ;
; -4.673 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.978      ; 7.652      ;
; -4.673 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.978      ; 7.652      ;
; -4.649 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.978      ; 7.628      ;
; -4.649 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.978      ; 7.628      ;
; -4.649 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.978      ; 7.628      ;
; -4.649 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.978      ; 7.628      ;
; -4.635 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.636     ; 5.000      ;
; -4.635 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.636     ; 5.000      ;
; -4.635 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.636     ; 5.000      ;
; -4.635 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.636     ; 5.000      ;
; -4.627 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.193      ; 5.821      ;
; -4.597 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|WR_n          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 5.989      ;
; -4.597 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|RD_n          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 5.989      ;
; -4.571 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.988      ; 7.560      ;
; -4.571 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.988      ; 7.560      ;
; -4.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.988      ; 7.536      ;
; -4.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.988      ; 7.536      ;
; -4.503 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 5.448      ;
; -4.503 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 5.448      ;
; -4.503 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 5.448      ;
; -4.503 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 5.448      ;
; -4.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.917      ; 7.419      ;
; -4.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.917      ; 7.419      ;
; -4.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.917      ; 7.419      ;
; -4.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.917      ; 7.419      ;
; -4.473 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|WR_n          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.420      ;
; -4.473 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|RD_n          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.420      ;
; -4.456 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.976      ; 7.433      ;
; -4.456 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.976      ; 7.433      ;
; -4.449 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.750      ; 6.200      ;
; -4.432 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.379      ;
; -4.432 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.379      ;
; -4.432 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.379      ;
; -4.432 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.054     ; 5.379      ;
; -4.432 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.976      ; 7.409      ;
; -4.432 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.976      ; 7.409      ;
; -4.428 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.421      ; 6.850      ;
; -4.428 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.421      ; 6.850      ;
; -4.428 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.421      ; 6.850      ;
; -4.428 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.421      ; 6.850      ;
; -4.406 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.984      ; 7.391      ;
; -4.406 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.984      ; 7.391      ;
; -4.406 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.984      ; 7.391      ;
; -4.406 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.984      ; 7.391      ;
; -4.406 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.984      ; 7.391      ;
; -4.406 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.984      ; 7.391      ;
; -4.406 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.984      ; 7.391      ;
; -4.399 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.927      ; 7.327      ;
; -4.399 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.927      ; 7.327      ;
; -4.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.984      ; 7.367      ;
; -4.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.984      ; 7.367      ;
; -4.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.984      ; 7.367      ;
; -4.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.984      ; 7.367      ;
; -4.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.984      ; 7.367      ;
; -4.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.984      ; 7.367      ;
+--------+------------------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_INTERFACE_PORTS-'                                                                                                                                                                                 ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -4.849 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.485      ; 8.825      ;
; -4.825 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.485      ; 8.801      ;
; -4.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.424      ; 8.592      ;
; -4.604 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.928      ; 8.023      ;
; -4.426 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.485      ; 8.402      ;
; -4.287 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.485      ; 8.263      ;
; -4.057 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.424      ; 7.972      ;
; -3.712 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.458      ; 8.161      ;
; -3.688 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.458      ; 8.137      ;
; -3.636 ; Microcomputer:inst|T80s:cpu1|RD_n        ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.901      ; 7.528      ;
; -3.540 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.397      ; 7.928      ;
; -3.172 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.397      ; 7.560      ;
; -3.116 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.458      ; 7.565      ;
; -2.841 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.397      ; 7.229      ;
; -2.782 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.007      ; 8.541      ;
; -2.719 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.397      ; 7.107      ;
; -2.399 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.007      ; 7.897      ;
; -2.229 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.412      ; 8.132      ;
; -2.115 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.007      ; 7.623      ;
; -1.948 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.007      ; 8.207      ;
; -1.926 ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.884      ; 7.301      ;
; -1.904 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.898      ; 7.293      ;
; -1.899 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.883      ; 7.273      ;
; -1.899 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.883      ; 7.273      ;
; -1.874 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.412      ; 8.277      ;
; -1.873 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.884      ; 7.248      ;
; -1.849 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.980      ; 7.581      ;
; -1.841 ; inst476                                  ; inst457         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.151      ; 5.493      ;
; -1.806 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.007      ; 7.804      ;
; -1.779 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.007      ; 7.787      ;
; -1.740 ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.980      ; 7.211      ;
; -1.726 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.889      ; 7.106      ;
; -1.702 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.424      ; 5.617      ;
; -1.645 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.980      ; 7.877      ;
; -1.572 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.424      ; 5.487      ;
; -1.551 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.458      ; 6.000      ;
; -1.304 ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.980      ; 7.275      ;
; -1.160 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.883      ; 7.034      ;
; -1.160 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.883      ; 7.034      ;
; -1.132 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.898      ; 7.021      ;
; -1.121 ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.884      ; 6.996      ;
; -1.082 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.889      ; 6.962      ;
; -1.066 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.884      ; 6.941      ;
; -0.427 ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.883      ; 5.801      ;
; -0.427 ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.883      ; 5.801      ;
; 0.194  ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.883      ; 5.680      ;
; 0.194  ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.883      ; 5.680      ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -4.805 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.217      ; 7.023      ;
; -4.805 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.217      ; 7.023      ;
; -4.781 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.217      ; 6.999      ;
; -4.781 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.217      ; 6.999      ;
; -4.633 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.156      ; 6.790      ;
; -4.633 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.156      ; 6.790      ;
; -4.560 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.660      ; 6.221      ;
; -4.560 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.660      ; 6.221      ;
; -4.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.217      ; 6.600      ;
; -4.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.217      ; 6.600      ;
; -4.243 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.217      ; 6.461      ;
; -4.243 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.217      ; 6.461      ;
; -4.013 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.156      ; 6.170      ;
; -4.013 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.156      ; 6.170      ;
; -3.722 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.690      ; 8.413      ;
; -3.716 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.236      ; 3.778      ;
; -3.698 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.690      ; 8.389      ;
; -3.609 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.272      ; 3.778      ;
; -3.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.629      ; 8.180      ;
; -3.477 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.133      ; 7.611      ;
; -3.331 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.236      ; 3.893      ;
; -3.299 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.690      ; 7.990      ;
; -3.224 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.272      ; 3.893      ;
; -3.160 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.690      ; 7.851      ;
; -3.077 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.739      ; 6.578      ;
; -3.077 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|10 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.739      ; 6.578      ;
; -2.930 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.629      ; 7.560      ;
; -2.878 ; FPGA_BOARD_RESET-                        ; inst170[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.071      ; 4.352      ;
; -2.772 ; FPGA_BOARD_RESET-                        ; 7474:inst235|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.739      ; 6.002      ;
; -2.772 ; FPGA_BOARD_RESET-                        ; 7474:inst235|10 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.739      ; 6.002      ;
; -2.755 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.739      ; 5.985      ;
; -2.755 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|10 ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.739      ; 5.985      ;
; -2.741 ; FPGA_BOARD_RESET-                        ; inst170[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.072      ; 4.218      ;
; -2.738 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.739      ; 6.739      ;
; -2.738 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|10 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.739      ; 6.739      ;
; -2.718 ; FPGA_BOARD_RESET-                        ; inst170[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.073      ; 4.355      ;
; -2.708 ; FPGA_BOARD_RESET-                        ; inst170[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.073      ; 4.354      ;
; -2.582 ; FPGA_BOARD_RESET-                        ; inst170[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.071      ; 4.214      ;
; -2.575 ; FPGA_BOARD_RESET-                        ; inst170[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.071      ; 4.216      ;
; -2.573 ; FPGA_BOARD_RESET-                        ; inst170[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.071      ; 4.215      ;
; -2.571 ; FPGA_BOARD_RESET-                        ; inst170[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.071      ; 4.214      ;
; -2.558 ; spi_16bit_master:inst74|busy             ; inst387         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.088      ; 4.147      ;
; -2.541 ; spi_16bit_master:inst74|busy             ; inst377         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.152      ; 4.194      ;
; -2.538 ; FPGA_BOARD_RESET-                        ; 7474:inst235|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.739      ; 6.268      ;
; -2.538 ; FPGA_BOARD_RESET-                        ; 7474:inst235|10 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.739      ; 6.268      ;
; -2.408 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.552      ; 5.176      ;
; -2.330 ; FPGA_BOARD_RESET-                        ; 7474:inst117|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.212      ; 8.033      ;
; -2.313 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst117|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.212      ; 8.016      ;
; -2.275 ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.041      ; 4.540      ;
; -2.264 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.739      ; 5.994      ;
; -2.264 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|10 ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.739      ; 5.994      ;
; -2.166 ; FPGA_BOARD_RESET-                        ; inst170[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.071      ; 4.140      ;
; -2.106 ; FPGA_BOARD_RESET-                        ; 7474:inst117|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.212      ; 8.309      ;
; -2.033 ; FPGA_BOARD_RESET-                        ; inst170[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.072      ; 4.010      ;
; -2.008 ; FPGA_BOARD_RESET-                        ; inst170[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.073      ; 4.145      ;
; -1.997 ; FPGA_BOARD_RESET-                        ; inst170[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.073      ; 4.143      ;
; -1.945 ; FPGA_BOARD_RESET-                        ; inst387         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 4.065      ; 6.501      ;
; -1.931 ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.043      ; 4.544      ;
; -1.929 ; FPGA_BOARD_RESET-                        ; inst440         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.045      ; 4.544      ;
; -1.928 ; FPGA_BOARD_RESET-                        ; inst377         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 4.129      ; 6.548      ;
; -1.925 ; FPGA_BOARD_RESET-                        ; inst444         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.047      ; 4.542      ;
; -1.920 ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.049      ; 4.541      ;
; -1.875 ; FPGA_BOARD_RESET-                        ; inst170[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.071      ; 4.007      ;
; -1.868 ; FPGA_BOARD_RESET-                        ; inst170[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.071      ; 4.009      ;
; -1.865 ; FPGA_BOARD_RESET-                        ; inst170[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.071      ; 4.007      ;
; -1.864 ; FPGA_BOARD_RESET-                        ; inst170[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.071      ; 4.007      ;
; -1.863 ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.101      ; 4.536      ;
; -1.862 ; FPGA_BOARD_RESET-                        ; inst532         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.102      ; 4.534      ;
; -1.832 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst117|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.212      ; 8.035      ;
; -1.816 ; FPGA_BOARD_RESET-                        ; inst158[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.228      ; 3.951      ;
; -1.813 ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.041      ; 4.578      ;
; -1.799 ; FPGA_BOARD_RESET-                        ; inst158[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.184      ; 3.985      ;
; -1.787 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.552      ; 5.055      ;
; -1.765 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst117|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.212      ; 7.739      ;
; -1.755 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.156      ; 3.912      ;
; -1.755 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.156      ; 3.912      ;
; -1.740 ; FPGA_BOARD_RESET-                        ; inst544         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.103      ; 4.526      ;
; -1.707 ; FPGA_BOARD_RESET-                        ; inst443         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.046      ; 4.315      ;
; -1.704 ; FPGA_BOARD_RESET-                        ; inst445         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.048      ; 4.315      ;
; -1.655 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst117|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.212      ; 8.129      ;
; -1.642 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.156      ; 3.799      ;
; -1.642 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.156      ; 3.799      ;
; -1.544 ; FPGA_BOARD_RESET-                        ; inst439         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.040      ; 4.136      ;
; -1.535 ; FPGA_BOARD_RESET-                        ; inst531         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.661      ; 4.748      ;
; -1.523 ; FPGA_BOARD_RESET-                        ; inst158[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.224      ; 3.971      ;
; -1.515 ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.101      ; 4.688      ;
; -1.513 ; FPGA_BOARD_RESET-                        ; inst532         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.102      ; 4.685      ;
; -1.438 ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.043      ; 4.551      ;
; -1.435 ; FPGA_BOARD_RESET-                        ; inst440         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.045      ; 4.550      ;
; -1.432 ; FPGA_BOARD_RESET-                        ; inst444         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.047      ; 4.549      ;
; -1.427 ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.049      ; 4.548      ;
; -1.424 ; FPGA_BOARD_RESET-                        ; 74273:inst76|15 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.200      ; 7.115      ;
; -1.421 ; FPGA_BOARD_RESET-                        ; inst544         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.103      ; 4.707      ;
; -1.384 ; FPGA_BOARD_RESET-                        ; inst158[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.183      ; 3.986      ;
; -1.382 ; FPGA_BOARD_RESET-                        ; inst541         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.102      ; 4.140      ;
; -1.381 ; FPGA_BOARD_RESET-                        ; inst158[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.187      ; 3.982      ;
; -1.374 ; FPGA_BOARD_RESET-                        ; 74273:inst76|12 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.205      ; 7.070      ;
; -1.366 ; FPGA_BOARD_RESET-                        ; 74273:inst76|13 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.225      ; 7.082      ;
; -1.356 ; FPGA_BOARD_RESET-                        ; inst533         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.102      ; 4.140      ;
; -1.352 ; FPGA_BOARD_RESET-                        ; inst539         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.104      ; 4.139      ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_BOARD_RESET-'                                                                                                                      ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node           ; Launch Clock                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; -3.693 ; Microcomputer:inst|T80s:cpu1|RD_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.474      ; 6.158      ;
; -3.476 ; Microcomputer:inst|T80s:cpu1|WR_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.474      ; 5.941      ;
; -3.106 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.031      ; 6.128      ;
; -3.082 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.031      ; 6.104      ;
; -3.017 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.970      ; 5.978      ;
; -2.987 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.031      ; 6.009      ;
; -2.934 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.970      ; 5.895      ;
; -2.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.970      ; 5.881      ;
; -2.708 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.970      ; 5.669      ;
; -2.525 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.031      ; 5.547      ;
; -1.211 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 0.500        ; 3.553      ; 5.516      ;
; -1.039 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 1.000        ; 3.553      ; 5.844      ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                       ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.227 ; spi_16bit_master:inst74|busy ; inst379                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.081     ; 4.147      ;
; -3.227 ; spi_16bit_master:inst74|busy ; inst389                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.081     ; 4.147      ;
; -2.805 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.835      ; 6.131      ;
; -2.805 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.835      ; 6.131      ;
; -2.675 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.835      ; 6.501      ;
; -2.675 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.835      ; 6.501      ;
; -1.055 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.835      ; 4.381      ;
; -1.002 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.835      ; 4.328      ;
; -1.002 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.835      ; 4.328      ;
; -0.874 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.832      ; 4.197      ;
; -0.809 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.834      ; 4.134      ;
; -0.809 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.834      ; 4.134      ;
; -0.809 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.834      ; 4.134      ;
; -0.809 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.834      ; 4.134      ;
; -0.809 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.834      ; 4.134      ;
; -0.809 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.834      ; 4.134      ;
; -0.809 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.834      ; 4.134      ;
; -0.787 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.837      ; 4.115      ;
; -0.327 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.835      ; 4.153      ;
; -0.264 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.835      ; 4.090      ;
; -0.264 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.835      ; 4.090      ;
; -0.208 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.832      ; 4.031      ;
; -0.188 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.834      ; 4.013      ;
; -0.188 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.834      ; 4.013      ;
; -0.188 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.834      ; 4.013      ;
; -0.188 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.834      ; 4.013      ;
; -0.188 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.834      ; 4.013      ;
; -0.188 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.834      ; 4.013      ;
; -0.188 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.834      ; 4.013      ;
; -0.147 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.837      ; 3.975      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_S100_SERIAL_PORTS-'                                                                      ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; -2.625 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.574      ; 3.791      ;
; -2.101 ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.584      ; 4.176      ;
; -2.048 ; FPGA_BOARD_RESET- ; inst185[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.629      ; 4.002      ;
; -1.991 ; FPGA_BOARD_RESET- ; inst479[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.581      ; 4.133      ;
; -1.985 ; FPGA_BOARD_RESET- ; inst479[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.580      ; 4.133      ;
; -1.984 ; FPGA_BOARD_RESET- ; inst479[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.583      ; 4.132      ;
; -1.982 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.585      ; 4.139      ;
; -1.980 ; FPGA_BOARD_RESET- ; inst479[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.584      ; 4.131      ;
; -1.978 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.626      ; 3.998      ;
; -1.971 ; FPGA_BOARD_RESET- ; inst185[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.628      ; 4.002      ;
; -1.970 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.628      ; 4.001      ;
; -1.917 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.574      ; 3.583      ;
; -1.912 ; FPGA_BOARD_RESET- ; inst185[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.626      ; 4.035      ;
; -1.871 ; FPGA_BOARD_RESET- ; inst479[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.663      ; 4.076      ;
; -1.810 ; FPGA_BOARD_RESET- ; inst185[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.628      ; 4.001      ;
; -1.809 ; FPGA_BOARD_RESET- ; inst185[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.626      ; 3.998      ;
; -1.808 ; FPGA_BOARD_RESET- ; inst185[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.625      ; 3.997      ;
; -1.797 ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.584      ; 4.372      ;
; -1.780 ; FPGA_BOARD_RESET- ; inst479[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.581      ; 4.422      ;
; -1.774 ; FPGA_BOARD_RESET- ; inst479[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.580      ; 4.422      ;
; -1.773 ; FPGA_BOARD_RESET- ; inst479[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.583      ; 4.421      ;
; -1.770 ; FPGA_BOARD_RESET- ; inst479[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.584      ; 4.421      ;
; -1.716 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.585      ; 4.373      ;
; -1.677 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.503      ; 4.566      ;
; -1.673 ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.506      ; 4.568      ;
; -1.629 ; FPGA_BOARD_RESET- ; inst479[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.663      ; 4.334      ;
; -1.592 ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.502      ; 4.593      ;
; -1.565 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.560      ; 4.487      ;
; -1.564 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.559      ; 4.485      ;
; -1.545 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.560      ; 4.484      ;
; -1.543 ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.560      ; 4.483      ;
; -1.538 ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.501      ; 4.452      ;
; -1.537 ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.499      ; 4.451      ;
; -1.532 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.560      ; 4.483      ;
; -1.509 ; FPGA_BOARD_RESET- ; inst317[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.861      ; 5.058      ;
; -1.497 ; FPGA_BOARD_RESET- ; inst317[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.282      ; 4.337      ;
; -1.494 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.284      ; 4.338      ;
; -1.470 ; FPGA_BOARD_RESET- ; inst183[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.769      ; 3.791      ;
; -1.469 ; FPGA_BOARD_RESET- ; inst183[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.769      ; 3.791      ;
; -1.453 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.286      ; 4.302      ;
; -1.451 ; FPGA_BOARD_RESET- ; inst183[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.721      ; 3.585      ;
; -1.451 ; FPGA_BOARD_RESET- ; inst183[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.722      ; 3.586      ;
; -1.448 ; FPGA_BOARD_RESET- ; inst183[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.722      ; 3.586      ;
; -1.446 ; FPGA_BOARD_RESET- ; inst183[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.720      ; 3.584      ;
; -1.443 ; FPGA_BOARD_RESET- ; inst183[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.724      ; 3.587      ;
; -1.412 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.287      ; 4.271      ;
; -1.376 ; FPGA_BOARD_RESET- ; inst317[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.283      ; 4.341      ;
; -1.373 ; FPGA_BOARD_RESET- ; inst183[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.170      ; 4.089      ;
; -1.368 ; FPGA_BOARD_RESET- ; inst508    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.596      ; 3.515      ;
; -1.367 ; FPGA_BOARD_RESET- ; inst509    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.599      ; 3.512      ;
; -1.366 ; FPGA_BOARD_RESET- ; inst314[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.291      ; 4.335      ;
; -1.365 ; FPGA_BOARD_RESET- ; inst479[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.848      ; 3.891      ;
; -1.363 ; FPGA_BOARD_RESET- ; inst513    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.598      ; 3.512      ;
; -1.362 ; FPGA_BOARD_RESET- ; inst314[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.294      ; 4.333      ;
; -1.362 ; FPGA_BOARD_RESET- ; inst507    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.600      ; 3.510      ;
; -1.361 ; FPGA_BOARD_RESET- ; inst314[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.299      ; 4.350      ;
; -1.347 ; FPGA_BOARD_RESET- ; inst185[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.629      ; 3.801      ;
; -1.337 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.284      ; 4.302      ;
; -1.332 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.282      ; 4.304      ;
; -1.329 ; FPGA_BOARD_RESET- ; inst223[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.618      ; 4.625      ;
; -1.321 ; FPGA_BOARD_RESET- ; inst218    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.809      ; 3.697      ;
; -1.315 ; FPGA_BOARD_RESET- ; inst223[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.793      ; 4.670      ;
; -1.277 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.626      ; 3.797      ;
; -1.276 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.556      ; 4.522      ;
; -1.269 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.628      ; 3.800      ;
; -1.269 ; FPGA_BOARD_RESET- ; inst185[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.628      ; 3.800      ;
; -1.257 ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.620      ; 4.428      ;
; -1.238 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.280      ; 3.899      ;
; -1.224 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.701      ; 4.286      ;
; -1.207 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.758      ; 4.383      ;
; -1.207 ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.758      ; 4.383      ;
; -1.206 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.758      ; 4.383      ;
; -1.201 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.559      ; 4.171      ;
; -1.198 ; FPGA_BOARD_RESET- ; inst270    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.107      ; 4.987      ;
; -1.195 ; FPGA_BOARD_RESET- ; inst212    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.155      ; 3.918      ;
; -1.193 ; FPGA_BOARD_RESET- ; inst328    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.436      ; 4.318      ;
; -1.174 ; FPGA_BOARD_RESET- ; inst185[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.626      ; 3.797      ;
; -1.174 ; FPGA_BOARD_RESET- ; inst211    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.168      ; 3.912      ;
; -1.167 ; FPGA_BOARD_RESET- ; inst486    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.160      ; 3.899      ;
; -1.167 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.852      ; 4.590      ;
; -1.136 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.503      ; 4.525      ;
; -1.131 ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.506      ; 4.526      ;
; -1.115 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.801      ; 3.315      ;
; -1.108 ; FPGA_BOARD_RESET- ; inst185[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.628      ; 3.799      ;
; -1.108 ; FPGA_BOARD_RESET- ; inst185[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.626      ; 3.797      ;
; -1.108 ; FPGA_BOARD_RESET- ; inst185[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.625      ; 3.797      ;
; -1.108 ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.588      ; 4.377      ;
; -1.100 ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.753      ; 4.554      ;
; -1.098 ; FPGA_BOARD_RESET- ; inst223[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.754      ; 4.553      ;
; -1.094 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.689      ; 4.355      ;
; -1.057 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.560      ; 4.479      ;
; -1.056 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.559      ; 4.477      ;
; -1.046 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.277      ; 3.887      ;
; -1.041 ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.502      ; 4.542      ;
; -1.041 ; FPGA_BOARD_RESET- ; inst481[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.281      ; 3.892      ;
; -1.039 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.278      ; 3.887      ;
; -1.039 ; FPGA_BOARD_RESET- ; inst481[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.279      ; 3.887      ;
; -1.038 ; FPGA_BOARD_RESET- ; inst481[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.283      ; 3.891      ;
; -1.031 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.286      ; 3.889      ;
; -1.027 ; FPGA_BOARD_RESET- ; inst275    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.588      ; 4.298      ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_UART_8255_SELECT-'                                                                      ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; -2.239 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.492      ; 3.513      ;
; -1.992 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.489      ; 3.516      ;
; -1.883 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.498      ; 3.513      ;
; -1.644 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.489      ; 3.516      ;
; -1.634 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.499      ; 3.514      ;
; -1.620 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.490      ; 3.515      ;
; -1.589 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.492      ; 3.363      ;
; -1.462 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.490      ; 3.514      ;
; -1.455 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.493      ; 3.512      ;
; -1.452 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.497      ; 3.512      ;
; -1.452 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.500      ; 3.515      ;
; -1.451 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.496      ; 3.511      ;
; -1.400 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.892      ; 3.776      ;
; -1.376 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.893      ; 3.650      ;
; -1.341 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.489      ; 3.365      ;
; -1.300 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.006      ; 3.661      ;
; -1.278 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.889      ; 3.746      ;
; -1.277 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.893      ; 3.751      ;
; -1.277 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.887      ; 3.744      ;
; -1.276 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.894      ; 3.752      ;
; -1.275 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.886      ; 3.743      ;
; -1.272 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.425      ; 4.078      ;
; -1.233 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.498      ; 3.363      ;
; -1.208 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.224      ; 4.004      ;
; -1.206 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.225      ; 4.003      ;
; -1.205 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.078      ; 3.614      ;
; -1.201 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.424      ; 3.986      ;
; -1.183 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.674      ; 4.420      ;
; -1.156 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.366      ; 4.094      ;
; -1.150 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.370      ; 4.092      ;
; -1.149 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.371      ; 4.092      ;
; -1.138 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.113      ; 3.928      ;
; -1.089 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.752      ; 3.259      ;
; -1.086 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.218      ; 3.884      ;
; -1.083 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.220      ; 3.883      ;
; -1.082 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.221      ; 3.882      ;
; -1.070 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.226      ; 3.877      ;
; -1.059 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.201      ; 3.938      ;
; -0.993 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.489      ; 3.365      ;
; -0.984 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.499      ; 3.364      ;
; -0.982 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.077      ; 3.615      ;
; -0.971 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.571      ; 4.112      ;
; -0.970 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.490      ; 3.365      ;
; -0.963 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.423      ; 3.795      ;
; -0.934 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.073      ; 3.695      ;
; -0.812 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.490      ; 3.364      ;
; -0.805 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.493      ; 3.362      ;
; -0.803 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.497      ; 3.363      ;
; -0.802 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.496      ; 3.362      ;
; -0.801 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.500      ; 3.364      ;
; -0.759 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.892      ; 3.635      ;
; -0.748 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.006      ; 3.609      ;
; -0.730 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.893      ; 3.504      ;
; -0.701 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.674      ; 4.438      ;
; -0.675 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.425      ; 3.981      ;
; -0.669 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.889      ; 3.637      ;
; -0.668 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.887      ; 3.635      ;
; -0.667 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.893      ; 3.641      ;
; -0.666 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.886      ; 3.634      ;
; -0.665 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.894      ; 3.641      ;
; -0.653 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.224      ; 3.949      ;
; -0.652 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.225      ; 3.949      ;
; -0.644 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.424      ; 3.929      ;
; -0.573 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.366      ; 4.011      ;
; -0.572 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.078      ; 3.481      ;
; -0.567 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.370      ; 4.009      ;
; -0.566 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.371      ; 4.009      ;
; -0.563 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.113      ; 3.853      ;
; -0.546 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.752      ; 3.216      ;
; -0.518 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.218      ; 3.816      ;
; -0.515 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.220      ; 3.815      ;
; -0.514 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.221      ; 3.814      ;
; -0.503 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.226      ; 3.810      ;
; -0.501 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.423      ; 3.833      ;
; -0.430 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.571      ; 4.071      ;
; -0.429 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.201      ; 3.808      ;
; -0.350 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.077      ; 3.483      ;
; -0.322 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.073      ; 3.583      ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ps2_keyboard_to_ascii:inst37|ascii_new'                                                                       ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node ; Launch Clock        ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; -1.858 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.500        ; 2.071      ; 4.430      ;
; -1.590 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.500        ; 2.071      ; 4.162      ;
; -1.272 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 1.000        ; 2.071      ; 4.344      ;
; -1.066 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 1.000        ; 2.071      ; 4.138      ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_50'                                                                                           ;
+--------+------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node         ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; -1.770 ; FPGA_BOARD_RESET-            ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.785      ;
; -1.770 ; FPGA_BOARD_RESET-            ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.785      ;
; -1.770 ; FPGA_BOARD_RESET-            ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.785      ;
; -1.770 ; FPGA_BOARD_RESET-            ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.785      ;
; -1.770 ; FPGA_BOARD_RESET-            ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.785      ;
; -1.770 ; FPGA_BOARD_RESET-            ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.785      ;
; -1.770 ; FPGA_BOARD_RESET-            ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.785      ;
; -1.726 ; FPGA_BOARD_RESET-            ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.522      ; 4.739      ;
; -1.726 ; FPGA_BOARD_RESET-            ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.522      ; 4.739      ;
; -1.726 ; FPGA_BOARD_RESET-            ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.522      ; 4.739      ;
; -1.726 ; FPGA_BOARD_RESET-            ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.522      ; 4.739      ;
; -1.726 ; FPGA_BOARD_RESET-            ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.522      ; 4.739      ;
; -1.726 ; FPGA_BOARD_RESET-            ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.522      ; 4.739      ;
; -1.726 ; FPGA_BOARD_RESET-            ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.522      ; 4.739      ;
; -1.710 ; FPGA_BOARD_RESET-            ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.549      ; 4.750      ;
; -1.710 ; FPGA_BOARD_RESET-            ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.549      ; 4.750      ;
; -1.710 ; FPGA_BOARD_RESET-            ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.549      ; 4.750      ;
; -1.710 ; FPGA_BOARD_RESET-            ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.549      ; 4.750      ;
; -1.710 ; FPGA_BOARD_RESET-            ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.549      ; 4.750      ;
; -1.710 ; FPGA_BOARD_RESET-            ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.549      ; 4.750      ;
; -1.710 ; FPGA_BOARD_RESET-            ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.549      ; 4.750      ;
; -1.694 ; FPGA_BOARD_RESET-            ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.551      ; 4.736      ;
; -1.694 ; FPGA_BOARD_RESET-            ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.551      ; 4.736      ;
; -1.635 ; FPGA_BOARD_RESET-            ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.512      ; 4.638      ;
; -1.635 ; FPGA_BOARD_RESET-            ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.512      ; 4.638      ;
; -1.635 ; FPGA_BOARD_RESET-            ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.512      ; 4.638      ;
; -1.635 ; FPGA_BOARD_RESET-            ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.512      ; 4.638      ;
; -1.635 ; FPGA_BOARD_RESET-            ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.512      ; 4.638      ;
; -1.635 ; FPGA_BOARD_RESET-            ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.512      ; 4.638      ;
; -1.635 ; FPGA_BOARD_RESET-            ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.512      ; 4.638      ;
; -1.606 ; FPGA_BOARD_RESET-            ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.552      ; 4.649      ;
; -1.606 ; FPGA_BOARD_RESET-            ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.552      ; 4.649      ;
; -1.606 ; FPGA_BOARD_RESET-            ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.552      ; 4.649      ;
; -1.606 ; FPGA_BOARD_RESET-            ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.552      ; 4.649      ;
; -1.606 ; FPGA_BOARD_RESET-            ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.552      ; 4.649      ;
; -1.606 ; FPGA_BOARD_RESET-            ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.552      ; 4.649      ;
; -1.606 ; FPGA_BOARD_RESET-            ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.552      ; 4.649      ;
; -1.586 ; FPGA_BOARD_RESET-            ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.553      ; 4.630      ;
; -1.586 ; FPGA_BOARD_RESET-            ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.553      ; 4.630      ;
; -1.586 ; FPGA_BOARD_RESET-            ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.553      ; 4.630      ;
; -1.586 ; FPGA_BOARD_RESET-            ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.553      ; 4.630      ;
; -1.586 ; FPGA_BOARD_RESET-            ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.553      ; 4.630      ;
; -1.586 ; FPGA_BOARD_RESET-            ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.553      ; 4.630      ;
; -1.586 ; FPGA_BOARD_RESET-            ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.553      ; 4.630      ;
; -1.342 ; FPGA_BOARD_RESET-            ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.522      ; 4.855      ;
; -1.342 ; FPGA_BOARD_RESET-            ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.522      ; 4.855      ;
; -1.342 ; FPGA_BOARD_RESET-            ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.522      ; 4.855      ;
; -1.342 ; FPGA_BOARD_RESET-            ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.522      ; 4.855      ;
; -1.342 ; FPGA_BOARD_RESET-            ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.522      ; 4.855      ;
; -1.342 ; FPGA_BOARD_RESET-            ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.522      ; 4.855      ;
; -1.342 ; FPGA_BOARD_RESET-            ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.522      ; 4.855      ;
; -1.341 ; FPGA_BOARD_RESET-            ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.856      ;
; -1.341 ; FPGA_BOARD_RESET-            ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.856      ;
; -1.341 ; FPGA_BOARD_RESET-            ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.856      ;
; -1.341 ; FPGA_BOARD_RESET-            ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.856      ;
; -1.341 ; FPGA_BOARD_RESET-            ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.856      ;
; -1.341 ; FPGA_BOARD_RESET-            ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.856      ;
; -1.341 ; FPGA_BOARD_RESET-            ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.856      ;
; -1.288 ; FPGA_BOARD_RESET-            ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.549      ; 4.828      ;
; -1.288 ; FPGA_BOARD_RESET-            ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.549      ; 4.828      ;
; -1.288 ; FPGA_BOARD_RESET-            ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.549      ; 4.828      ;
; -1.288 ; FPGA_BOARD_RESET-            ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.549      ; 4.828      ;
; -1.288 ; FPGA_BOARD_RESET-            ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.549      ; 4.828      ;
; -1.288 ; FPGA_BOARD_RESET-            ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.549      ; 4.828      ;
; -1.288 ; FPGA_BOARD_RESET-            ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.549      ; 4.828      ;
; -1.280 ; FPGA_BOARD_RESET-            ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.551      ; 4.822      ;
; -1.280 ; FPGA_BOARD_RESET-            ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.551      ; 4.822      ;
; -1.186 ; FPGA_BOARD_RESET-            ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.553      ; 4.730      ;
; -1.186 ; FPGA_BOARD_RESET-            ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.553      ; 4.730      ;
; -1.186 ; FPGA_BOARD_RESET-            ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.553      ; 4.730      ;
; -1.186 ; FPGA_BOARD_RESET-            ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.553      ; 4.730      ;
; -1.186 ; FPGA_BOARD_RESET-            ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.553      ; 4.730      ;
; -1.186 ; FPGA_BOARD_RESET-            ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.553      ; 4.730      ;
; -1.186 ; FPGA_BOARD_RESET-            ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.553      ; 4.730      ;
; -1.176 ; FPGA_BOARD_RESET-            ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.552      ; 4.719      ;
; -1.176 ; FPGA_BOARD_RESET-            ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.552      ; 4.719      ;
; -1.176 ; FPGA_BOARD_RESET-            ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.552      ; 4.719      ;
; -1.176 ; FPGA_BOARD_RESET-            ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.552      ; 4.719      ;
; -1.176 ; FPGA_BOARD_RESET-            ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.552      ; 4.719      ;
; -1.176 ; FPGA_BOARD_RESET-            ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.552      ; 4.719      ;
; -1.176 ; FPGA_BOARD_RESET-            ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.552      ; 4.719      ;
; -1.163 ; FPGA_BOARD_RESET-            ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.512      ; 4.666      ;
; -1.163 ; FPGA_BOARD_RESET-            ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.512      ; 4.666      ;
; -1.163 ; FPGA_BOARD_RESET-            ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.512      ; 4.666      ;
; -1.163 ; FPGA_BOARD_RESET-            ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.512      ; 4.666      ;
; -1.163 ; FPGA_BOARD_RESET-            ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.512      ; 4.666      ;
; -1.163 ; FPGA_BOARD_RESET-            ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.512      ; 4.666      ;
; -1.163 ; FPGA_BOARD_RESET-            ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.512      ; 4.666      ;
; 15.508 ; uart:inst13|tx_state.TX_IDLE ; 74164:inst129|4 ; CLK_50            ; CLK_50      ; 20.000       ; -0.083     ; 4.410      ;
; 15.508 ; uart:inst13|tx_state.TX_IDLE ; 74164:inst129|3 ; CLK_50            ; CLK_50      ; 20.000       ; -0.083     ; 4.410      ;
; 15.974 ; uart:325|my_recv_state       ; 74164:inst43|9  ; CLK_50            ; CLK_50      ; 20.000       ; -0.574     ; 3.453      ;
; 15.974 ; uart:325|my_recv_state       ; 74164:inst43|8  ; CLK_50            ; CLK_50      ; 20.000       ; -0.574     ; 3.453      ;
; 15.974 ; uart:325|my_recv_state       ; 74164:inst43|7  ; CLK_50            ; CLK_50      ; 20.000       ; -0.574     ; 3.453      ;
; 15.974 ; uart:325|my_recv_state       ; 74164:inst43|6  ; CLK_50            ; CLK_50      ; 20.000       ; -0.574     ; 3.453      ;
; 15.974 ; uart:325|my_recv_state       ; 74164:inst43|5  ; CLK_50            ; CLK_50      ; 20.000       ; -0.574     ; 3.453      ;
; 15.974 ; uart:325|my_recv_state       ; 74164:inst43|4  ; CLK_50            ; CLK_50      ; 20.000       ; -0.574     ; 3.453      ;
; 15.974 ; uart:325|my_recv_state       ; 74164:inst43|3  ; CLK_50            ; CLK_50      ; 20.000       ; -0.574     ; 3.453      ;
; 16.010 ; uart:inst14|tx_state.TX_IDLE ; 74164:inst47|3  ; CLK_50            ; CLK_50      ; 20.000       ; -0.065     ; 3.926      ;
; 16.010 ; uart:inst14|tx_state.TX_IDLE ; 74164:inst47|4  ; CLK_50            ; CLK_50      ; 20.000       ; -0.065     ; 3.926      ;
; 16.010 ; uart:inst14|tx_state.TX_IDLE ; 74164:inst47|5  ; CLK_50            ; CLK_50      ; 20.000       ; -0.065     ; 3.926      ;
+--------+------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_SPI_I2C_PORTS-'                                                                      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; -1.369 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.439      ; 3.652      ;
; -1.052 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.441      ; 3.651      ;
; -1.010 ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.124      ; 3.691      ;
; -0.991 ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.323      ; 3.877      ;
; -0.870 ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.433      ; 3.654      ;
; -0.865 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.439      ; 3.653      ;
; -0.862 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.440      ; 3.652      ;
; -0.857 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.443      ; 3.651      ;
; -0.854 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.439      ; 3.637      ;
; -0.537 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.441      ; 3.636      ;
; -0.473 ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.124      ; 3.654      ;
; -0.389 ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.323      ; 3.775      ;
; -0.355 ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.433      ; 3.639      ;
; -0.350 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.439      ; 3.638      ;
; -0.347 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.440      ; 3.637      ;
; -0.342 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.443      ; 3.636      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                       ;
+--------+-------------------+------------+-------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+-------------------------------------+--------------+------------+------------+
; -2.977 ; FPGA_BOARD_RESET- ; inst232    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.796      ; 4.849      ;
; -2.378 ; FPGA_BOARD_RESET- ; inst232    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.796      ; 4.948      ;
; -1.417 ; FPGA_BOARD_RESET- ; inst416    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 6.176      ; 4.789      ;
; -1.266 ; FPGA_BOARD_RESET- ; inst194    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.831      ; 4.595      ;
; -1.257 ; FPGA_BOARD_RESET- ; inst195    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.529      ; 4.302      ;
; -1.165 ; FPGA_BOARD_RESET- ; inst196    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.170      ; 4.035      ;
; -1.080 ; FPGA_BOARD_RESET- ; inst408    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.410      ; 4.360      ;
; -1.067 ; FPGA_BOARD_RESET- ; inst236    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.943      ; 6.906      ;
; -0.914 ; FPGA_BOARD_RESET- ; inst542    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.816      ; 4.932      ;
; -0.887 ; FPGA_BOARD_RESET- ; inst407    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.414      ; 4.557      ;
; -0.886 ; FPGA_BOARD_RESET- ; inst201    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.171      ; 4.315      ;
; -0.885 ; FPGA_BOARD_RESET- ; inst411    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.413      ; 4.558      ;
; -0.883 ; FPGA_BOARD_RESET- ; inst406    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.412      ; 4.559      ;
; -0.883 ; FPGA_BOARD_RESET- ; inst413    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.412      ; 4.559      ;
; -0.874 ; FPGA_BOARD_RESET- ; inst414    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.407      ; 4.563      ;
; -0.873 ; FPGA_BOARD_RESET- ; inst410    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.407      ; 4.564      ;
; -0.849 ; FPGA_BOARD_RESET- ; inst194    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.831      ; 4.512      ;
; -0.809 ; FPGA_BOARD_RESET- ; inst225    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.817      ; 7.038      ;
; -0.800 ; FPGA_BOARD_RESET- ; inst416    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 6.176      ; 4.906      ;
; -0.759 ; FPGA_BOARD_RESET- ; inst195    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.300      ;
; -0.744 ; FPGA_BOARD_RESET- ; inst439    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.732      ; 4.018      ;
; -0.732 ; FPGA_BOARD_RESET- ; inst409    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.035      ; 4.333      ;
; -0.692 ; FPGA_BOARD_RESET- ; inst242    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.819      ; 7.157      ;
; -0.667 ; FPGA_BOARD_RESET- ; inst245    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.821      ; 7.184      ;
; -0.646 ; FPGA_BOARD_RESET- ; inst445    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.741      ; 4.125      ;
; -0.644 ; FPGA_BOARD_RESET- ; inst443    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.739      ; 4.125      ;
; -0.639 ; FPGA_BOARD_RESET- ; inst377    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 6.308      ; 5.911      ;
; -0.631 ; FPGA_BOARD_RESET- ; inst226    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.794      ; 7.193      ;
; -0.625 ; FPGA_BOARD_RESET- ; inst196    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.170      ; 4.075      ;
; -0.620 ; FPGA_BOARD_RESET- ; inst244    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.809      ; 7.219      ;
; -0.593 ; FPGA_BOARD_RESET- ; inst387    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 6.218      ; 5.867      ;
; -0.581 ; FPGA_BOARD_RESET- ; inst240    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.801      ; 7.250      ;
; -0.544 ; FPGA_BOARD_RESET- ; inst408    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.410      ; 4.396      ;
; -0.508 ; FPGA_BOARD_RESET- ; inst402    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.236      ; 3.758      ;
; -0.491 ; FPGA_BOARD_RESET- ; inst158[6] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.265      ; 3.804      ;
; -0.457 ; FPGA_BOARD_RESET- ; inst430    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.547      ; 4.120      ;
; -0.452 ; FPGA_BOARD_RESET- ; inst442    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.733      ; 4.311      ;
; -0.436 ; FPGA_BOARD_RESET- ; inst441    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.742      ; 4.336      ;
; -0.433 ; FPGA_BOARD_RESET- ; inst444    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.740      ; 4.337      ;
; -0.431 ; FPGA_BOARD_RESET- ; inst158[2] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.261      ; 3.860      ;
; -0.430 ; FPGA_BOARD_RESET- ; inst440    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.738      ; 4.338      ;
; -0.430 ; FPGA_BOARD_RESET- ; inst334    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.158      ; 3.758      ;
; -0.429 ; FPGA_BOARD_RESET- ; inst158[4] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.260      ; 3.861      ;
; -0.429 ; FPGA_BOARD_RESET- ; inst158[7] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.147      ; 3.748      ;
; -0.428 ; FPGA_BOARD_RESET- ; inst433    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.547      ; 4.149      ;
; -0.427 ; FPGA_BOARD_RESET- ; inst446    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.736      ; 4.339      ;
; -0.426 ; FPGA_BOARD_RESET- ; inst432    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.545      ; 4.149      ;
; -0.425 ; FPGA_BOARD_RESET- ; inst429    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.544      ; 4.149      ;
; -0.394 ; FPGA_BOARD_RESET- ; inst407    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.414      ; 4.550      ;
; -0.392 ; FPGA_BOARD_RESET- ; inst411    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.413      ; 4.551      ;
; -0.391 ; FPGA_BOARD_RESET- ; inst406    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.412      ; 4.551      ;
; -0.391 ; FPGA_BOARD_RESET- ; inst413    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.412      ; 4.551      ;
; -0.382 ; FPGA_BOARD_RESET- ; inst414    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.407      ; 4.555      ;
; -0.382 ; FPGA_BOARD_RESET- ; inst410    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.407      ; 4.555      ;
; -0.381 ; FPGA_BOARD_RESET- ; inst158[5] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.222      ; 3.871      ;
; -0.375 ; FPGA_BOARD_RESET- ; inst158[3] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.219      ; 3.874      ;
; -0.371 ; FPGA_BOARD_RESET- ; inst158[0] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.217      ; 3.876      ;
; -0.361 ; FPGA_BOARD_RESET- ; inst201    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.171      ; 4.340      ;
; -0.343 ; FPGA_BOARD_RESET- ; inst431    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.546      ; 4.233      ;
; -0.325 ; FPGA_BOARD_RESET- ; inst426    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.528      ; 4.233      ;
; -0.322 ; FPGA_BOARD_RESET- ; inst427    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.546      ; 4.254      ;
; -0.321 ; FPGA_BOARD_RESET- ; inst428    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.543      ; 4.252      ;
; -0.288 ; FPGA_BOARD_RESET- ; inst542    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.816      ; 5.058      ;
; -0.277 ; FPGA_BOARD_RESET- ; inst439    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.732      ; 3.985      ;
; -0.276 ; FPGA_BOARD_RESET- ; inst539    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.353      ; 4.107      ;
; -0.273 ; FPGA_BOARD_RESET- ; inst533    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.351      ; 4.108      ;
; -0.273 ; FPGA_BOARD_RESET- ; inst541    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.351      ; 4.108      ;
; -0.251 ; FPGA_BOARD_RESET- ; inst409    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.035      ; 4.314      ;
; -0.246 ; FPGA_BOARD_RESET- ; inst531    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.933      ; 4.717      ;
; -0.244 ; FPGA_BOARD_RESET- ; inst158[1] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.219      ; 4.005      ;
; -0.177 ; FPGA_BOARD_RESET- ; inst445    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.741      ; 4.094      ;
; -0.174 ; FPGA_BOARD_RESET- ; inst443    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.739      ; 4.095      ;
; -0.158 ; FPGA_BOARD_RESET- ; inst236    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.943      ; 7.315      ;
; -0.122 ; FPGA_BOARD_RESET- ; inst402    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.236      ; 3.644      ;
; -0.079 ; FPGA_BOARD_RESET- ; inst158[7] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.147      ; 3.598      ;
; -0.044 ; FPGA_BOARD_RESET- ; inst334    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.158      ; 3.644      ;
; -0.032 ; FPGA_BOARD_RESET- ; inst244    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.809      ; 7.307      ;
; 0.015  ; FPGA_BOARD_RESET- ; inst433    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.547      ; 4.092      ;
; 0.016  ; FPGA_BOARD_RESET- ; inst158[6] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.265      ; 3.811      ;
; 0.017  ; FPGA_BOARD_RESET- ; inst432    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.545      ; 4.092      ;
; 0.017  ; FPGA_BOARD_RESET- ; inst430    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.547      ; 4.094      ;
; 0.018  ; FPGA_BOARD_RESET- ; inst429    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.544      ; 4.092      ;
; 0.038  ; FPGA_BOARD_RESET- ; inst441    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.742      ; 4.310      ;
; 0.039  ; FPGA_BOARD_RESET- ; inst158[2] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.261      ; 3.830      ;
; 0.041  ; FPGA_BOARD_RESET- ; inst444    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.740      ; 4.311      ;
; 0.041  ; FPGA_BOARD_RESET- ; inst158[4] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.260      ; 3.831      ;
; 0.044  ; FPGA_BOARD_RESET- ; inst440    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.738      ; 4.312      ;
; 0.045  ; FPGA_BOARD_RESET- ; inst539    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.353      ; 3.928      ;
; 0.046  ; FPGA_BOARD_RESET- ; inst446    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.736      ; 4.312      ;
; 0.048  ; FPGA_BOARD_RESET- ; inst533    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.351      ; 3.929      ;
; 0.048  ; FPGA_BOARD_RESET- ; inst541    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.351      ; 3.929      ;
; 0.052  ; FPGA_BOARD_RESET- ; inst442    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.733      ; 4.315      ;
; 0.052  ; FPGA_BOARD_RESET- ; inst544    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.353      ; 4.435      ;
; 0.058  ; FPGA_BOARD_RESET- ; inst158[1] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.219      ; 3.807      ;
; 0.084  ; FPGA_BOARD_RESET- ; inst225    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.817      ; 7.431      ;
; 0.086  ; FPGA_BOARD_RESET- ; inst532    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.352      ; 4.468      ;
; 0.088  ; FPGA_BOARD_RESET- ; inst158[5] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.222      ; 3.840      ;
; 0.089  ; FPGA_BOARD_RESET- ; inst543    ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.351      ; 4.470      ;
; 0.094  ; FPGA_BOARD_RESET- ; inst158[3] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.219      ; 3.843      ;
; 0.097  ; FPGA_BOARD_RESET- ; inst158[0] ; FPGA_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.217      ; 3.844      ;
+--------+-------------------+------------+-------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_SPI_I2C_PORTS-'                                                                       ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; -0.087 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.565      ; 3.508      ;
; -0.084 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.563      ; 3.509      ;
; -0.083 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.562      ; 3.509      ;
; -0.081 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.561      ; 3.510      ;
; -0.080 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.560      ; 3.510      ;
; -0.073 ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.554      ; 3.511      ;
; 0.107  ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.439      ; 3.576      ;
; 0.260  ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.233      ; 3.523      ;
; 0.431  ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.565      ; 3.526      ;
; 0.433  ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.563      ; 3.526      ;
; 0.434  ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.562      ; 3.526      ;
; 0.436  ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.561      ; 3.527      ;
; 0.437  ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.560      ; 3.527      ;
; 0.445  ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.554      ; 3.529      ;
; 0.728  ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.439      ; 3.697      ;
; 0.800  ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.233      ; 3.563      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_INTERFACE_PORTS-'                                                                                                                                                                                 ;
+-------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.101 ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.081      ; 5.424      ;
; 0.101 ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.081      ; 5.424      ;
; 0.711 ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.081      ; 5.534      ;
; 0.711 ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.081      ; 5.534      ;
; 1.310 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.082      ; 6.634      ;
; 1.326 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.087      ; 6.655      ;
; 1.363 ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.082      ; 6.687      ;
; 1.373 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.096      ; 6.711      ;
; 1.400 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.081      ; 6.723      ;
; 1.400 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.081      ; 6.723      ;
; 1.498 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.746      ; 5.486      ;
; 1.562 ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.185      ; 6.989      ;
; 1.588 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.185      ; 7.276      ;
; 1.654 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.185      ; 6.842      ;
; 1.704 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.712      ; 5.158      ;
; 1.729 ; inst476                                  ; inst457         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.483      ; 4.944      ;
; 1.854 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.209      ; 7.275      ;
; 1.864 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.712      ; 5.318      ;
; 1.957 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.087      ; 6.786      ;
; 1.994 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.209      ; 6.935      ;
; 2.003 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.631      ; 7.876      ;
; 2.011 ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.185      ; 6.938      ;
; 2.025 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.209      ; 7.476      ;
; 2.099 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.082      ; 6.923      ;
; 2.124 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.081      ; 6.947      ;
; 2.124 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.081      ; 6.947      ;
; 2.128 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.096      ; 6.966      ;
; 2.150 ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.082      ; 6.974      ;
; 2.166 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.209      ; 7.878      ;
; 2.362 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.631      ; 7.735      ;
; 2.606 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.688      ; 6.536      ;
; 2.614 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.209      ; 7.565      ;
; 2.738 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.688      ; 6.668      ;
; 2.875 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.746      ; 6.863      ;
; 2.989 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.209      ; 8.201      ;
; 3.055 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.688      ; 6.985      ;
; 3.445 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.688      ; 7.375      ;
; 3.448 ; Microcomputer:inst|T80s:cpu1|RD_n        ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.211      ; 6.901      ;
; 3.537 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.746      ; 7.525      ;
; 3.615 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.746      ; 7.603      ;
; 3.869 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.712      ; 7.323      ;
; 4.042 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.770      ; 7.554      ;
; 4.203 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.770      ; 7.715      ;
; 4.400 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.235      ; 7.377      ;
; 4.525 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.712      ; 7.979      ;
; 4.617 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.770      ; 8.129      ;
; 4.695 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.770      ; 8.207      ;
+-------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_S100_SERIAL_PORTS-'                                                                      ;
+-------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node    ; Launch Clock      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; 0.102 ; FPGA_BOARD_RESET- ; inst324    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.042      ; 4.174      ;
; 0.139 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.166      ; 3.335      ;
; 0.163 ; FPGA_BOARD_RESET- ; inst481[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.401      ; 3.594      ;
; 0.163 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.164      ; 3.357      ;
; 0.164 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.401      ; 3.595      ;
; 0.164 ; FPGA_BOARD_RESET- ; inst474    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.164      ; 3.358      ;
; 0.166 ; FPGA_BOARD_RESET- ; inst481[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.399      ; 3.595      ;
; 0.169 ; FPGA_BOARD_RESET- ; inst481[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.397      ; 3.596      ;
; 0.171 ; FPGA_BOARD_RESET- ; inst481[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.396      ; 3.597      ;
; 0.216 ; FPGA_BOARD_RESET- ; inst481[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.394      ; 3.640      ;
; 0.218 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.392      ; 3.640      ;
; 0.219 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.391      ; 3.640      ;
; 0.224 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.056      ; 4.310      ;
; 0.232 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.821      ; 4.083      ;
; 0.233 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.895      ; 3.158      ;
; 0.238 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.833      ; 4.101      ;
; 0.238 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.395      ; 3.663      ;
; 0.250 ; FPGA_BOARD_RESET- ; inst269    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.366      ; 4.646      ;
; 0.252 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.168      ; 3.450      ;
; 0.306 ; FPGA_BOARD_RESET- ; inst275    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.716      ; 4.052      ;
; 0.336 ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.716      ; 4.082      ;
; 0.359 ; FPGA_BOARD_RESET- ; inst211    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.278      ; 3.667      ;
; 0.363 ; FPGA_BOARD_RESET- ; inst486    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.270      ; 3.663      ;
; 0.381 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.990      ; 4.401      ;
; 0.385 ; FPGA_BOARD_RESET- ; inst212    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.265      ; 3.680      ;
; 0.387 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.685      ; 4.102      ;
; 0.392 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.892      ; 4.314      ;
; 0.392 ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.892      ; 4.314      ;
; 0.393 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.891      ; 4.314      ;
; 0.432 ; FPGA_BOARD_RESET- ; inst223[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.745      ; 4.207      ;
; 0.445 ; FPGA_BOARD_RESET- ; inst223[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.887      ; 4.362      ;
; 0.446 ; FPGA_BOARD_RESET- ; inst270    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.257      ; 4.733      ;
; 0.446 ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.887      ; 4.363      ;
; 0.462 ; FPGA_BOARD_RESET- ; inst183[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.815      ; 3.307      ;
; 0.462 ; FPGA_BOARD_RESET- ; inst183[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.816      ; 3.308      ;
; 0.463 ; FPGA_BOARD_RESET- ; inst183[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.812      ; 3.305      ;
; 0.463 ; FPGA_BOARD_RESET- ; inst183[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.813      ; 3.306      ;
; 0.463 ; FPGA_BOARD_RESET- ; inst183[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.814      ; 3.307      ;
; 0.474 ; FPGA_BOARD_RESET- ; inst328    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.557      ; 4.061      ;
; 0.478 ; FPGA_BOARD_RESET- ; inst314[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.413      ; 3.921      ;
; 0.505 ; FPGA_BOARD_RESET- ; inst314[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.409      ; 3.944      ;
; 0.510 ; FPGA_BOARD_RESET- ; inst314[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.405      ; 3.945      ;
; 0.521 ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.748      ; 4.299      ;
; 0.527 ; FPGA_BOARD_RESET- ; inst479[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.946      ; 3.503      ;
; 0.530 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.686      ; 4.246      ;
; 0.530 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.686      ; 4.246      ;
; 0.530 ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.686      ; 4.246      ;
; 0.548 ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.623      ; 4.201      ;
; 0.549 ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.622      ; 4.201      ;
; 0.553 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.685      ; 4.268      ;
; 0.553 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.686      ; 4.269      ;
; 0.556 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.682      ; 4.268      ;
; 0.561 ; FPGA_BOARD_RESET- ; inst183[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.863      ; 3.454      ;
; 0.561 ; FPGA_BOARD_RESET- ; inst183[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.863      ; 3.454      ;
; 0.567 ; FPGA_BOARD_RESET- ; inst324    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.042      ; 4.139      ;
; 0.587 ; FPGA_BOARD_RESET- ; inst223[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.928      ; 4.545      ;
; 0.593 ; FPGA_BOARD_RESET- ; inst218    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.904      ; 3.527      ;
; 0.594 ; FPGA_BOARD_RESET- ; inst507    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.686      ; 3.310      ;
; 0.596 ; FPGA_BOARD_RESET- ; inst317[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.999      ; 4.625      ;
; 0.598 ; FPGA_BOARD_RESET- ; inst509    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.684      ; 3.312      ;
; 0.598 ; FPGA_BOARD_RESET- ; inst513    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.684      ; 3.312      ;
; 0.602 ; FPGA_BOARD_RESET- ; inst508    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.682      ; 3.314      ;
; 0.607 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.401      ; 4.038      ;
; 0.615 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.398      ; 4.043      ;
; 0.617 ; FPGA_BOARD_RESET- ; inst183[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.281      ; 3.928      ;
; 0.618 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.397      ; 4.045      ;
; 0.656 ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.629      ; 4.315      ;
; 0.658 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.626      ; 4.314      ;
; 0.660 ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.625      ; 4.315      ;
; 0.667 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.400      ; 4.097      ;
; 0.672 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.056      ; 4.258      ;
; 0.673 ; FPGA_BOARD_RESET- ; inst317[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.397      ; 4.100      ;
; 0.695 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.166      ; 3.391      ;
; 0.709 ; FPGA_BOARD_RESET- ; inst269    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.366      ; 4.605      ;
; 0.710 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.833      ; 4.073      ;
; 0.739 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.164      ; 3.433      ;
; 0.739 ; FPGA_BOARD_RESET- ; inst474    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.164      ; 3.433      ;
; 0.762 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.398      ; 4.190      ;
; 0.763 ; FPGA_BOARD_RESET- ; inst317[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.396      ; 4.189      ;
; 0.764 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.660      ; 3.454      ;
; 0.767 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.395      ; 3.692      ;
; 0.772 ; FPGA_BOARD_RESET- ; inst481[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.401      ; 3.703      ;
; 0.773 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.401      ; 3.704      ;
; 0.776 ; FPGA_BOARD_RESET- ; inst481[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.399      ; 3.705      ;
; 0.778 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 2.895      ; 3.203      ;
; 0.779 ; FPGA_BOARD_RESET- ; inst481[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.397      ; 3.706      ;
; 0.781 ; FPGA_BOARD_RESET- ; inst481[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.396      ; 3.707      ;
; 0.783 ; FPGA_BOARD_RESET- ; inst481[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.394      ; 3.707      ;
; 0.785 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.392      ; 3.707      ;
; 0.786 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.391      ; 3.707      ;
; 0.793 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.168      ; 3.491      ;
; 0.796 ; FPGA_BOARD_RESET- ; inst275    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.716      ; 4.042      ;
; 0.800 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.821      ; 4.151      ;
; 0.807 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.892      ; 4.229      ;
; 0.807 ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.892      ; 4.229      ;
; 0.808 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.891      ; 4.229      ;
; 0.810 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.685      ; 4.025      ;
; 0.854 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.713      ; 3.597      ;
; 0.854 ; FPGA_BOARD_RESET- ; inst185[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.715      ; 3.599      ;
; 0.854 ; FPGA_BOARD_RESET- ; inst185[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.713      ; 3.597      ;
+-------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_UART_8255_SELECT-'                                                                      ;
+-------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node    ; Launch Clock      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; 0.122 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.545      ; 3.697      ;
; 0.129 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.699      ; 3.858      ;
; 0.142 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.185      ; 3.357      ;
; 0.144 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.184      ; 3.358      ;
; 0.165 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.546      ; 3.741      ;
; 0.185 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.180      ; 3.395      ;
; 0.215 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.547      ; 3.792      ;
; 0.229 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.846      ; 3.105      ;
; 0.238 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.339      ; 3.607      ;
; 0.247 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.334      ; 3.611      ;
; 0.249 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.333      ; 3.612      ;
; 0.251 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.332      ; 3.613      ;
; 0.270 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.313      ; 3.613      ;
; 0.278 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.491      ; 3.799      ;
; 0.279 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.490      ; 3.799      ;
; 0.284 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.486      ; 3.800      ;
; 0.293 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.110      ; 3.433      ;
; 0.310 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.993      ; 3.333      ;
; 0.375 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.338      ; 3.743      ;
; 0.376 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.806      ; 4.212      ;
; 0.376 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.337      ; 3.743      ;
; 0.402 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.221      ; 3.653      ;
; 0.423 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.992      ; 3.445      ;
; 0.423 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.993      ; 3.446      ;
; 0.423 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.988      ; 3.441      ;
; 0.424 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.985      ; 3.439      ;
; 0.424 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.986      ; 3.440      ;
; 0.425 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.991      ; 3.446      ;
; 0.568 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.583      ; 3.181      ;
; 0.568 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.584      ; 3.182      ;
; 0.569 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.582      ; 3.181      ;
; 0.569 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.581      ; 3.180      ;
; 0.570 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.579      ; 3.179      ;
; 0.575 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.575      ; 3.180      ;
; 0.576 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.574      ; 3.180      ;
; 0.579 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.573      ; 3.182      ;
; 0.580 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.572      ; 3.182      ;
; 0.581 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.571      ; 3.182      ;
; 0.582 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.571      ; 3.183      ;
; 0.589 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.545      ; 3.664      ;
; 0.688 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.699      ; 3.917      ;
; 0.709 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.546      ; 3.785      ;
; 0.753 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.180      ; 3.463      ;
; 0.773 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.846      ; 3.149      ;
; 0.774 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.185      ; 3.489      ;
; 0.777 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.184      ; 3.491      ;
; 0.787 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.547      ; 3.864      ;
; 0.823 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.339      ; 3.692      ;
; 0.833 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.334      ; 3.697      ;
; 0.833 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.110      ; 3.473      ;
; 0.835 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.333      ; 3.698      ;
; 0.837 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.332      ; 3.699      ;
; 0.854 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.313      ; 3.697      ;
; 0.877 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.491      ; 3.898      ;
; 0.878 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.490      ; 3.898      ;
; 0.883 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.806      ; 4.219      ;
; 0.884 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.486      ; 3.900      ;
; 0.930 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.993      ; 3.453      ;
; 0.936 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.221      ; 3.687      ;
; 0.951 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.338      ; 3.819      ;
; 0.952 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.337      ; 3.819      ;
; 1.020 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.991      ; 3.541      ;
; 1.048 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.985      ; 3.563      ;
; 1.048 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.986      ; 3.564      ;
; 1.048 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.988      ; 3.566      ;
; 1.049 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.992      ; 3.571      ;
; 1.049 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.993      ; 3.572      ;
; 1.236 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.582      ; 3.348      ;
; 1.236 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.583      ; 3.349      ;
; 1.236 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.584      ; 3.350      ;
; 1.237 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.579      ; 3.346      ;
; 1.237 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.581      ; 3.348      ;
; 1.242 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.575      ; 3.347      ;
; 1.244 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.574      ; 3.348      ;
; 1.246 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.573      ; 3.349      ;
; 1.248 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.572      ; 3.350      ;
; 1.250 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.571      ; 3.351      ;
; 1.250 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.571      ; 3.351      ;
+-------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                       ;
+-------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.571 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.978      ; 3.791      ;
; 0.609 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.827      ;
; 0.609 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.827      ;
; 0.609 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.827      ;
; 0.609 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.827      ;
; 0.609 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.827      ;
; 0.609 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.827      ;
; 0.609 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.827      ;
; 0.629 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.973      ; 3.844      ;
; 0.682 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.901      ;
; 0.682 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 3.901      ;
; 0.743 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.976      ; 3.961      ;
; 1.198 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.978      ; 3.918      ;
; 1.218 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.976      ; 3.936      ;
; 1.218 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.976      ; 3.936      ;
; 1.218 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.976      ; 3.936      ;
; 1.218 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.976      ; 3.936      ;
; 1.218 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.976      ; 3.936      ;
; 1.218 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.976      ; 3.936      ;
; 1.218 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.976      ; 3.936      ;
; 1.283 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.973      ; 3.998      ;
; 1.404 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.977      ; 4.123      ;
; 1.404 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.977      ; 4.123      ;
; 1.455 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.976      ; 4.173      ;
; 2.994 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 6.213      ;
; 2.994 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.977      ; 6.213      ;
; 3.148 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.977      ; 5.867      ;
; 3.148 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.977      ; 5.867      ;
; 3.402 ; spi_16bit_master:inst74|busy ; inst379                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 3.695      ;
; 3.402 ; spi_16bit_master:inst74|busy ; inst389                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 3.695      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_BOARD_RESET-'                                                                                                                      ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node           ; Launch Clock                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; 1.325 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 0.000        ; 3.703      ; 5.531      ;
; 1.572 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; -0.500       ; 3.703      ; 5.278      ;
; 2.496 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.264      ; 5.002      ;
; 2.698 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.206      ; 5.146      ;
; 2.915 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.206      ; 5.363      ;
; 2.946 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.206      ; 5.394      ;
; 2.972 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.264      ; 5.478      ;
; 2.977 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.206      ; 5.425      ;
; 3.038 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.264      ; 5.544      ;
; 3.116 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.264      ; 5.622      ;
; 3.165 ; Microcomputer:inst|T80s:cpu1|WR_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 1.729      ; 5.136      ;
; 3.606 ; Microcomputer:inst|T80s:cpu1|RD_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 1.729      ; 5.577      ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Microcomputer:inst|cpuClock'                                                                                                                                                   ;
+-------+------------------------------------------+------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                        ; Launch Clock                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; 1.381 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.180      ; 3.773      ;
; 1.381 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.180      ; 3.773      ;
; 1.609 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.677      ; 5.779      ;
; 1.609 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.677      ; 5.779      ;
; 1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[1]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.203      ; 4.167      ;
; 1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[3]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.203      ; 4.167      ;
; 1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[5]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.203      ; 4.167      ;
; 1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[8]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.203      ; 4.167      ;
; 1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.203      ; 4.167      ;
; 1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[12]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.203      ; 4.167      ;
; 1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[13]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.203      ; 4.167      ;
; 1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[14]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.203      ; 4.167      ;
; 1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[15]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.203      ; 4.167      ;
; 1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[6]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.203      ; 4.167      ;
; 1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.203      ; 4.167      ;
; 1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.203      ; 4.167      ;
; 1.755 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.171      ; 4.138      ;
; 1.755 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.171      ; 4.138      ;
; 1.794 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]      ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.000        ; 3.677      ; 5.713      ;
; 1.794 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]      ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.000        ; 3.677      ; 5.713      ;
; 1.801 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.197      ; 4.210      ;
; 1.801 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.197      ; 4.210      ;
; 1.801 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.197      ; 4.210      ;
; 1.808 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.187      ; 4.207      ;
; 1.808 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.187      ; 4.207      ;
; 1.839 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.173      ; 4.224      ;
; 1.839 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.173      ; 4.224      ;
; 1.839 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.173      ; 4.224      ;
; 1.839 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[4]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.173      ; 4.224      ;
; 1.839 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.173      ; 4.224      ;
; 1.839 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.173      ; 4.224      ;
; 1.839 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.173      ; 4.224      ;
; 1.839 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.173      ; 4.224      ;
; 1.859 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Arith16_r  ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.169      ; 4.240      ;
; 1.863 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.184      ; 4.259      ;
; 1.884 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.272      ;
; 1.884 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.272      ;
; 1.902 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.180      ; 4.294      ;
; 1.902 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.180      ; 4.294      ;
; 1.914 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.677      ; 5.584      ;
; 1.914 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.677      ; 5.584      ;
; 1.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.308      ;
; 1.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.308      ;
; 1.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.308      ;
; 1.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.308      ;
; 1.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.308      ;
; 1.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.308      ;
; 1.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.308      ;
; 1.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.308      ;
; 1.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.308      ;
; 1.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.308      ;
; 1.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.308      ;
; 1.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.176      ; 4.308      ;
; 1.926 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.668      ; 6.087      ;
; 1.926 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.668      ; 6.087      ;
; 1.943 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|IORQ_n            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.168      ; 4.323      ;
; 1.950 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.161      ; 4.323      ;
; 1.950 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.161      ; 4.323      ;
; 1.950 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.161      ; 4.323      ;
; 1.950 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.161      ; 4.323      ;
; 1.950 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.161      ; 4.323      ;
; 1.950 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.161      ; 4.323      ;
; 1.963 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.347      ;
; 1.963 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.347      ;
; 1.963 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.347      ;
; 1.963 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.347      ;
; 1.963 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.347      ;
; 1.966 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.171      ; 4.349      ;
; 1.966 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[2]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.171      ; 4.349      ;
; 1.966 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.171      ; 4.349      ;
; 1.972 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.192      ; 4.376      ;
; 1.972 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.192      ; 4.376      ;
; 1.972 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]       ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.694      ; 6.159      ;
; 1.972 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.694      ; 6.159      ;
; 1.972 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.694      ; 6.159      ;
; 1.977 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.361      ;
; 1.977 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.361      ;
; 1.977 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.361      ;
; 1.977 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.361      ;
; 1.977 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.361      ;
; 1.977 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.361      ;
; 1.977 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.361      ;
; 1.977 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.361      ;
; 1.977 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.361      ;
; 1.977 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.172      ; 4.361      ;
; 1.985 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.171      ; 4.368      ;
; 2.002 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.670      ; 6.165      ;
; 2.002 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.670      ; 6.165      ;
; 2.002 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.670      ; 6.165      ;
; 2.002 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[4]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.670      ; 6.165      ;
; 2.002 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.670      ; 6.165      ;
; 2.002 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.670      ; 6.165      ;
; 2.002 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.670      ; 6.165      ;
; 2.002 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.670      ; 6.165      ;
; 2.011 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.153      ; 4.376      ;
; 2.016 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[1]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.700      ; 6.209      ;
; 2.016 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[3]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.700      ; 6.209      ;
; 2.016 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[5]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.700      ; 6.209      ;
; 2.016 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[8]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.700      ; 6.209      ;
; 2.016 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.700      ; 6.209      ;
+-------+------------------------------------------+------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ps2_keyboard_to_ascii:inst37|ascii_new'                                                                       ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node ; Launch Clock        ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; 1.478 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.000        ; 2.181      ; 3.891      ;
; 1.766 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.000        ; 2.181      ; 4.179      ;
; 2.012 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; -0.500       ; 2.181      ; 3.925      ;
; 2.355 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; -0.500       ; 2.181      ; 4.268      ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_50'                                                                                               ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node         ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; 1.636 ; FPGA_BOARD_RESET-                ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.609      ; 4.487      ;
; 1.636 ; FPGA_BOARD_RESET-                ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.609      ; 4.487      ;
; 1.636 ; FPGA_BOARD_RESET-                ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.609      ; 4.487      ;
; 1.636 ; FPGA_BOARD_RESET-                ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.609      ; 4.487      ;
; 1.636 ; FPGA_BOARD_RESET-                ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.609      ; 4.487      ;
; 1.636 ; FPGA_BOARD_RESET-                ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.609      ; 4.487      ;
; 1.636 ; FPGA_BOARD_RESET-                ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.609      ; 4.487      ;
; 1.647 ; FPGA_BOARD_RESET-                ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.650      ; 4.539      ;
; 1.647 ; FPGA_BOARD_RESET-                ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.650      ; 4.539      ;
; 1.647 ; FPGA_BOARD_RESET-                ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.650      ; 4.539      ;
; 1.647 ; FPGA_BOARD_RESET-                ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.650      ; 4.539      ;
; 1.647 ; FPGA_BOARD_RESET-                ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.650      ; 4.539      ;
; 1.647 ; FPGA_BOARD_RESET-                ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.650      ; 4.539      ;
; 1.647 ; FPGA_BOARD_RESET-                ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.650      ; 4.539      ;
; 1.656 ; FPGA_BOARD_RESET-                ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.651      ; 4.549      ;
; 1.656 ; FPGA_BOARD_RESET-                ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.651      ; 4.549      ;
; 1.656 ; FPGA_BOARD_RESET-                ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.651      ; 4.549      ;
; 1.656 ; FPGA_BOARD_RESET-                ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.651      ; 4.549      ;
; 1.656 ; FPGA_BOARD_RESET-                ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.651      ; 4.549      ;
; 1.656 ; FPGA_BOARD_RESET-                ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.651      ; 4.549      ;
; 1.656 ; FPGA_BOARD_RESET-                ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.651      ; 4.549      ;
; 1.662 ; FPGA_BOARD_RESET-                ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.649      ; 4.553      ;
; 1.662 ; FPGA_BOARD_RESET-                ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.649      ; 4.553      ;
; 1.724 ; FPGA_BOARD_RESET-                ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.619      ; 4.585      ;
; 1.724 ; FPGA_BOARD_RESET-                ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.619      ; 4.585      ;
; 1.724 ; FPGA_BOARD_RESET-                ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.619      ; 4.585      ;
; 1.724 ; FPGA_BOARD_RESET-                ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.619      ; 4.585      ;
; 1.724 ; FPGA_BOARD_RESET-                ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.619      ; 4.585      ;
; 1.724 ; FPGA_BOARD_RESET-                ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.619      ; 4.585      ;
; 1.724 ; FPGA_BOARD_RESET-                ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.619      ; 4.585      ;
; 1.755 ; FPGA_BOARD_RESET-                ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.647      ; 4.644      ;
; 1.755 ; FPGA_BOARD_RESET-                ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.647      ; 4.644      ;
; 1.755 ; FPGA_BOARD_RESET-                ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.647      ; 4.644      ;
; 1.755 ; FPGA_BOARD_RESET-                ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.647      ; 4.644      ;
; 1.755 ; FPGA_BOARD_RESET-                ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.647      ; 4.644      ;
; 1.755 ; FPGA_BOARD_RESET-                ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.647      ; 4.644      ;
; 1.755 ; FPGA_BOARD_RESET-                ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.647      ; 4.644      ;
; 1.766 ; FPGA_BOARD_RESET-                ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.620      ; 4.628      ;
; 1.766 ; FPGA_BOARD_RESET-                ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.620      ; 4.628      ;
; 1.766 ; FPGA_BOARD_RESET-                ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.620      ; 4.628      ;
; 1.766 ; FPGA_BOARD_RESET-                ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.620      ; 4.628      ;
; 1.766 ; FPGA_BOARD_RESET-                ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.620      ; 4.628      ;
; 1.766 ; FPGA_BOARD_RESET-                ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.620      ; 4.628      ;
; 1.766 ; FPGA_BOARD_RESET-                ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.620      ; 4.628      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.651      ; 4.462      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.651      ; 4.462      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.651      ; 4.462      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.651      ; 4.462      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.651      ; 4.462      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.651      ; 4.462      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.651      ; 4.462      ;
; 2.089 ; FPGA_BOARD_RESET-                ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.650      ; 4.481      ;
; 2.089 ; FPGA_BOARD_RESET-                ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.650      ; 4.481      ;
; 2.089 ; FPGA_BOARD_RESET-                ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.650      ; 4.481      ;
; 2.089 ; FPGA_BOARD_RESET-                ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.650      ; 4.481      ;
; 2.089 ; FPGA_BOARD_RESET-                ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.650      ; 4.481      ;
; 2.089 ; FPGA_BOARD_RESET-                ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.650      ; 4.481      ;
; 2.089 ; FPGA_BOARD_RESET-                ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.650      ; 4.481      ;
; 2.110 ; FPGA_BOARD_RESET-                ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.649      ; 4.501      ;
; 2.110 ; FPGA_BOARD_RESET-                ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.649      ; 4.501      ;
; 2.118 ; FPGA_BOARD_RESET-                ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.609      ; 4.469      ;
; 2.118 ; FPGA_BOARD_RESET-                ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.609      ; 4.469      ;
; 2.118 ; FPGA_BOARD_RESET-                ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.609      ; 4.469      ;
; 2.118 ; FPGA_BOARD_RESET-                ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.609      ; 4.469      ;
; 2.118 ; FPGA_BOARD_RESET-                ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.609      ; 4.469      ;
; 2.118 ; FPGA_BOARD_RESET-                ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.609      ; 4.469      ;
; 2.118 ; FPGA_BOARD_RESET-                ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.609      ; 4.469      ;
; 2.142 ; FPGA_BOARD_RESET-                ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.619      ; 4.503      ;
; 2.142 ; FPGA_BOARD_RESET-                ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.619      ; 4.503      ;
; 2.142 ; FPGA_BOARD_RESET-                ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.619      ; 4.503      ;
; 2.142 ; FPGA_BOARD_RESET-                ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.619      ; 4.503      ;
; 2.142 ; FPGA_BOARD_RESET-                ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.619      ; 4.503      ;
; 2.142 ; FPGA_BOARD_RESET-                ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.619      ; 4.503      ;
; 2.142 ; FPGA_BOARD_RESET-                ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.619      ; 4.503      ;
; 2.188 ; FPGA_BOARD_RESET-                ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.647      ; 4.577      ;
; 2.188 ; FPGA_BOARD_RESET-                ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.647      ; 4.577      ;
; 2.188 ; FPGA_BOARD_RESET-                ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.647      ; 4.577      ;
; 2.188 ; FPGA_BOARD_RESET-                ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.647      ; 4.577      ;
; 2.188 ; FPGA_BOARD_RESET-                ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.647      ; 4.577      ;
; 2.188 ; FPGA_BOARD_RESET-                ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.647      ; 4.577      ;
; 2.188 ; FPGA_BOARD_RESET-                ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.647      ; 4.577      ;
; 2.206 ; FPGA_BOARD_RESET-                ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.620      ; 4.568      ;
; 2.206 ; FPGA_BOARD_RESET-                ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.620      ; 4.568      ;
; 2.206 ; FPGA_BOARD_RESET-                ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.620      ; 4.568      ;
; 2.206 ; FPGA_BOARD_RESET-                ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.620      ; 4.568      ;
; 2.206 ; FPGA_BOARD_RESET-                ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.620      ; 4.568      ;
; 2.206 ; FPGA_BOARD_RESET-                ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.620      ; 4.568      ;
; 2.206 ; FPGA_BOARD_RESET-                ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.620      ; 4.568      ;
; 2.363 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|9  ; CLK_50            ; CLK_50      ; 0.000        ; 0.078      ; 2.653      ;
; 2.363 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|8  ; CLK_50            ; CLK_50      ; 0.000        ; 0.078      ; 2.653      ;
; 2.363 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|7  ; CLK_50            ; CLK_50      ; 0.000        ; 0.078      ; 2.653      ;
; 2.363 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|6  ; CLK_50            ; CLK_50      ; 0.000        ; 0.078      ; 2.653      ;
; 2.363 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|5  ; CLK_50            ; CLK_50      ; 0.000        ; 0.078      ; 2.653      ;
; 2.363 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|4  ; CLK_50            ; CLK_50      ; 0.000        ; 0.078      ; 2.653      ;
; 2.363 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|3  ; CLK_50            ; CLK_50      ; 0.000        ; 0.078      ; 2.653      ;
; 2.625 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|9  ; CLK_50            ; CLK_50      ; 0.000        ; 0.084      ; 2.921      ;
; 2.625 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|8  ; CLK_50            ; CLK_50      ; 0.000        ; 0.084      ; 2.921      ;
; 2.625 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|7  ; CLK_50            ; CLK_50      ; 0.000        ; 0.084      ; 2.921      ;
; 2.625 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|6  ; CLK_50            ; CLK_50      ; 0.000        ; 0.084      ; 2.921      ;
; 2.625 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|5  ; CLK_50            ; CLK_50      ; 0.000        ; 0.084      ; 2.921      ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                  ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.879 ; inst453           ; inst449 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.055      ; 2.146      ;
; 1.885 ; inst453           ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.049      ; 2.146      ;
; 2.306 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.345      ; 4.883      ;
; 2.306 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.345      ; 4.883      ;
; 2.735 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.345      ; 4.812      ;
; 2.735 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.345      ; 4.812      ;
; 4.680 ; inst476           ; inst461 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.052      ; 4.944      ;
; 4.683 ; inst476           ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.049      ; 4.944      ;
; 5.242 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.261      ; 7.735      ;
; 5.242 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.261      ; 7.735      ;
; 5.883 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.261      ; 7.876      ;
; 5.883 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.261      ; 7.876      ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; 65.98 MHz  ; 65.98 MHz       ; CLK_50                                                                                           ;                                                ;
; 71.99 MHz  ; 71.99 MHz       ; Microcomputer:inst|cpuClock                                                                      ;                                                ;
; 165.73 MHz ; 165.73 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ;                                                ;
; 325.52 MHz ; 325.52 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ;                                                ;
; 369.82 MHz ; 369.82 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ;                                                ;
; 903.34 MHz ; 402.09 MHz      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; limit due to minimum period restriction (tmin) ;
; 971.82 MHz ; 402.09 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -12.891 ; -3409.070     ;
; CLK_50                                                                                           ; -5.834  ; -1010.907     ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -5.100  ; -149.732      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -5.034  ; -304.919      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -3.565  ; -4.612        ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -1.925  ; -56.215       ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -1.808  ; -25.299       ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -1.586  ; -11.204       ;
; FPGA_UART_8255_SELECT-                                                                           ; -1.347  ; -13.693       ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.639  ; -1.011        ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -0.219  ; -0.632        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 46.928  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -1.918 ; -16.158       ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.528 ; -3.545        ;
; Microcomputer:inst|cpuClock                                                                      ; -0.452 ; -1.133        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -0.372 ; -3.030        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -0.123 ; -0.237        ;
; FPGA_UART_8255_SELECT-                                                                           ; -0.093 ; -0.165        ;
; CLK_50                                                                                           ; 0.091  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.430  ; 0.000         ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0.494  ; 0.000         ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; 0.533  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.667  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 0.685  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                     ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -5.171 ; -14.300       ;
; Microcomputer:inst|cpuClock                                                                      ; -4.995 ; -678.282      ;
; FPGA_INTERFACE_PORTS-                                                                            ; -4.622 ; -22.873       ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -4.484 ; -114.303      ;
; FPGA_BOARD_RESET-                                                                                ; -3.427 ; -3.427        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -2.972 ; -17.203       ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -2.272 ; -94.118       ;
; FPGA_UART_8255_SELECT-                                                                           ; -1.940 ; -38.523       ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; -1.610 ; -1.610        ;
; CLK_50                                                                                           ; -1.581 ; -65.822       ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -1.058 ; -5.322        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                      ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -2.758 ; -36.968       ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.144 ; -0.828        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; 0.025  ; 0.000         ;
; FPGA_INTERFACE_PORTS-                                                                            ; 0.056  ; 0.000         ;
; FPGA_UART_8255_SELECT-                                                                           ; 0.070  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0.519  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 1.156  ; 0.000         ;
; FPGA_BOARD_RESET-                                                                                ; 1.221  ; 0.000         ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 1.350  ; 0.000         ;
; CLK_50                                                                                           ; 1.599  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.678  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                           ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -3.201  ; -105.406      ;
; FPGA_INTERFACE_PORTS-                                                                            ; -3.000  ; -19.478       ;
; FPGA_BOARD_RESET-                                                                                ; -3.000  ; -4.527        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -3.000  ; -3.000        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -3.000  ; -3.000        ;
; FPGA_UART_8255_SELECT-                                                                           ; -3.000  ; -3.000        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -2.094  ; -203.105      ;
; Microcomputer:inst|cpuClock                                                                      ; -1.487  ; -517.792      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -1.487  ; -118.960      ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -1.487  ; -16.357       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.487  ; -6.042        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; -1.487  ; -1.487        ;
; CLK_50                                                                                           ; 9.595   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 24.716  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 249.716 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Microcomputer:inst|cpuClock'                                                                                                                                                               ;
+---------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -12.891 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.334      ; 14.227     ;
; -12.884 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 14.262     ;
; -12.858 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.387      ; 14.247     ;
; -12.848 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 14.228     ;
; -12.781 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.322      ; 14.105     ;
; -12.759 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.347      ; 14.108     ;
; -12.720 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.388      ; 14.110     ;
; -12.701 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.334      ; 14.037     ;
; -12.694 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 14.072     ;
; -12.686 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.077     ; 13.611     ;
; -12.686 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.334      ; 14.022     ;
; -12.679 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 14.057     ;
; -12.668 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.387      ; 14.057     ;
; -12.658 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 14.038     ;
; -12.653 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.387      ; 14.042     ;
; -12.643 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 14.023     ;
; -12.630 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.375      ; 14.007     ;
; -12.611 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.341      ; 13.954     ;
; -12.606 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 13.997     ;
; -12.603 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.387      ; 13.992     ;
; -12.599 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.334      ; 13.935     ;
; -12.592 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 13.970     ;
; -12.591 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.322      ; 13.915     ;
; -12.576 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.322      ; 13.900     ;
; -12.573 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.390      ; 13.965     ;
; -12.573 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 13.953     ;
; -12.569 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.347      ; 13.918     ;
; -12.568 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.334      ; 13.904     ;
; -12.566 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.387      ; 13.955     ;
; -12.565 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.334      ; 13.901     ;
; -12.561 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 13.939     ;
; -12.556 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 13.936     ;
; -12.554 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.347      ; 13.903     ;
; -12.552 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 13.889     ;
; -12.552 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.334      ; 13.888     ;
; -12.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.077     ; 13.475     ;
; -12.549 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 13.886     ;
; -12.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 13.884     ;
; -12.535 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.387      ; 13.924     ;
; -12.530 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.388      ; 13.920     ;
; -12.527 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 13.897     ;
; -12.525 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 13.905     ;
; -12.523 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.328      ; 13.853     ;
; -12.515 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.388      ; 13.905     ;
; -12.513 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.375      ; 13.890     ;
; -12.512 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 13.890     ;
; -12.509 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.375      ; 13.886     ;
; -12.508 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.334      ; 13.844     ;
; -12.502 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 13.880     ;
; -12.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 13.879     ;
; -12.496 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.341      ; 13.839     ;
; -12.496 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.077     ; 13.421     ;
; -12.492 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.375      ; 13.869     ;
; -12.489 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.322      ; 13.813     ;
; -12.481 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.077     ; 13.406     ;
; -12.480 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.369      ; 13.851     ;
; -12.477 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 13.857     ;
; -12.475 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.387      ; 13.864     ;
; -12.467 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.347      ; 13.816     ;
; -12.466 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 13.803     ;
; -12.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.327      ; 13.794     ;
; -12.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 13.845     ;
; -12.462 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.339      ; 13.803     ;
; -12.459 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 13.839     ;
; -12.458 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.322      ; 13.782     ;
; -12.440 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.340      ; 13.782     ;
; -12.440 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.375      ; 13.817     ;
; -12.436 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.347      ; 13.785     ;
; -12.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 13.798     ;
; -12.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.388      ; 13.818     ;
; -12.426 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 13.804     ;
; -12.425 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.375      ; 13.802     ;
; -12.421 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.341      ; 13.764     ;
; -12.416 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 13.807     ;
; -12.414 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 13.751     ;
; -12.414 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.387      ; 13.803     ;
; -12.413 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.387      ; 13.802     ;
; -12.406 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.341      ; 13.749     ;
; -12.402 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|IncDecZ                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.370      ; 13.774     ;
; -12.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 13.792     ;
; -12.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.385      ; 13.785     ;
; -12.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.322      ; 13.722     ;
; -12.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.387      ; 13.787     ;
; -12.397 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.388      ; 13.787     ;
; -12.394 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.077     ; 13.319     ;
; -12.393 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 13.784     ;
; -12.387 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.359      ; 13.748     ;
; -12.384 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 13.721     ;
; -12.383 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.390      ; 13.775     ;
; -12.383 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 13.763     ;
; -12.376 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.347      ; 13.725     ;
; -12.375 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.334      ; 13.711     ;
; -12.374 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.341      ; 13.717     ;
; -12.373 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 13.751     ;
; -12.368 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.390      ; 13.760     ;
; -12.368 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 13.748     ;
; -12.367 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.381      ; 13.750     ;
; -12.365 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.339      ; 13.706     ;
; -12.363 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.077     ; 13.288     ;
; -12.362 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 13.699     ;
+---------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.834 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.750     ; 6.113      ;
; -4.473 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.745     ; 4.757      ;
; -4.386 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.394      ; 5.809      ;
; -4.287 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.395      ; 5.711      ;
; -4.037 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.393      ; 5.459      ;
; -4.032 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.414      ; 5.475      ;
; -3.980 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.405      ; 5.414      ;
; -3.978 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.393      ; 5.400      ;
; -3.972 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.762     ; 4.239      ;
; -3.971 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.759     ; 4.241      ;
; -3.952 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.389      ; 5.370      ;
; -3.949 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.388      ; 5.366      ;
; -3.918 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.427      ; 5.374      ;
; -3.901 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.400      ; 5.330      ;
; -3.874 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.390      ; 5.293      ;
; -3.853 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.409      ; 5.291      ;
; -3.841 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.422      ; 5.292      ;
; -3.828 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.407      ; 5.264      ;
; -3.760 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.697      ; 5.486      ;
; -3.734 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                             ; 74164:inst43|3                                                                                                ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.870      ; 5.596      ;
; -3.734 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.693      ; 5.456      ;
; -3.731 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.692      ; 5.452      ;
; -3.683 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.704      ; 5.416      ;
; -3.656 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.694      ; 5.379      ;
; -3.635 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.713      ; 5.377      ;
; -3.623 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.726      ; 5.378      ;
; -3.610 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.744     ; 3.895      ;
; -3.610 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.711      ; 5.350      ;
; -3.582 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.748     ; 3.863      ;
; -3.575 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                             ; 74164:inst43|3                                                                                                ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.870      ; 5.437      ;
; -3.569 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.412      ; 5.010      ;
; -3.560 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                             ; 74164:inst43|3                                                                                                ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.822      ; 5.374      ;
; -3.510 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.718      ; 5.257      ;
; -3.481 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.709      ; 5.219      ;
; -3.475 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.731      ; 5.235      ;
; -3.464 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.698      ; 5.191      ;
; -3.439 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.698      ; 5.166      ;
; -3.382 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.989      ;
; -3.382 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.989      ;
; -3.382 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.989      ;
; -3.380 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.751     ; 3.658      ;
; -3.365 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.972      ;
; -3.365 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.972      ;
; -3.365 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.972      ;
; -3.361 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.398      ; 4.788      ;
; -3.357 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.964      ;
; -3.357 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.964      ;
; -3.357 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.964      ;
; -3.340 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.699      ; 5.068      ;
; -3.277 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.884      ;
; -3.277 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.884      ;
; -3.277 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.884      ;
; -3.252 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.859      ;
; -3.252 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.859      ;
; -3.252 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.859      ;
; -3.210 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                             ; 74164:inst43|3                                                                                                ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.822      ; 5.024      ;
; -3.158 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.437     ; 3.213      ;
; -3.158 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.437     ; 3.213      ;
; -3.145 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.205      ;
; -3.145 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.205      ;
; -3.145 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.205      ;
; -3.143 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.702      ; 4.874      ;
; -3.141 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.437     ; 3.196      ;
; -3.141 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.437     ; 3.196      ;
; -3.136 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.718      ; 4.883      ;
; -3.133 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.775     ; 3.387      ;
; -3.133 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.437     ; 3.188      ;
; -3.133 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.437     ; 3.188      ;
; -3.128 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.188      ;
; -3.128 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.188      ;
; -3.128 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.188      ;
; -3.125 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.732      ;
; -3.120 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.180      ;
; -3.120 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.180      ;
; -3.120 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.180      ;
; -3.116 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.697      ; 4.842      ;
; -3.108 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.715      ;
; -3.100 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.707      ;
; -3.090 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.697      ; 4.816      ;
; -3.072 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.716      ; 4.817      ;
; -3.053 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.437     ; 3.108      ;
; -3.053 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.437     ; 3.108      ;
; -3.051 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.658      ;
; -3.051 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.658      ;
; -3.051 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.658      ;
; -3.040 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.100      ;
; -3.040 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.100      ;
; -3.040 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.100      ;
; -3.033 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.709      ; 4.771      ;
; -3.028 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.437     ; 3.083      ;
; -3.028 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.437     ; 3.083      ;
; -3.020 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.627      ;
; -3.015 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.075      ;
; -3.015 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.075      ;
; -3.015 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.432     ; 3.075      ;
; -2.995 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.602      ;
; -2.971 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.731      ; 4.731      ;
; -2.951 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.558      ;
; -2.951 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.558      ;
; -2.951 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.885     ; 2.558      ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                     ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -5.100 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst402         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -1.408     ; 1.640      ;
; -5.019 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst334         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -1.377     ; 1.640      ;
; -4.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst442         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.687     ; 2.936      ;
; -3.872 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst445         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.691     ; 2.839      ;
; -3.799 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst441         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.678     ; 2.781      ;
; -3.715 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst446         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.684     ; 2.690      ;
; -3.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst158[6]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.432     ; 2.215      ;
; -3.651 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst439         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.688     ; 2.596      ;
; -3.545 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst443         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.664     ; 2.539      ;
; -3.521 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst541         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.616     ; 2.632      ;
; -3.393 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst444         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.699     ; 2.353      ;
; -3.362 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst158[2]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.423     ; 2.238      ;
; -3.322 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst158[4]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.407     ; 2.427      ;
; -3.271 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst532         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.640     ; 2.290      ;
; -3.162 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst158[3]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.462     ; 1.769      ;
; -3.046 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst440         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.690     ; 2.014      ;
; -2.958 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst432         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.466      ; 3.091      ;
; -2.945 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst158[7]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.526     ; 1.930      ;
; -2.929 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst251         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.033     ; 2.648      ;
; -2.881 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst426         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.469      ; 2.901      ;
; -2.785 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst158[0]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.463     ; 1.834      ;
; -2.760 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst428         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.476      ; 2.882      ;
; -2.739 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst158[1]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.469     ; 1.781      ;
; -2.737 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst430         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.497      ; 2.741      ;
; -2.698 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst429         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.477      ; 2.842      ;
; -2.698 ; spi_16bit_master:inst74|busy              ; inst416         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.643      ; 3.108      ;
; -2.679 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst427         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.472      ; 2.793      ;
; -2.633 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst433         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.480      ; 2.782      ;
; -2.520 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst158[5]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.477     ; 1.550      ;
; -2.485 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst539         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.632     ; 1.604      ;
; -2.456 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst543         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.645     ; 1.472      ;
; -2.447 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst231         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.181     ; 2.018      ;
; -2.445 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst533         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.632     ; 1.563      ;
; -2.268 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst431         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.460      ; 2.395      ;
; -2.201 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst276         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.615     ; 1.023      ;
; -2.140 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst544         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.631     ; 1.259      ;
; -2.103 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst237         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.239     ; 1.327      ;
; -2.097 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst279         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.468     ; 1.261      ;
; -2.080 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst238         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.181     ; 1.651      ;
; -2.048 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst249         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.183     ; 1.617      ;
; -1.945 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.851     ; 2.096      ;
; -1.883 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst265         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.581     ; 1.054      ;
; -1.877 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst542         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.710      ; 2.330      ;
; -1.830 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.843     ; 1.989      ;
; -1.720 ; uart:325|rx_data[6]                       ; inst170[6]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.522     ; 0.655      ;
; -1.719 ; uart:325|rx_data[5]                       ; inst170[5]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.523     ; 0.655      ;
; -1.537 ; uart:325|rx_data[2]                       ; inst170[2]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.524     ; 0.655      ;
; -1.529 ; uart:325|rx_data[1]                       ; inst170[1]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.523     ; 0.655      ;
; -1.529 ; uart:325|rx_data[3]                       ; inst170[3]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.524     ; 0.655      ;
; -1.528 ; uart:325|rx_data[0]                       ; inst170[0]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.524     ; 0.655      ;
; -1.527 ; uart:325|rx_data[7]                       ; inst170[7]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.522     ; 0.655      ;
; -1.519 ; uart:325|rx_data[4]                       ; inst170[4]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.522     ; 0.655      ;
; -1.489 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst531         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.075     ; 1.046      ;
; -0.890 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; 74273:inst76|19 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.461      ; 3.353      ;
; -0.819 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 74273:inst76|17 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.458      ; 3.279      ;
; -0.816 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; 74273:inst76|14 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.453      ; 3.271      ;
; -0.767 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; 74273:inst76|15 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.466      ; 3.235      ;
; -0.757 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; 74273:inst76|16 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.460      ; 3.219      ;
; -0.751 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; 74273:inst76|12 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.453      ; 3.206      ;
; -0.720 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 74273:inst76|18 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.450      ; 3.172      ;
; -0.712 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; 74273:inst76|13 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.461      ; 3.175      ;
; -0.454 ; uart:325|recv_state.RX_ERROR              ; inst201         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.598      ; 1.520      ;
; -0.380 ; uart:325|recv_state.RX_RECEIVED           ; inst196         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.598      ; 1.467      ;
; -0.285 ; uart:325|my_recv_state                    ; inst194         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.206      ; 2.150      ;
; -0.221 ; uart:325|tx_state.TX_IDLE                 ; inst195         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.889      ; 1.867      ;
; 0.502  ; spi_16bit_master:inst74|rx_data[3]        ; inst409         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.988      ; 0.655      ;
; 0.825  ; spi_16bit_master:inst74|rx_data[2]        ; inst408         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.322      ; 0.655      ;
; 0.828  ; spi_16bit_master:inst74|rx_data[6]        ; inst413         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.324      ; 0.655      ;
; 0.829  ; spi_16bit_master:inst74|rx_data[5]        ; inst411         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.325      ; 0.655      ;
; 0.829  ; spi_16bit_master:inst74|rx_data[0]        ; inst406         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.325      ; 0.655      ;
; 0.831  ; spi_16bit_master:inst74|rx_data[1]        ; inst407         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.326      ; 0.655      ;
; 0.834  ; spi_16bit_master:inst74|rx_data[4]        ; inst410         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.319      ; 0.655      ;
; 0.835  ; spi_16bit_master:inst74|rx_data[7]        ; inst414         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.320      ; 0.655      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.034 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.957      ;
; -5.034 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.957      ;
; -5.034 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.957      ;
; -5.034 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.957      ;
; -5.034 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.957      ;
; -5.034 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.957      ;
; -5.034 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.957      ;
; -5.029 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.952      ;
; -5.029 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.952      ;
; -5.029 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.952      ;
; -5.029 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.952      ;
; -5.029 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.952      ;
; -5.029 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.952      ;
; -5.029 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.952      ;
; -4.921 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.847      ;
; -4.921 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.847      ;
; -4.921 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.847      ;
; -4.921 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.847      ;
; -4.921 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.847      ;
; -4.921 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.847      ;
; -4.921 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.847      ;
; -4.883 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.805      ;
; -4.883 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.805      ;
; -4.883 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.805      ;
; -4.883 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.805      ;
; -4.883 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.805      ;
; -4.883 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.805      ;
; -4.883 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.805      ;
; -4.874 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.800      ;
; -4.874 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.800      ;
; -4.874 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.800      ;
; -4.874 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.800      ;
; -4.874 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.800      ;
; -4.874 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.800      ;
; -4.874 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.800      ;
; -4.869 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.795      ;
; -4.869 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.795      ;
; -4.869 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.795      ;
; -4.869 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.795      ;
; -4.869 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.795      ;
; -4.869 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.795      ;
; -4.869 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.795      ;
; -4.859 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.782      ;
; -4.859 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.782      ;
; -4.859 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.782      ;
; -4.859 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.782      ;
; -4.859 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.782      ;
; -4.859 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.782      ;
; -4.859 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.782      ;
; -4.833 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.756      ;
; -4.833 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.756      ;
; -4.833 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.756      ;
; -4.833 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.756      ;
; -4.833 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.756      ;
; -4.833 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.756      ;
; -4.833 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.756      ;
; -4.829 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.751      ;
; -4.829 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.751      ;
; -4.829 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.751      ;
; -4.829 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.751      ;
; -4.829 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.751      ;
; -4.829 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.751      ;
; -4.829 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.751      ;
; -4.829 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.752      ;
; -4.829 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.752      ;
; -4.829 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.752      ;
; -4.829 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.752      ;
; -4.829 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.752      ;
; -4.829 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.752      ;
; -4.829 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.752      ;
; -4.825 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.747      ;
; -4.825 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.747      ;
; -4.825 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.747      ;
; -4.825 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.747      ;
; -4.825 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.747      ;
; -4.825 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.747      ;
; -4.825 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 5.747      ;
; -4.783 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.709      ;
; -4.783 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.709      ;
; -4.783 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.709      ;
; -4.783 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.709      ;
; -4.783 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.709      ;
; -4.783 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.709      ;
; -4.783 ; spi_16bit_master:inst74|count[22]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.709      ;
; -4.777 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.703      ;
; -4.777 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.703      ;
; -4.777 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.703      ;
; -4.777 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.703      ;
; -4.777 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.703      ;
; -4.777 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.703      ;
; -4.777 ; spi_16bit_master:inst74|count[23]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 5.703      ;
; -4.740 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.078     ; 5.664      ;
; -4.735 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.658      ;
; -4.735 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.658      ;
; -4.735 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.658      ;
; -4.735 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.658      ;
; -4.735 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.658      ;
; -4.735 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.658      ;
; -4.735 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.079     ; 5.658      ;
; -4.735 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.078     ; 5.659      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                              ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.565 ; inst457   ; inst461 ; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; -3.248     ; 0.819      ;
; -0.989 ; inst447   ; inst449 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -1.182     ; 0.819      ;
; -0.029 ; inst461   ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.046     ; 1.005      ;
; -0.029 ; inst449   ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.050     ; 1.001      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|MREQ_n'                                                                                                                                                                                                                     ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; -1.925 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.728      ; 3.692      ;
; -1.915 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.748      ; 3.702      ;
; -1.874 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.726      ; 3.639      ;
; -1.872 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.730      ; 3.641      ;
; -1.868 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.725      ; 3.632      ;
; -1.861 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.732      ; 3.632      ;
; -1.853 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.728      ; 3.620      ;
; -1.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.731      ; 3.591      ;
; -1.816 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.732      ; 3.587      ;
; -1.812 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.731      ; 3.582      ;
; -1.810 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.740      ; 3.589      ;
; -1.797 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.729      ; 3.565      ;
; -1.777 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.725      ; 3.541      ;
; -1.770 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.732      ; 3.541      ;
; -1.749 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.728      ; 3.516      ;
; -1.739 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.748      ; 3.526      ;
; -1.739 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.730      ; 3.508      ;
; -1.730 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.731      ; 3.500      ;
; -1.722 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.738      ; 3.499      ;
; -1.721 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.731      ; 3.491      ;
; -1.704 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.746      ; 3.489      ;
; -1.698 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.726      ; 3.463      ;
; -1.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.728      ; 3.444      ;
; -1.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.732      ; 3.448      ;
; -1.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.740      ; 3.456      ;
; -1.665 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.748      ; 3.452      ;
; -1.658 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.729      ; 3.426      ;
; -1.644 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.733      ; 5.416      ;
; -1.635 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.738      ; 3.412      ;
; -1.632 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.723      ; 5.394      ;
; -1.617 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.685      ; 5.341      ;
; -1.616 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.725      ; 5.380      ;
; -1.613 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.746      ; 3.398      ;
; -1.609 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.725      ; 5.373      ;
; -1.598 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.706      ; 5.343      ;
; -1.597 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.748      ; 3.384      ;
; -1.596 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.675      ; 5.310      ;
; -1.591 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.669      ; 5.299      ;
; -1.588 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.725      ; 5.352      ;
; -1.586 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.717      ; 5.342      ;
; -1.583 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.738      ; 3.360      ;
; -1.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.685      ; 5.304      ;
; -1.577 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.705      ; 5.321      ;
; -1.576 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.665      ; 5.280      ;
; -1.563 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.715      ; 5.317      ;
; -1.563 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.666      ; 5.268      ;
; -1.561 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.714      ; 5.314      ;
; -1.559 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.720      ; 5.318      ;
; -1.558 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.732      ; 5.329      ;
; -1.551 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.713      ; 5.303      ;
; -1.544 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.738      ; 3.321      ;
; -1.542 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.663      ; 5.244      ;
; -1.537 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.673      ; 5.249      ;
; -1.533 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.729      ; 3.301      ;
; -1.530 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.733      ; 5.302      ;
; -1.530 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.717      ; 5.286      ;
; -1.526 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.748      ; 3.313      ;
; -1.522 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.675      ; 5.236      ;
; -1.519 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.717      ; 5.275      ;
; -1.517 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.672      ; 5.228      ;
; -1.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.739      ; 3.294      ;
; -1.513 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.685      ; 5.237      ;
; -1.512 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.676      ; 5.227      ;
; -1.512 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.710      ; 5.261      ;
; -1.508 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.665      ; 5.212      ;
; -1.507 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.740      ; 3.286      ;
; -1.504 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.720      ; 3.263      ;
; -1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.657      ; 5.197      ;
; -1.500 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.733      ; 5.272      ;
; -1.498 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.732      ; 3.269      ;
; -1.497 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.730      ; 5.266      ;
; -1.496 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.734      ; 5.269      ;
; -1.492 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.685      ; 5.216      ;
; -1.492 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.730      ; 5.261      ;
; -1.491 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.714      ; 5.244      ;
; -1.488 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.666      ; 5.193      ;
; -1.488 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.705      ; 5.232      ;
; -1.486 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.729      ; 5.254      ;
; -1.485 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.666      ; 5.190      ;
; -1.484 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.732      ; 3.255      ;
; -1.482 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.686      ; 5.207      ;
; -1.474 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.677      ; 5.190      ;
; -1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.716      ; 5.220      ;
; -1.463 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.713      ; 5.215      ;
; -1.461 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|address_reg_a[1]                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.364      ; 2.827      ;
; -1.459 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.667      ; 5.165      ;
; -1.455 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.714      ; 5.208      ;
; -1.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.715      ; 5.207      ;
; -1.452 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.717      ; 5.208      ;
; -1.442 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.730      ; 3.211      ;
; -1.439 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.681      ; 5.159      ;
; -1.438 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.668      ; 5.145      ;
; -1.432 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.710      ; 5.181      ;
; -1.432 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.725      ; 5.196      ;
; -1.430 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.724      ; 5.193      ;
; -1.430 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.717      ; 5.186      ;
; -1.424 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.715      ; 5.178      ;
; -1.421 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.733      ; 5.193      ;
; -1.421 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.748      ; 3.208      ;
; -1.417 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 2.734      ; 5.190      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_S100_SERIAL_PORTS-'                                                                                          ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; -1.808 ; uart:inst13|my_recv_state              ; inst209    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.058      ; 1.040      ;
; -0.917 ; uart:inst13|rx_data[7]                 ; inst185[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.106      ; 1.065      ;
; -0.877 ; uart:inst106|rx_data[0]                ; inst317[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.663      ; 1.691      ;
; -0.826 ; WIFI_uart:inst1|rx_data[7]             ; inst228[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.920      ; 1.715      ;
; -0.815 ; uart:inst106|rx_data[2]                ; inst317[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.222      ; 2.282      ;
; -0.811 ; uart:inst106|rx_data[6]                ; inst317[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.662      ; 1.621      ;
; -0.809 ; uart:inst13|rx_data[3]                 ; inst185[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.106      ; 0.870      ;
; -0.797 ; WIFI_uart:inst1|rx_data[4]             ; inst228[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.920      ; 1.679      ;
; -0.792 ; WIFI_uart:inst1|rx_data[0]             ; inst228[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.919      ; 1.704      ;
; -0.763 ; WIFI_uart:inst1|rx_data[6]             ; inst228[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.919      ; 1.650      ;
; -0.757 ; WIFI_uart:inst1|rx_data[5]             ; inst228[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.920      ; 1.657      ;
; -0.742 ; WIFI_uart:inst1|rx_data[2]             ; inst228[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.919      ; 1.623      ;
; -0.721 ; uart:inst106|rx_data[5]                ; inst317[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.658      ; 1.507      ;
; -0.716 ; uart:inst106|rx_data[7]                ; inst317[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.660      ; 1.506      ;
; -0.705 ; uart:inst106|rx_data[1]                ; inst317[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.661      ; 1.605      ;
; -0.661 ; uart:inst13|rx_data[0]                 ; inst185[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.109      ; 0.655      ;
; -0.644 ; uart:inst106|rx_data[3]                ; inst317[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.660      ; 1.544      ;
; -0.637 ; uart:inst106|rx_data[4]                ; inst317[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.659      ; 1.544      ;
; -0.615 ; uart:inst13|rx_data[4]                 ; inst185[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.108      ; 0.871      ;
; -0.615 ; uart:inst120|tx_state.TX_IDLE          ; inst487    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.155      ; 1.731      ;
; -0.613 ; uart:inst13|recv_state.RX_ERROR        ; inst218    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.293      ; 1.042      ;
; -0.587 ; uart:inst13|rx_data[1]                 ; inst185[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.108      ; 0.655      ;
; -0.585 ; uart:inst106|my_recv_state             ; inst324    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.863      ; 1.545      ;
; -0.582 ; uart:inst13|rx_data[2]                 ; inst185[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.108      ; 0.655      ;
; -0.573 ; uart:inst13|recv_state.RX_RECEIVED     ; inst212    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.645      ; 1.371      ;
; -0.563 ; uart:inst13|tx_state.TX_IDLE           ; inst211    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.632      ; 1.344      ;
; -0.511 ; uart:inst120|my_recv_state             ; inst486    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.627      ; 1.289      ;
; -0.509 ; uart:inst120|recv_state.RX_RECEIVED    ; inst488    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.733      ; 1.211      ;
; -0.503 ; WIFI_uart:inst1|recv_state.RX_ERROR    ; inst275    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.022      ; 1.765      ;
; -0.484 ; WIFI_uart:inst1|my_recv_state          ; inst254    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.022      ; 1.745      ;
; -0.460 ; uart:inst106|tx_state.TX_IDLE          ; inst327    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.295      ; 1.904      ;
; -0.447 ; WIFI_uart:inst1|rx_data[1]             ; inst228[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.280      ; 1.967      ;
; -0.434 ; WIFI_uart:inst1|recv_state.RX_RECEIVED ; inst270    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.534      ; 2.208      ;
; -0.401 ; uart:inst13|rx_data[5]                 ; inst185[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.106      ; 0.655      ;
; -0.400 ; uart:inst13|rx_data[6]                 ; inst185[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.106      ; 0.655      ;
; -0.378 ; uart:inst106|recv_state.RX_ERROR       ; inst333    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.116      ; 1.645      ;
; -0.377 ; WIFI_uart:inst1|rx_data[3]             ; inst228[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.916      ; 1.541      ;
; -0.353 ; uart:inst106|recv_state.RX_RECEIVED    ; inst328    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.874      ; 1.473      ;
; -0.289 ; uart:inst120|recv_state.RX_ERROR       ; inst493    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.522      ; 1.064      ;
; -0.222 ; WIFI_uart:inst1|tx_state.TX_IDLE       ; inst269    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.645      ; 2.106      ;
; 0.227  ; uart:inst120|rx_data[3]                ; inst481[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.732      ; 0.655      ;
; 0.231  ; uart:inst120|rx_data[0]                ; inst481[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.737      ; 0.655      ;
; 0.232  ; uart:inst120|rx_data[1]                ; inst481[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.738      ; 0.655      ;
; 0.234  ; uart:inst120|rx_data[5]                ; inst481[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.734      ; 0.655      ;
; 0.234  ; uart:inst120|rx_data[6]                ; inst481[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.735      ; 0.655      ;
; 0.237  ; uart:inst120|rx_data[2]                ; inst481[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.741      ; 0.655      ;
; 0.242  ; uart:inst120|rx_data[4]                ; inst481[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.740      ; 0.655      ;
; 0.245  ; uart:inst120|rx_data[7]                ; inst481[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.742      ; 0.655      ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.586  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 2.326      ;
; -1.460  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 2.200      ;
; -1.421  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 2.161      ;
; -1.334  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 2.074      ;
; -1.295  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 2.035      ;
; -1.256  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 2.496      ;
; -1.217  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 2.457      ;
; -1.208  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.948      ;
; -1.169  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.909      ;
; -1.130  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 2.370      ;
; -1.091  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 2.331      ;
; -1.043  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.783      ;
; -1.004  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 2.244      ;
; -0.965  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 2.205      ;
; -0.878  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 2.118      ;
; -0.839  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 2.079      ;
; -0.688  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.428      ;
; -0.684  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.434      ;
; -0.311  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 1.561      ;
; -0.293  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 1.533      ;
; 497.296 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.630      ;
; 497.375 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.551      ;
; 497.386 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.540      ;
; 497.422 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.504      ;
; 497.426 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.500      ;
; 497.461 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.465      ;
; 497.501 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.425      ;
; 497.501 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.425      ;
; 497.512 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.414      ;
; 497.513 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.413      ;
; 497.548 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.378      ;
; 497.552 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.374      ;
; 497.553 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.373      ;
; 497.587 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.339      ;
; 497.591 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.335      ;
; 497.627 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.299      ;
; 497.627 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.299      ;
; 497.627 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.299      ;
; 497.638 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.288      ;
; 497.639 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.287      ;
; 497.639 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.287      ;
; 497.674 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.252      ;
; 497.678 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.248      ;
; 497.679 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.247      ;
; 497.680 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.246      ;
; 497.713 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.213      ;
; 497.717 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.209      ;
; 497.718 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.208      ;
; 497.753 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.173      ;
; 497.753 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.173      ;
; 497.753 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.173      ;
; 497.754 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.172      ;
; 497.764 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.162      ;
; 497.765 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.161      ;
; 497.765 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.161      ;
; 497.766 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.160      ;
; 497.800 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.126      ;
; 497.804 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.122      ;
; 497.805 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.124      ;
; 497.805 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.121      ;
; 497.806 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.120      ;
; 497.839 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.087      ;
; 497.843 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.083      ;
; 497.844 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.082      ;
; 497.845 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.081      ;
; 497.879 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.047      ;
; 497.879 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.047      ;
; 497.880 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.046      ;
; 497.882 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.047      ;
; 497.890 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.036      ;
; 497.891 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.035      ;
; 497.891 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.035      ;
; 497.892 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 2.034      ;
; 497.929 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.000      ;
; 497.930 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.996      ;
; 497.931 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.998      ;
; 497.931 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.995      ;
; 497.932 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.994      ;
; 497.933 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.996      ;
; 497.968 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.961      ;
; 497.969 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.957      ;
; 497.970 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.959      ;
; 497.970 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.956      ;
; 497.971 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.955      ;
; 498.005 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.921      ;
; 498.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.920      ;
; 498.008 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.921      ;
; 498.008 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.921      ;
; 498.008 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.921      ;
; 498.017 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.909      ;
; 498.017 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.909      ;
; 498.018 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.908      ;
; 498.019 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.910      ;
; 498.020 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.909      ;
; 498.055 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.874      ;
; 498.057 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.872      ;
; 498.057 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.869      ;
; 498.058 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.871      ;
; 498.058 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.868      ;
; 498.059 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.870      ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_UART_8255_SELECT-'                                                                                      ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; -1.347 ; uart:inst14|rx_data[4]             ; inst291[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.047     ; 0.655      ;
; -1.109 ; uart:inst14|rx_data[0]             ; inst291[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.051     ; 0.655      ;
; -0.999 ; uart:inst90|rx_data[0]             ; inst356[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.038     ; 0.655      ;
; -0.755 ; uart:inst14|rx_data[2]             ; inst291[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.050     ; 0.655      ;
; -0.747 ; uart:inst90|rx_data[2]             ; inst356[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.037     ; 0.655      ;
; -0.740 ; uart:inst14|rx_data[1]             ; inst291[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.050     ; 0.655      ;
; -0.731 ; uart:inst90|tx_state.TX_IDLE       ; inst363    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.116      ; 1.995      ;
; -0.643 ; uart:inst14|rx_data[6]             ; inst291[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.511      ; 1.025      ;
; -0.591 ; uart:inst90|recv_state.RX_ERROR    ; inst400    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.358      ; 0.918      ;
; -0.556 ; uart:inst14|rx_data[5]             ; inst291[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.049     ; 0.655      ;
; -0.553 ; uart:inst14|rx_data[3]             ; inst291[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.047     ; 0.655      ;
; -0.546 ; uart:inst90|rx_data[3]             ; inst356[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.039     ; 0.655      ;
; -0.545 ; uart:inst90|rx_data[1]             ; inst356[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.040     ; 0.655      ;
; -0.543 ; uart:inst90|rx_data[4]             ; inst356[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.036     ; 0.655      ;
; -0.502 ; uart:inst14|tx_state.TX_IDLE       ; inst300    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.999      ; 1.650      ;
; -0.403 ; uart:inst14|recv_state.RX_ERROR    ; inst307    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.867      ; 1.231      ;
; -0.390 ; uart:inst14|rx_data[7]             ; inst291[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.510      ; 1.026      ;
; -0.382 ; uart:inst90|rx_data[7]             ; inst356[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.819      ; 1.352      ;
; -0.334 ; uart:inst90|rx_data[5]             ; inst356[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.814      ; 1.299      ;
; -0.334 ; uart:inst14|recv_state.RX_RECEIVED ; inst301    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.867      ; 1.171      ;
; -0.326 ; uart:inst90|rx_data[6]             ; inst356[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.818      ; 1.294      ;
; -0.309 ; 74164:inst47|9                     ; inst302    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.502      ; 1.057      ;
; -0.308 ; uart:inst14|my_recv_state          ; inst299    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.865      ; 1.165      ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_SPI_I2C_PORTS-'                                                                                                                        ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node    ; Launch Clock                           ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; -0.639 ; inst295                                    ; inst360    ; ps2_keyboard_to_ascii:inst37|ascii_new ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.903      ; 1.679      ;
; -0.342 ; ps2_keyboard_to_ascii:inst37|ascii_code[6] ; inst277[6] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.888      ; 0.655      ;
; -0.030 ; ps2_keyboard_to_ascii:inst37|ascii_code[0] ; inst277[0] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.890      ; 0.655      ;
; 0.173  ; ps2_keyboard_to_ascii:inst37|ascii_code[5] ; inst277[5] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.881      ; 0.655      ;
; 0.177  ; ps2_keyboard_to_ascii:inst37|ascii_code[3] ; inst277[3] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.887      ; 0.655      ;
; 0.180  ; ps2_keyboard_to_ascii:inst37|ascii_code[2] ; inst277[2] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.889      ; 0.655      ;
; 0.184  ; ps2_keyboard_to_ascii:inst37|ascii_code[4] ; inst277[4] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.892      ; 0.655      ;
; 0.271  ; ps2_keyboard_to_ascii:inst37|ascii_code[1] ; inst277[1] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.778      ; 0.655      ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.219 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                    ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.652      ; 1.363      ;
; -0.107 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.070     ; 1.039      ;
; -0.095 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.070     ; 1.027      ;
; -0.094 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.070     ; 1.026      ;
; -0.070 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.070     ; 1.002      ;
; -0.047 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.070     ; 0.979      ;
; 0.102  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.070     ; 0.830      ;
; 0.102  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.070     ; 0.830      ;
; 0.106  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.070     ; 0.826      ;
; 0.111  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.070     ; 0.821      ;
; 0.114  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.070     ; 0.818      ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 46.928 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 3.003      ;
; 47.007 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.924      ;
; 47.007 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.924      ;
; 47.050 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.881      ;
; 47.054 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.877      ;
; 47.093 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.838      ;
; 47.128 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.803      ;
; 47.133 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.798      ;
; 47.133 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.798      ;
; 47.140 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.791      ;
; 47.176 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.755      ;
; 47.176 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.755      ;
; 47.180 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.751      ;
; 47.215 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.716      ;
; 47.219 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.712      ;
; 47.254 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.677      ;
; 47.254 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.677      ;
; 47.259 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.672      ;
; 47.259 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.672      ;
; 47.266 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.665      ;
; 47.266 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.665      ;
; 47.302 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.629      ;
; 47.302 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.629      ;
; 47.302 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.629      ;
; 47.306 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.625      ;
; 47.341 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.590      ;
; 47.341 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.590      ;
; 47.345 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.586      ;
; 47.380 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.551      ;
; 47.380 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.551      ;
; 47.385 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.546      ;
; 47.385 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.546      ;
; 47.385 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.546      ;
; 47.385 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.546      ;
; 47.392 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.539      ;
; 47.392 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.539      ;
; 47.428 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.503      ;
; 47.428 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.503      ;
; 47.428 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.503      ;
; 47.429 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.502      ;
; 47.432 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.499      ;
; 47.467 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.464      ;
; 47.467 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.464      ;
; 47.467 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.464      ;
; 47.471 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.460      ;
; 47.506 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.425      ;
; 47.506 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.425      ;
; 47.511 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.420      ;
; 47.511 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.420      ;
; 47.511 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.420      ;
; 47.511 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.420      ;
; 47.511 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.420      ;
; 47.511 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.420      ;
; 47.518 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.413      ;
; 47.518 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.413      ;
; 47.554 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.376      ;
; 47.554 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.377      ;
; 47.554 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.377      ;
; 47.554 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.377      ;
; 47.555 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.376      ;
; 47.558 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.373      ;
; 47.593 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.338      ;
; 47.593 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.338      ;
; 47.593 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.338      ;
; 47.594 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.337      ;
; 47.597 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.334      ;
; 47.632 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.299      ;
; 47.632 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.299      ;
; 47.637 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.294      ;
; 47.637 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.294      ;
; 47.637 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.294      ;
; 47.637 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.294      ;
; 47.637 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.294      ;
; 47.637 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.294      ;
; 47.638 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.293      ;
; 47.638 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.293      ;
; 47.644 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.287      ;
; 47.644 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.287      ;
; 47.679 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.251      ;
; 47.680 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.250      ;
; 47.680 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.251      ;
; 47.680 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.251      ;
; 47.680 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.251      ;
; 47.681 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.250      ;
; 47.683 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.247      ;
; 47.719 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.211      ;
; 47.719 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.212      ;
; 47.719 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.212      ;
; 47.719 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.212      ;
; 47.720 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.211      ;
; 47.723 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.208      ;
; 47.758 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.172      ;
; 47.758 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.173      ;
; 47.758 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.173      ;
; 47.762 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.168      ;
; 47.762 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.168      ;
; 47.763 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.168      ;
; 47.763 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.168      ;
; 47.763 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.168      ;
; 47.763 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.168      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.918 ; spi_16bit_master:inst74|rx_data[1]        ; inst407         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.495      ; 0.597      ;
; -1.917 ; spi_16bit_master:inst74|rx_data[5]        ; inst411         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.494      ; 0.597      ;
; -1.917 ; spi_16bit_master:inst74|rx_data[0]        ; inst406         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.494      ; 0.597      ;
; -1.916 ; spi_16bit_master:inst74|rx_data[6]        ; inst413         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.493      ; 0.597      ;
; -1.914 ; spi_16bit_master:inst74|rx_data[2]        ; inst408         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.491      ; 0.597      ;
; -1.912 ; spi_16bit_master:inst74|rx_data[7]        ; inst414         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.489      ; 0.597      ;
; -1.911 ; spi_16bit_master:inst74|rx_data[4]        ; inst410         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.488      ; 0.597      ;
; -1.566 ; spi_16bit_master:inst74|rx_data[3]        ; inst409         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.143      ; 0.597      ;
; -0.489 ; spi_16bit_master:inst74|busy              ; inst416         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.157      ; 2.688      ;
; -0.198 ; uart:325|my_recv_state                    ; inst194         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.538      ; 1.870      ;
; -0.191 ; uart:325|recv_state.RX_ERROR              ; inst201         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.905      ; 1.244      ;
; -0.166 ; uart:325|tx_state.TX_IDLE                 ; inst195         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.211      ; 1.575      ;
; -0.143 ; uart:325|recv_state.RX_RECEIVED           ; inst196         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.905      ; 1.292      ;
; 0.016  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 74273:inst76|18 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.463      ; 2.694      ;
; 0.017  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; 74273:inst76|16 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.474      ; 2.706      ;
; 0.023  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; 74273:inst76|13 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.475      ; 2.713      ;
; 0.058  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; 74273:inst76|12 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.465      ; 2.738      ;
; 0.071  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; 74273:inst76|14 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.467      ; 2.753      ;
; 0.116  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; 74273:inst76|15 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.478      ; 2.809      ;
; 0.148  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 74273:inst76|17 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.471      ; 2.834      ;
; 0.171  ; uart:325|rx_data[4]                       ; inst170[4]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.896      ; 0.597      ;
; 0.171  ; uart:325|rx_data[7]                       ; inst170[7]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.896      ; 0.597      ;
; 0.172  ; uart:325|rx_data[6]                       ; inst170[6]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.895      ; 0.597      ;
; 0.173  ; uart:325|rx_data[0]                       ; inst170[0]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.894      ; 0.597      ;
; 0.173  ; uart:325|rx_data[1]                       ; inst170[1]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.894      ; 0.597      ;
; 0.173  ; uart:325|rx_data[2]                       ; inst170[2]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.894      ; 0.597      ;
; 0.173  ; uart:325|rx_data[3]                       ; inst170[3]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.894      ; 0.597      ;
; 0.173  ; uart:325|rx_data[5]                       ; inst170[5]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.894      ; 0.597      ;
; 0.193  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; 74273:inst76|19 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.474      ; 2.882      ;
; 0.225  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst531         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.226      ; 0.971      ;
; 0.451  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.148      ; 1.814      ;
; 0.456  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst542         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.045      ; 2.021      ;
; 0.480  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.140      ; 1.835      ;
; 1.000  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst544         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.646      ; 1.166      ;
; 1.105  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst440         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.110      ; 1.735      ;
; 1.194  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst543         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.633      ; 1.347      ;
; 1.207  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst158[5]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.602      ; 1.329      ;
; 1.248  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst533         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.645      ; 1.413      ;
; 1.323  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst539         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.647      ; 1.490      ;
; 1.339  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst444         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.102      ; 1.961      ;
; 1.350  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst402         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.581      ; 1.451      ;
; 1.360  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst158[1]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.609      ; 1.489      ;
; 1.399  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst158[3]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.617      ; 1.536      ;
; 1.428  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst334         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.503      ; 1.451      ;
; 1.435  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst158[0]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.615      ; 1.570      ;
; 1.549  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst439         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.113      ; 2.182      ;
; 1.585  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst237         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.075      ; 1.180      ;
; 1.599  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst158[7]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.549      ; 1.668      ;
; 1.602  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst443         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.137      ; 2.259      ;
; 1.649  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst446         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.117      ; 2.286      ;
; 1.661  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst431         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.809      ; 1.990      ;
; 1.710  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst441         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.122      ; 2.352      ;
; 1.716  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst265         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; -0.301     ; 0.935      ;
; 1.721  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst276         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; -0.334     ; 0.907      ;
; 1.748  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst249         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.113      ; 1.381      ;
; 1.750  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst158[6]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.649      ; 1.919      ;
; 1.764  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst279         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; -0.161     ; 1.123      ;
; 1.781  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst445         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.110      ; 2.411      ;
; 1.798  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst238         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.113      ; 1.431      ;
; 1.799  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst158[2]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.656      ; 1.975      ;
; 1.849  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst442         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.114      ; 2.483      ;
; 1.860  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst158[4]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.672      ; 2.052      ;
; 1.867  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst532         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.637      ; 2.024      ;
; 1.995  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst427         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.819      ; 2.334      ;
; 1.998  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst433         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.828      ; 2.346      ;
; 2.058  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst231         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.115      ; 1.693      ;
; 2.063  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst429         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.825      ; 2.408      ;
; 2.065  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst430         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.845      ; 2.430      ;
; 2.108  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst426         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.817      ; 2.445      ;
; 2.126  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst428         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.824      ; 2.470      ;
; 2.152  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst541         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.662      ; 2.334      ;
; 2.256  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst432         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.814      ; 2.590      ;
; 2.476  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst251         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.267      ; 2.263      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_SPI_I2C_PORTS-'                                                                                                                         ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node    ; Launch Clock                           ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; -0.528 ; ps2_keyboard_to_ascii:inst37|ascii_code[4] ; inst277[4] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.095      ; 0.597      ;
; -0.525 ; ps2_keyboard_to_ascii:inst37|ascii_code[0] ; inst277[0] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.092      ; 0.597      ;
; -0.524 ; ps2_keyboard_to_ascii:inst37|ascii_code[2] ; inst277[2] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.091      ; 0.597      ;
; -0.523 ; ps2_keyboard_to_ascii:inst37|ascii_code[6] ; inst277[6] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.090      ; 0.597      ;
; -0.522 ; ps2_keyboard_to_ascii:inst37|ascii_code[3] ; inst277[3] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.089      ; 0.597      ;
; -0.515 ; ps2_keyboard_to_ascii:inst37|ascii_code[5] ; inst277[5] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.082      ; 0.597      ;
; -0.408 ; ps2_keyboard_to_ascii:inst37|ascii_code[1] ; inst277[1] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.975      ; 0.597      ;
; 0.287  ; inst295                                    ; inst360    ; ps2_keyboard_to_ascii:inst37|ascii_new ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.108      ; 1.415      ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Microcomputer:inst|cpuClock'                                                                                                                                                                  ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                           ; Launch Clock                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; -0.452 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.421      ; 3.424      ;
; -0.245 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.421      ; 3.631      ;
; -0.218 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.438      ; 3.675      ;
; -0.218 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.438      ; 3.675      ;
; -0.200 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.421      ; 3.176      ;
; -0.039 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.421      ; 3.337      ;
; -0.010 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.438      ; 3.383      ;
; -0.010 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.438      ; 3.383      ;
; 0.159  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.427      ; 4.041      ;
; 0.330  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.426      ; 4.211      ;
; 0.335  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.426      ; 4.216      ;
; 0.369  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.421      ; 4.245      ;
; 0.371  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.426      ; 4.252      ;
; 0.401  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate   ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF     ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r       ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2    ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.409  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.426      ; 4.290      ;
; 0.417  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.684      ;
; 0.488  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.426      ; 4.369      ;
; 0.495  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.426      ; 4.376      ;
; 0.498  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.766      ;
; 0.558  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.437      ; 4.450      ;
; 0.599  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.866      ;
; 0.599  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.867      ;
; 0.675  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.943      ;
; 0.681  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.427      ; 4.063      ;
; 0.686  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.953      ;
; 0.689  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.956      ;
; 0.689  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.957      ;
; 0.696  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.964      ;
; 0.702  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.426      ; 4.583      ;
; 0.708  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.976      ;
; 0.711  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.978      ;
; 0.711  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.979      ;
; 0.712  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.980      ;
; 0.714  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.982      ;
; 0.717  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.984      ;
; 0.718  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.426      ; 4.599      ;
; 0.722  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.074      ; 0.991      ;
; 0.728  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.996      ;
; 0.728  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.996      ;
; 0.728  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.428      ; 4.611      ;
; 0.731  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.999      ;
; 0.732  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.000      ;
; 0.733  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.001      ;
; 0.735  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.003      ;
; 0.753  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.021      ;
; 0.755  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]        ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.061      ; 3.011      ;
; 0.761  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrB_r[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.028      ;
; 0.761  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.028      ;
; 0.761  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.028      ;
; 0.763  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[2]   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.030      ;
; 0.770  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.037      ;
; 0.802  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.426      ; 4.683      ;
; 0.806  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.426      ; 4.687      ;
; 0.808  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.076      ;
; 0.854  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.122      ;
; 0.855  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.438      ; 4.748      ;
; 0.857  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.426      ; 4.738      ;
; 0.864  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.131      ;
; 0.872  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.140      ;
; 0.872  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.140      ;
; 0.875  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.426      ; 4.756      ;
; 0.886  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.154      ;
; 0.897  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.165      ;
; 0.972  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.421      ; 4.848      ;
; 0.993  ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[10]   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.088      ; 1.276      ;
; 0.994  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.421      ; 4.370      ;
; 1.026  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.294      ;
; 1.027  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.295      ;
; 1.030  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.298      ;
; 1.030  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.426      ; 4.411      ;
; 1.041  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.309      ;
; 1.042  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.310      ;
; 1.046  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.314      ;
; 1.050  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.318      ;
; 1.055  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.323      ;
; 1.063  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.333      ;
; 1.076  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.428      ; 4.459      ;
; 1.078  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.426      ; 4.459      ;
; 1.080  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]        ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.290      ;
; 1.085  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.426      ; 4.466      ;
; 1.087  ; inst170[2]                                      ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 1.562      ; 2.364      ;
; 1.091  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.437      ; 4.983      ;
; 1.092  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.426      ; 4.473      ;
; 1.101  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.426      ; 4.482      ;
; 1.109  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.377      ;
; 1.113  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.069      ; 1.377      ;
; 1.117  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.384      ;
; 1.117  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.426      ; 4.498      ;
; 1.117  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.426      ; 4.498      ;
; 1.123  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.428      ; 5.006      ;
; 1.125  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[2]   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.392      ;
; 1.128  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.437      ; 4.520      ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_S100_SERIAL_PORTS-'                                                                                           ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; -0.372 ; uart:inst120|rx_data[7]                ; inst481[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.939      ; 0.597      ;
; -0.371 ; uart:inst120|rx_data[2]                ; inst481[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.938      ; 0.597      ;
; -0.370 ; uart:inst120|rx_data[4]                ; inst481[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.937      ; 0.597      ;
; -0.368 ; uart:inst120|rx_data[1]                ; inst481[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.935      ; 0.597      ;
; -0.366 ; uart:inst120|rx_data[0]                ; inst481[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.933      ; 0.597      ;
; -0.364 ; uart:inst120|rx_data[6]                ; inst481[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.931      ; 0.597      ;
; -0.363 ; uart:inst120|rx_data[5]                ; inst481[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.930      ; 0.597      ;
; -0.362 ; uart:inst120|rx_data[3]                ; inst481[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.929      ; 0.597      ;
; -0.094 ; WIFI_uart:inst1|tx_state.TX_IDLE       ; inst269    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.878      ; 1.814      ;
; 0.050  ; uart:inst106|recv_state.RX_ERROR       ; inst333    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.327      ; 1.407      ;
; 0.077  ; uart:inst120|recv_state.RX_RECEIVED    ; inst488    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.929      ; 1.036      ;
; 0.086  ; WIFI_uart:inst1|recv_state.RX_RECEIVED ; inst270    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.762      ; 1.878      ;
; 0.113  ; uart:inst120|tx_state.TX_IDLE          ; inst487    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.367      ; 1.510      ;
; 0.161  ; uart:inst106|tx_state.TX_IDLE          ; inst327    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.510      ; 1.701      ;
; 0.162  ; uart:inst120|recv_state.RX_ERROR       ; inst493    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.709      ; 0.901      ;
; 0.179  ; uart:inst106|recv_state.RX_RECEIVED    ; inst328    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.073      ; 1.282      ;
; 0.201  ; WIFI_uart:inst1|rx_data[1]             ; inst228[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.498      ; 1.729      ;
; 0.205  ; uart:inst106|my_recv_state             ; inst324    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.101      ; 1.336      ;
; 0.213  ; WIFI_uart:inst1|rx_data[3]             ; inst228[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.119      ; 1.362      ;
; 0.235  ; WIFI_uart:inst1|my_recv_state          ; inst254    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.229      ; 1.494      ;
; 0.276  ; WIFI_uart:inst1|recv_state.RX_ERROR    ; inst275    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.230      ; 1.536      ;
; 0.278  ; WIFI_uart:inst1|rx_data[2]             ; inst228[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.122      ; 1.430      ;
; 0.286  ; WIFI_uart:inst1|rx_data[5]             ; inst228[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.123      ; 1.439      ;
; 0.289  ; WIFI_uart:inst1|rx_data[6]             ; inst228[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.123      ; 1.442      ;
; 0.290  ; uart:inst13|rx_data[0]                 ; inst185[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.277      ; 0.597      ;
; 0.291  ; uart:inst13|rx_data[1]                 ; inst185[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.276      ; 0.597      ;
; 0.291  ; uart:inst13|rx_data[2]                 ; inst185[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.276      ; 0.597      ;
; 0.293  ; uart:inst13|rx_data[5]                 ; inst185[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.274      ; 0.597      ;
; 0.293  ; uart:inst13|rx_data[6]                 ; inst185[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.274      ; 0.597      ;
; 0.303  ; WIFI_uart:inst1|rx_data[0]             ; inst228[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.122      ; 1.455      ;
; 0.303  ; uart:inst120|my_recv_state             ; inst486    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.819      ; 1.152      ;
; 0.310  ; WIFI_uart:inst1|rx_data[4]             ; inst228[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.123      ; 1.463      ;
; 0.338  ; uart:inst13|recv_state.RX_RECEIVED     ; inst212    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.836      ; 1.204      ;
; 0.342  ; WIFI_uart:inst1|rx_data[7]             ; inst228[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.123      ; 1.495      ;
; 0.348  ; uart:inst13|tx_state.TX_IDLE           ; inst211    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.824      ; 1.202      ;
; 0.447  ; uart:inst13|recv_state.RX_ERROR        ; inst218    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.471      ; 0.948      ;
; 0.455  ; uart:inst106|rx_data[7]                ; inst317[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.853      ; 1.338      ;
; 0.464  ; uart:inst106|rx_data[5]                ; inst317[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.851      ; 1.345      ;
; 0.478  ; uart:inst106|rx_data[2]                ; inst317[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.437      ; 1.945      ;
; 0.495  ; uart:inst106|rx_data[4]                ; inst317[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.851      ; 1.376      ;
; 0.497  ; uart:inst13|rx_data[4]                 ; inst185[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.276      ; 0.803      ;
; 0.498  ; uart:inst106|rx_data[6]                ; inst317[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.855      ; 1.383      ;
; 0.498  ; uart:inst13|rx_data[3]                 ; inst185[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.274      ; 0.802      ;
; 0.528  ; uart:inst106|rx_data[3]                ; inst317[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.852      ; 1.410      ;
; 0.537  ; uart:inst106|rx_data[1]                ; inst317[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.853      ; 1.420      ;
; 0.559  ; uart:inst106|rx_data[0]                ; inst317[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.856      ; 1.445      ;
; 0.642  ; uart:inst13|rx_data[7]                 ; inst185[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.274      ; 0.946      ;
; 0.689  ; uart:inst13|my_recv_state              ; inst209    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.226      ; 0.945      ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                                          ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.123 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|sclk           ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.685      ; 2.787      ;
; -0.114 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_ratio[31]  ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 2.797      ;
; 0.335  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_ratio[31]  ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.686      ; 2.746      ;
; 0.380  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|sclk           ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.685      ; 2.790      ;
; 0.402  ; spi_16bit_master:inst74|sclk           ; spi_16bit_master:inst74|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|state          ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403  ; spi_16bit_master:inst74|assert_data    ; spi_16bit_master:inst74|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; spi_16bit_master:inst74|clk_ratio[31]  ; spi_16bit_master:inst74|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.669      ;
; 0.495  ; spi_16bit_master:inst74|rx_buffer[3]   ; spi_16bit_master:inst74|rx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.761      ;
; 0.516  ; spi_16bit_master:inst74|clk_toggles[5] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.782      ;
; 0.599  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[2]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.506      ;
; 0.600  ; spi_16bit_master:inst74|tx_buffer[4]   ; spi_16bit_master:inst74|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.866      ;
; 0.600  ; spi_16bit_master:inst74|tx_buffer[2]   ; spi_16bit_master:inst74|tx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.866      ;
; 0.602  ; spi_16bit_master:inst74|tx_buffer[6]   ; spi_16bit_master:inst74|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.868      ;
; 0.603  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.514      ;
; 0.603  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.514      ;
; 0.603  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.514      ;
; 0.603  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.514      ;
; 0.603  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.514      ;
; 0.603  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.514      ;
; 0.607  ; spi_16bit_master:inst74|rx_buffer[6]   ; spi_16bit_master:inst74|rx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.873      ;
; 0.607  ; spi_16bit_master:inst74|rx_buffer[5]   ; spi_16bit_master:inst74|rx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.873      ;
; 0.609  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|assert_data    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.520      ;
; 0.650  ; spi_16bit_master:inst74|rx_buffer[7]   ; spi_16bit_master:inst74|rx_data[7]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.916      ;
; 0.654  ; spi_16bit_master:inst74|rx_buffer[4]   ; spi_16bit_master:inst74|rx_data[4]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.920      ;
; 0.655  ; spi_16bit_master:inst74|rx_buffer[6]   ; spi_16bit_master:inst74|rx_data[6]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.921      ;
; 0.655  ; spi_16bit_master:inst74|rx_buffer[5]   ; spi_16bit_master:inst74|rx_data[5]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.921      ;
; 0.657  ; spi_16bit_master:inst74|rx_buffer[4]   ; spi_16bit_master:inst74|rx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.923      ;
; 0.669  ; spi_16bit_master:inst74|rx_buffer[1]   ; spi_16bit_master:inst74|rx_data[1]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.935      ;
; 0.691  ; spi_16bit_master:inst74|tx_buffer[9]   ; spi_16bit_master:inst74|tx_buffer[10]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.957      ;
; 0.692  ; spi_16bit_master:inst74|tx_buffer[13]  ; spi_16bit_master:inst74|tx_buffer[14]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692  ; spi_16bit_master:inst74|tx_buffer[7]   ; spi_16bit_master:inst74|tx_buffer[8]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692  ; spi_16bit_master:inst74|tx_buffer[1]   ; spi_16bit_master:inst74|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.958      ;
; 0.693  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[0]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.600      ;
; 0.693  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[7]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.600      ;
; 0.693  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[6]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.600      ;
; 0.693  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[5]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.600      ;
; 0.693  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[4]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.600      ;
; 0.693  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[3]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.600      ;
; 0.693  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[1]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.600      ;
; 0.694  ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695  ; spi_16bit_master:inst74|tx_buffer[5]   ; spi_16bit_master:inst74|tx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695  ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696  ; spi_16bit_master:inst74|clk_toggles[3] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697  ; spi_16bit_master:inst74|clk_toggles[4] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 0.963      ;
; 0.707  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[11]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.618      ;
; 0.707  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[12]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.618      ;
; 0.707  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[9]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.618      ;
; 0.707  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[10]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.618      ;
; 0.707  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[15]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.618      ;
; 0.707  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[13]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.618      ;
; 0.707  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[16]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.618      ;
; 0.707  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[14]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.618      ;
; 0.707  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[17]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.618      ;
; 0.707  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[18]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.618      ;
; 0.707  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[19]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.618      ;
; 0.707  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[20]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.618      ;
; 0.707  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[31]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.618      ;
; 0.746  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[1]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.685      ; 3.656      ;
; 0.746  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[3]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.685      ; 3.656      ;
; 0.746  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[2]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.685      ; 3.656      ;
; 0.746  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[4]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.685      ; 3.656      ;
; 0.746  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[5]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.685      ; 3.656      ;
; 0.746  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[8]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.685      ; 3.656      ;
; 0.746  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[7]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.685      ; 3.656      ;
; 0.746  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[6]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.685      ; 3.656      ;
; 0.757  ; inst439                                ; spi_16bit_master:inst74|tx_buffer[8]   ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.060     ; 0.912      ;
; 0.760  ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[0] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 1.026      ;
; 0.761  ; inst445                                ; spi_16bit_master:inst74|tx_buffer[14]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.069     ; 0.907      ;
; 0.762  ; inst442                                ; spi_16bit_master:inst74|tx_buffer[11]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.062     ; 0.915      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[21]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.670      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[24]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.670      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[22]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.670      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[23]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.670      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[29]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.670      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[25]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.670      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[26]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.670      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[27]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.670      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[28]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.670      ;
; 0.763  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[30]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.670      ;
; 0.788  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[8]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.678      ; 3.691      ;
; 0.788  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[7]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.678      ; 3.691      ;
; 0.788  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[6]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.678      ; 3.691      ;
; 0.788  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[5]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.678      ; 3.691      ;
; 0.788  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[4]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.678      ; 3.691      ;
; 0.788  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[3]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.678      ; 3.691      ;
; 0.788  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[2]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.678      ; 3.691      ;
; 0.788  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[1]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.678      ; 3.691      ;
; 0.790  ; inst446                                ; spi_16bit_master:inst74|tx_buffer[15]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.064     ; 0.941      ;
; 0.792  ; spi_16bit_master:inst74|rx_buffer[0]   ; spi_16bit_master:inst74|rx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 1.058      ;
; 0.796  ; inst440                                ; spi_16bit_master:inst74|tx_buffer[9]   ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.066     ; 0.945      ;
; 0.799  ; inst441                                ; spi_16bit_master:inst74|tx_buffer[10]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.070     ; 0.944      ;
; 0.800  ; spi_16bit_master:inst74|tx_buffer[8]   ; spi_16bit_master:inst74|tx_buffer[9]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.065      ;
; 0.802  ; inst444                                ; spi_16bit_master:inst74|tx_buffer[13]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.068     ; 0.949      ;
; 0.809  ; inst443                                ; spi_16bit_master:inst74|tx_buffer[12]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.067     ; 0.957      ;
; 0.822  ; spi_16bit_master:inst74|rx_buffer[2]   ; spi_16bit_master:inst74|rx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 1.088      ;
; 0.829  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[0]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.678      ; 3.732      ;
; 0.838  ; spi_16bit_master:inst74|rx_buffer[1]   ; spi_16bit_master:inst74|rx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 1.104      ;
; 0.841  ; spi_16bit_master:inst74|ss_n[0]        ; spi_16bit_master:inst74|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 1.107      ;
; 0.852  ; spi_16bit_master:inst74|tx_buffer[14]  ; spi_16bit_master:inst74|tx_buffer[15]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 1.118      ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_UART_8255_SELECT-'                                                                                       ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; -0.093 ; uart:inst14|recv_state.RX_RECEIVED ; inst301    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.067      ; 1.004      ;
; -0.047 ; uart:inst14|recv_state.RX_ERROR    ; inst307    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.067      ; 1.050      ;
; -0.025 ; uart:inst14|my_recv_state          ; inst299    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.065      ; 1.070      ;
; 0.099  ; uart:inst90|rx_data[5]             ; inst356[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.014      ; 1.143      ;
; 0.117  ; uart:inst90|rx_data[6]             ; inst356[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.017      ; 1.164      ;
; 0.126  ; uart:inst90|rx_data[7]             ; inst356[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.018      ; 1.174      ;
; 0.184  ; 74164:inst47|9                     ; inst302    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.689      ; 0.903      ;
; 0.188  ; uart:inst14|tx_state.TX_IDLE       ; inst300    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.206      ; 1.424      ;
; 0.204  ; uart:inst14|rx_data[7]             ; inst291[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.697      ; 0.931      ;
; 0.222  ; uart:inst14|rx_data[6]             ; inst291[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.699      ; 0.951      ;
; 0.265  ; uart:inst90|recv_state.RX_ERROR    ; inst400    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.539      ; 0.834      ;
; 0.303  ; uart:inst90|tx_state.TX_IDLE       ; inst363    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.330      ; 1.663      ;
; 0.439  ; uart:inst90|rx_data[4]             ; inst356[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.128      ; 0.597      ;
; 0.440  ; uart:inst90|rx_data[2]             ; inst356[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.127      ; 0.597      ;
; 0.441  ; uart:inst90|rx_data[0]             ; inst356[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.126      ; 0.597      ;
; 0.442  ; uart:inst90|rx_data[3]             ; inst356[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.125      ; 0.597      ;
; 0.444  ; uart:inst90|rx_data[1]             ; inst356[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.123      ; 0.597      ;
; 0.450  ; uart:inst14|rx_data[3]             ; inst291[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.117      ; 0.597      ;
; 0.451  ; uart:inst14|rx_data[4]             ; inst291[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.116      ; 0.597      ;
; 0.453  ; uart:inst14|rx_data[1]             ; inst291[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.114      ; 0.597      ;
; 0.453  ; uart:inst14|rx_data[5]             ; inst291[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.114      ; 0.597      ;
; 0.454  ; uart:inst14|rx_data[0]             ; inst291[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.113      ; 0.597      ;
; 0.454  ; uart:inst14|rx_data[2]             ; inst291[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.113      ; 0.597      ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                       ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.091 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; CLK_50      ; 0.000        ; 2.750      ; 3.341      ;
; 0.274 ; uart:inst106|recv_state.RX_CHECK_STOP                                                              ; uart:inst106|my_recv_state                                                                                    ; CLK_50                              ; CLK_50      ; 0.000        ; 0.540      ; 1.009      ;
; 0.286 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; CLK_50      ; 0.000        ; 2.747      ; 3.533      ;
; 0.382 ; uart:325|recv_state.RX_ERROR                                                                       ; uart:325|recv_state.RX_ERROR                                                                                  ; CLK_50                              ; CLK_50      ; 0.000        ; 0.092      ; 0.669      ;
; 0.399 ; uart:inst90|tx_data[7]                                                                             ; uart:inst90|tx_data[7]                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uart:inst90|tx_bits_remaining[3]                                                                   ; uart:inst90|tx_bits_remaining[3]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uart:inst90|tx_bits_remaining[1]                                                                   ; uart:inst90|tx_bits_remaining[1]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uart:inst90|tx_bits_remaining[2]                                                                   ; uart:inst90|tx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; CLK_50      ; 0.000        ; 2.765      ; 3.664      ;
; 0.400 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst13|tx_data[7]                                                                             ; uart:inst13|tx_data[7]                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst90|tx_out                                                                                 ; uart:inst90|tx_out                                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|tx_out                                                                                 ; uart:inst14|tx_out                                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|tx_data[7]                                                                             ; uart:inst14|tx_data[7]                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WIFI_uart:inst1|tx_out                                                                             ; WIFI_uart:inst1|tx_out                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WIFI_uart:inst1|tx_data[7]                                                                         ; WIFI_uart:inst1|tx_data[7]                                                                                    ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WIFI_uart:inst1|recv_state.RX_ERROR                                                                ; WIFI_uart:inst1|recv_state.RX_ERROR                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WIFI_uart:inst1|rx_bits_remaining[2]                                                               ; WIFI_uart:inst1|rx_bits_remaining[2]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst106|rx_bits_remaining[2]                                                                  ; uart:inst106|rx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst106|recv_state.RX_ERROR                                                                   ; uart:inst106|recv_state.RX_ERROR                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst106|recv_state.RX_DELAY_RESTART                                                           ; uart:inst106|recv_state.RX_DELAY_RESTART                                                                      ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst13|recv_state.RX_ERROR                                                                    ; uart:inst13|recv_state.RX_ERROR                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst13|rx_bits_remaining[2]                                                                   ; uart:inst13|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst90|rx_bits_remaining[2]                                                                   ; uart:inst90|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|rx_bits_remaining[2]                                                                   ; uart:inst14|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst120|recv_state.RX_ERROR                                                                   ; uart:inst120|recv_state.RX_ERROR                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst120|rx_bits_remaining[2]                                                                  ; uart:inst120|rx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst120|recv_state.RX_DELAY_RESTART                                                           ; uart:inst120|recv_state.RX_DELAY_RESTART                                                                      ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst13|tx_bits_remaining[2]                                                                   ; uart:inst13|tx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst90|tx_bits_remaining[0]                                                                   ; uart:inst90|tx_bits_remaining[0]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|tx_bits_remaining[0]                                                                   ; uart:inst14|tx_bits_remaining[0]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|tx_bits_remaining[1]                                                                   ; uart:inst14|tx_bits_remaining[1]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|tx_bits_remaining[2]                                                                   ; uart:inst14|tx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|tx_bits_remaining[3]                                                                   ; uart:inst14|tx_bits_remaining[3]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WIFI_uart:inst1|tx_bits_remaining[3]                                                               ; WIFI_uart:inst1|tx_bits_remaining[3]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst106|tx_bits_remaining[0]                                                                  ; uart:inst106|tx_bits_remaining[0]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst106|tx_bits_remaining[2]                                                                  ; uart:inst106|tx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst106|tx_bits_remaining[1]                                                                  ; uart:inst106|tx_bits_remaining[1]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst106|tx_bits_remaining[3]                                                                  ; uart:inst106|tx_bits_remaining[3]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|caps_lock                                                             ; ps2_keyboard_to_ascii:inst37|caps_lock                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|shift_l                                                               ; ps2_keyboard_to_ascii:inst37|shift_l                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|shift_r                                                               ; ps2_keyboard_to_ascii:inst37|shift_r                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|control_r                                                             ; ps2_keyboard_to_ascii:inst37|control_r                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|control_l                                                             ; ps2_keyboard_to_ascii:inst37|control_l                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|e0_code                                                               ; ps2_keyboard_to_ascii:inst37|e0_code                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|break                                                                 ; ps2_keyboard_to_ascii:inst37|break                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst13|tx_out                                                                                 ; uart:inst13|tx_out                                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:325|tx_out                                                                                    ; uart:325|tx_out                                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:325|tx_data[7]                                                                                ; uart:325|tx_data[7]                                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst120|tx_out                                                                                ; uart:inst120|tx_out                                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst120|tx_data[7]                                                                            ; uart:inst120|tx_data[7]                                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst106|tx_out                                                                                ; uart:inst106|tx_out                                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst106|tx_data[7]                                                                            ; uart:inst106|tx_data[7]                                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WIFI_uart:inst1|recv_state.RX_DELAY_RESTART                                                        ; WIFI_uart:inst1|recv_state.RX_DELAY_RESTART                                                                   ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst13|recv_state.RX_DELAY_RESTART                                                            ; uart:inst13|recv_state.RX_DELAY_RESTART                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst14|recv_state.RX_ERROR                                                                    ; uart:inst14|recv_state.RX_ERROR                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst14|recv_state.RX_DELAY_RESTART                                                            ; uart:inst14|recv_state.RX_DELAY_RESTART                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst13|tx_bits_remaining[3]                                                                   ; uart:inst13|tx_bits_remaining[3]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst13|tx_bits_remaining[1]                                                                   ; uart:inst13|tx_bits_remaining[1]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst13|tx_bits_remaining[0]                                                                   ; uart:inst13|tx_bits_remaining[0]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WIFI_uart:inst1|tx_bits_remaining[0]                                                               ; WIFI_uart:inst1|tx_bits_remaining[0]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WIFI_uart:inst1|tx_bits_remaining[2]                                                               ; WIFI_uart:inst1|tx_bits_remaining[2]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WIFI_uart:inst1|tx_bits_remaining[1]                                                               ; WIFI_uart:inst1|tx_bits_remaining[1]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst120|tx_bits_remaining[0]                                                                  ; uart:inst120|tx_bits_remaining[0]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst120|tx_bits_remaining[1]                                                                  ; uart:inst120|tx_bits_remaining[1]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst120|tx_bits_remaining[2]                                                                  ; uart:inst120|tx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst120|tx_bits_remaining[3]                                                                  ; uart:inst120|tx_bits_remaining[3]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:325|tx_bits_remaining[0]                                                                      ; uart:325|tx_bits_remaining[0]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:325|tx_bits_remaining[1]                                                                      ; uart:325|tx_bits_remaining[1]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:325|tx_bits_remaining[3]                                                                      ; uart:325|tx_bits_remaining[3]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:325|tx_bits_remaining[2]                                                                      ; uart:325|tx_bits_remaining[2]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:325|rx_bits_remaining[2]                                                                      ; uart:325|rx_bits_remaining[2]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:325|recv_state.RX_DELAY_RESTART                                                               ; uart:325|recv_state.RX_DELAY_RESTART                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.437 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|recv_state.RX_ERROR                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.868      ; 3.530      ;
; 0.440 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|recv_state.RX_RECEIVED                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.868      ; 3.533      ;
; 0.462 ; WIFI_uart:inst1|rx_bits_remaining[1]                                                               ; WIFI_uart:inst1|rx_bits_remaining[2]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.731      ;
; 0.464 ; uart:inst14|rx_bits_remaining[1]                                                                   ; uart:inst14|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.733      ;
; 0.468 ; 74164:inst88|6                                                                                     ; 74164:inst88|7                                                                                                ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; 74164:inst107|8                                                                                    ; 74164:inst107|9                                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]                               ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; 74164:inst88|5                                                                                     ; 74164:inst88|6                                                                                                ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; 74164:inst47|4                                                                                     ; 74164:inst47|5                                                                                                ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; 74164:inst45|3                                                                                     ; 74164:inst45|4                                                                                                ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.737      ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.430 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.388      ;
; 0.438 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.386      ;
; 0.683 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.714 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.749 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.707      ;
; 0.764 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.722      ;
; 0.800 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.423      ; 1.258      ;
; 0.822 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.423      ; 1.270      ;
; 0.871 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.829      ;
; 0.886 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.844      ;
; 0.993 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.951      ;
; 1.005 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.008 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.273      ;
; 1.008 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.966      ;
; 1.010 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.011 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.012 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.021 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.289      ;
; 1.023 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.024 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.024 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.024 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.026 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.291      ;
; 1.096 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.423      ; 1.554      ;
; 1.098 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.366      ;
; 1.098 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.366      ;
; 1.099 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.367      ;
; 1.099 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.367      ;
; 1.100 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.365      ;
; 1.104 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.105 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.115 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.073      ;
; 1.128 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.129 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.130 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.395      ;
; 1.130 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.395      ;
; 1.130 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.395      ;
; 1.130 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.088      ;
; 1.132 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.133 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.145 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.413      ;
; 1.146 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.414      ;
; 1.146 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.414      ;
; 1.146 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.414      ;
; 1.148 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.413      ;
; 1.148 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.413      ;
; 1.203 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.423      ; 1.661      ;
; 1.218 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.423      ; 1.676      ;
; 1.220 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.488      ;
; 1.221 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.489      ;
; 1.222 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.487      ;
; 1.223 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.488      ;
; 1.226 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.494      ;
; 1.227 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.495      ;
; 1.250 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.250 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.251 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.519      ;
; 1.251 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.519      ;
; 1.252 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.517      ;
; 1.252 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.517      ;
; 1.252 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.517      ;
; 1.253 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.518      ;
; 1.253 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.518      ;
; 1.254 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.522      ;
; 1.255 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.523      ;
; 1.267 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.535      ;
; 1.268 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.536      ;
; 1.270 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.535      ;
; 1.270 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.535      ;
; 1.271 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.536      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.494 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.070      ; 0.759      ;
; 0.497 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.070      ; 0.762      ;
; 0.499 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.070      ; 0.764      ;
; 0.502 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.070      ; 0.767      ;
; 0.502 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.070      ; 0.767      ;
; 0.541 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                    ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.885      ; 1.151      ;
; 0.609 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.070      ; 0.874      ;
; 0.631 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.070      ; 0.896      ;
; 0.665 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.070      ; 0.930      ;
; 0.671 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.070      ; 0.936      ;
; 0.678 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.070      ; 0.943      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|MREQ_n'                                                                                                                                                                                                                     ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; 0.533 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.067      ; 1.850      ;
; 0.553 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.077      ; 1.880      ;
; 0.553 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.062      ; 1.865      ;
; 0.572 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.079      ; 1.901      ;
; 0.578 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.989      ; 3.817      ;
; 0.578 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.075      ; 1.903      ;
; 0.586 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.060      ; 1.896      ;
; 0.594 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.080      ; 1.924      ;
; 0.595 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.052      ; 1.897      ;
; 0.597 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.061      ; 1.908      ;
; 0.597 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.080      ; 1.927      ;
; 0.599 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.080      ; 1.929      ;
; 0.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.079      ; 1.929      ;
; 0.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.063      ; 1.913      ;
; 0.603 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.080      ; 1.933      ;
; 0.609 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.078      ; 1.937      ;
; 0.611 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.072      ; 1.933      ;
; 0.617 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.940      ; 3.807      ;
; 0.618 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.076      ; 1.944      ;
; 0.618 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.061      ; 1.929      ;
; 0.625 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.076      ; 1.951      ;
; 0.626 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.086      ; 1.962      ;
; 0.626 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.075      ; 1.951      ;
; 0.628 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.074      ; 1.952      ;
; 0.628 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.043      ; 1.921      ;
; 0.629 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.067      ; 1.946      ;
; 0.630 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.072      ; 1.952      ;
; 0.631 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.070      ; 1.951      ;
; 0.638 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.068      ; 1.956      ;
; 0.649 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.081      ; 1.980      ;
; 0.649 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.074      ; 1.973      ;
; 0.651 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.078      ; 1.979      ;
; 0.655 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.095      ; 2.000      ;
; 0.656 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.058      ; 1.964      ;
; 0.658 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.069      ; 1.977      ;
; 0.658 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.972      ; 3.880      ;
; 0.661 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.066      ; 1.977      ;
; 0.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.063      ; 1.977      ;
; 0.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.047      ; 1.961      ;
; 0.665 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.045      ; 1.960      ;
; 0.665 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.055      ; 1.970      ;
; 0.668 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.060      ; 1.978      ;
; 0.669 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.931      ; 3.850      ;
; 0.670 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.085      ; 2.005      ;
; 0.670 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.922      ; 3.842      ;
; 0.670 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.968      ; 3.888      ;
; 0.679 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.045      ; 1.974      ;
; 0.684 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.054      ; 1.988      ;
; 0.685 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.044      ; 1.979      ;
; 0.688 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.056      ; 1.994      ;
; 0.692 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.062      ; 2.004      ;
; 0.693 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.053      ; 1.996      ;
; 0.698 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.081      ; 2.029      ;
; 0.699 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.043      ; 1.992      ;
; 0.701 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.047      ; 1.998      ;
; 0.703 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.047      ; 2.000      ;
; 0.704 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.933      ; 3.887      ;
; 0.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.979      ; 3.935      ;
; 0.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.071      ; 2.027      ;
; 0.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.047      ; 2.003      ;
; 0.709 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.035      ; 1.994      ;
; 0.715 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.942      ; 3.907      ;
; 0.716 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.055      ; 2.021      ;
; 0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.059      ; 2.026      ;
; 0.719 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.971      ; 3.940      ;
; 0.719 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.073      ; 2.042      ;
; 0.720 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.064      ; 2.034      ;
; 0.721 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.968      ; 3.939      ;
; 0.722 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.063      ; 2.035      ;
; 0.722 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.934      ; 3.906      ;
; 0.724 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.087      ; 2.061      ;
; 0.726 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.934      ; 3.910      ;
; 0.734 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.921      ; 3.905      ;
; 0.740 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.971      ; 3.961      ;
; 0.740 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.931      ; 3.921      ;
; 0.742 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.970      ; 3.962      ;
; 0.743 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.063      ; 2.056      ;
; 0.744 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.934      ; 3.928      ;
; 0.749 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.052      ; 2.051      ;
; 0.749 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.059      ; 2.058      ;
; 0.750 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.063      ; 2.063      ;
; 0.750 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.075      ; 2.075      ;
; 0.751 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.059      ; 2.060      ;
; 0.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.067      ; 2.069      ;
; 0.753 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.064      ; 2.067      ;
; 0.753 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.914      ; 3.917      ;
; 0.753 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.079      ; 2.082      ;
; 0.756 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.061      ; 2.067      ;
; 0.757 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.076      ; 2.083      ;
; 0.757 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.035      ; 2.042      ;
; 0.757 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.926      ; 3.933      ;
; 0.759 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.986      ; 3.995      ;
; 0.760 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.064      ; 2.074      ;
; 0.761 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.047      ; 2.058      ;
; 0.767 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.064      ; 2.081      ;
; 0.768 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.920      ; 3.938      ;
; 0.769 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.926      ; 3.945      ;
; 0.770 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.967      ; 3.987      ;
; 0.771 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.061      ; 2.082      ;
; 0.771 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 2.918      ; 3.939      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                              ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.667 ; inst449   ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.050      ; 0.912      ;
; 0.674 ; inst461   ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.046      ; 0.915      ;
; 1.477 ; inst447   ; inst449 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -0.922     ; 0.760      ;
; 3.983 ; inst457   ; inst461 ; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; -2.938     ; 0.760      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.685 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.957      ;
; 0.692 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.959      ;
; 0.695 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.698 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.707 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.711 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.981      ;
; 0.941 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.208      ;
; 1.004 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.272      ;
; 1.005 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.274      ;
; 1.008 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.275      ;
; 1.009 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.276      ;
; 1.009 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.276      ;
; 1.010 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.277      ;
; 1.010 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.277      ;
; 1.011 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.280      ;
; 1.012 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.279      ;
; 1.012 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.279      ;
; 1.013 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.280      ;
; 1.015 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.283      ;
; 1.017 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.285      ;
; 1.019 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.288      ;
; 1.023 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.290      ;
; 1.024 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.291      ;
; 1.026 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.293      ;
; 1.026 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.293      ;
; 1.030 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.299      ;
; 1.099 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.366      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.367      ;
; 1.103 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.371      ;
; 1.104 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.371      ;
; 1.105 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.372      ;
; 1.105 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.372      ;
; 1.105 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.372      ;
; 1.106 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.373      ;
; 1.106 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.373      ;
; 1.107 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.375      ;
; 1.107 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.374      ;
; 1.126 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.396      ;
; 1.130 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.397      ;
; 1.130 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.397      ;
; 1.131 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.399      ;
; 1.131 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.398      ;
; 1.132 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.399      ;
; 1.133 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.400      ;
; 1.133 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.400      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                   ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.171 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.064      ; 7.737      ;
; -5.171 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.064      ; 7.737      ;
; -4.447 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.064      ; 7.513      ;
; -4.447 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.064      ; 7.513      ;
; -4.242 ; inst476           ; inst461 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.046     ; 5.218      ;
; -4.240 ; inst476           ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.044     ; 5.218      ;
; -1.979 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.111      ; 4.592      ;
; -1.979 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.111      ; 4.592      ;
; -1.658 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.111      ; 4.771      ;
; -1.658 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.111      ; 4.771      ;
; -1.197 ; inst453           ; inst449 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.050     ; 2.169      ;
; -1.191 ; inst453           ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.044     ; 2.169      ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Microcomputer:inst|cpuClock'                                                                                                                                                  ;
+--------+------------------------------------------+------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -4.995 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.966      ;
; -4.995 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.966      ;
; -4.995 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.966      ;
; -4.995 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.966      ;
; -4.921 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.892      ;
; -4.921 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.892      ;
; -4.921 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.892      ;
; -4.921 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.892      ;
; -4.788 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.554     ; 5.236      ;
; -4.788 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.554     ; 5.236      ;
; -4.788 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.554     ; 5.236      ;
; -4.788 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.554     ; 5.236      ;
; -4.747 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.700      ;
; -4.747 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.700      ;
; -4.747 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.700      ;
; -4.747 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.700      ;
; -4.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.521      ;
; -4.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.521      ;
; -4.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.521      ;
; -4.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.521      ;
; -4.522 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.475      ;
; -4.522 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.475      ;
; -4.522 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.475      ;
; -4.522 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.475      ;
; -4.518 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.717      ; 6.237      ;
; -4.448 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.401      ;
; -4.448 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.401      ;
; -4.448 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.401      ;
; -4.448 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.401      ;
; -4.444 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.717      ; 6.163      ;
; -4.433 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|WR_n                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.429      ; 5.864      ;
; -4.433 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|RD_n                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.429      ; 5.864      ;
; -4.417 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.388      ;
; -4.417 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.388      ;
; -4.417 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.388      ;
; -4.417 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.031     ; 5.388      ;
; -4.416 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.827      ; 7.245      ;
; -4.416 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.827      ; 7.245      ;
; -4.416 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.827      ; 7.245      ;
; -4.416 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.827      ; 7.245      ;
; -4.359 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|WR_n                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.429      ; 5.790      ;
; -4.359 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|RD_n                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.429      ; 5.790      ;
; -4.342 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.827      ; 7.171      ;
; -4.342 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.827      ; 7.171      ;
; -4.342 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.827      ; 7.171      ;
; -4.342 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.827      ; 7.171      ;
; -4.339 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.596     ; 4.745      ;
; -4.339 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.596     ; 4.745      ;
; -4.339 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.596     ; 4.745      ;
; -4.339 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.596     ; 4.745      ;
; -4.332 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.125     ; 5.209      ;
; -4.332 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.125     ; 5.209      ;
; -4.332 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.125     ; 5.209      ;
; -4.332 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.125     ; 5.209      ;
; -4.311 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.194      ; 5.507      ;
; -4.303 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.838      ; 7.143      ;
; -4.303 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.838      ; 7.143      ;
; -4.296 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.673      ; 5.971      ;
; -4.229 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.838      ; 7.069      ;
; -4.229 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.838      ; 7.069      ;
; -4.219 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|WR_n                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.377      ; 5.598      ;
; -4.219 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|RD_n                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.377      ; 5.598      ;
; -4.209 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.304      ; 6.515      ;
; -4.209 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.304      ; 6.515      ;
; -4.209 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.304      ; 6.515      ;
; -4.209 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.304      ; 6.515      ;
; -4.198 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.779      ; 6.979      ;
; -4.198 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.779      ; 6.979      ;
; -4.198 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.779      ; 6.979      ;
; -4.198 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.779      ; 6.979      ;
; -4.197 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.828      ; 7.027      ;
; -4.197 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.828      ; 7.027      ;
; -4.182 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|WR_n                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.050     ; 5.134      ;
; -4.182 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|RD_n                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.050     ; 5.134      ;
; -4.160 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.113      ;
; -4.160 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.113      ;
; -4.160 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.113      ;
; -4.160 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 5.113      ;
; -4.153 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.833      ; 6.988      ;
; -4.153 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.833      ; 6.988      ;
; -4.153 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.833      ; 6.988      ;
; -4.153 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.833      ; 6.988      ;
; -4.153 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.833      ; 6.988      ;
; -4.153 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.833      ; 6.988      ;
; -4.153 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.833      ; 6.988      ;
; -4.123 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.828      ; 6.953      ;
; -4.123 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.828      ; 6.953      ;
; -4.122 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.824      ; 6.948      ;
; -4.122 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|Save_ALU_r       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.824      ; 6.948      ;
; -4.122 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[3]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.824      ; 6.948      ;
; -4.100 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.819      ; 6.921      ;
; -4.100 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.819      ; 6.921      ;
; -4.100 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.819      ; 6.921      ;
; -4.100 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.819      ; 6.921      ;
; -4.096 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.315      ; 6.413      ;
; -4.096 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.315      ; 6.413      ;
; -4.085 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.790      ; 6.877      ;
; -4.085 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.790      ; 6.877      ;
; -4.079 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.833      ; 6.914      ;
; -4.079 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.833      ; 6.914      ;
+--------+------------------------------------------+------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_INTERFACE_PORTS-'                                                                                                                                                                                  ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -4.622 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.248      ; 8.362      ;
; -4.548 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.248      ; 8.288      ;
; -4.415 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.725      ; 7.632      ;
; -4.404 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.200      ; 8.096      ;
; -4.177 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.248      ; 7.917      ;
; -4.044 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.248      ; 7.784      ;
; -3.817 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.200      ; 7.509      ;
; -3.521 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.229      ; 7.742      ;
; -3.466 ; Microcomputer:inst|T80s:cpu1|RD_n        ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.706      ; 7.164      ;
; -3.447 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.229      ; 7.668      ;
; -3.303 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.181      ; 7.476      ;
; -2.922 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.181      ; 7.095      ;
; -2.897 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.229      ; 7.118      ;
; -2.696 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.690      ; 8.118      ;
; -2.641 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.181      ; 6.814      ;
; -2.525 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.181      ; 6.698      ;
; -2.217 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.690      ; 7.399      ;
; -2.005 ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.425      ; 6.922      ;
; -1.993 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.438      ; 6.923      ;
; -1.984 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.428      ; 6.904      ;
; -1.951 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.427      ; 6.870      ;
; -1.951 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.427      ; 6.870      ;
; -1.913 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.108      ; 7.513      ;
; -1.889 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.690      ; 7.081      ;
; -1.821 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.429      ; 6.742      ;
; -1.778 ; inst476                                  ; inst457         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.938      ; 5.218      ;
; -1.637 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.108      ; 7.737      ;
; -1.595 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.671      ; 7.498      ;
; -1.543 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.690      ; 7.235      ;
; -1.523 ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.671      ; 6.686      ;
; -1.507 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.200      ; 5.199      ;
; -1.494 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.229      ; 5.715      ;
; -1.493 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.690      ; 7.175      ;
; -1.442 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.690      ; 7.364      ;
; -1.431 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.200      ; 5.123      ;
; -1.400 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.671      ; 6.803      ;
; -1.122 ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.671      ; 6.785      ;
; -0.901 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.427      ; 6.320      ;
; -0.901 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.427      ; 6.320      ;
; -0.866 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.438      ; 6.296      ;
; -0.855 ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.425      ; 6.272      ;
; -0.820 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.429      ; 6.241      ;
; -0.786 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.428      ; 6.206      ;
; -0.556 ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.424      ; 5.472      ;
; -0.556 ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.424      ; 5.472      ;
; 0.314  ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.424      ; 5.102      ;
; 0.314  ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.424      ; 5.102      ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                 ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -4.484 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.140      ; 6.626      ;
; -4.484 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.140      ; 6.626      ;
; -4.410 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.140      ; 6.552      ;
; -4.410 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.140      ; 6.552      ;
; -4.277 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.617      ; 5.896      ;
; -4.277 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.617      ; 5.896      ;
; -4.266 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.092      ; 6.360      ;
; -4.266 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.092      ; 6.360      ;
; -4.039 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.140      ; 6.181      ;
; -4.039 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.140      ; 6.181      ;
; -3.906 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.140      ; 6.048      ;
; -3.906 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.140      ; 6.048      ;
; -3.679 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.092      ; 5.773      ;
; -3.679 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.092      ; 5.773      ;
; -3.601 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.018      ; 3.557      ;
; -3.532 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.443      ; 7.977      ;
; -3.520 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.049      ; 3.557      ;
; -3.458 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.443      ; 7.903      ;
; -3.325 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.920      ; 7.247      ;
; -3.314 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.395      ; 7.711      ;
; -3.087 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.443      ; 7.532      ;
; -3.057 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.018      ; 3.513      ;
; -2.976 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.049      ; 3.513      ;
; -2.954 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.443      ; 7.399      ;
; -2.843 ; FPGA_BOARD_RESET-                        ; inst170[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.865      ; 4.167      ;
; -2.727 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.395      ; 7.124      ;
; -2.727 ; FPGA_BOARD_RESET-                        ; inst170[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.866      ; 4.050      ;
; -2.654 ; FPGA_BOARD_RESET-                        ; inst170[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.866      ; 4.170      ;
; -2.646 ; FPGA_BOARD_RESET-                        ; inst170[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.866      ; 4.170      ;
; -2.591 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.582      ; 5.915      ;
; -2.591 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|10 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.582      ; 5.915      ;
; -2.558 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.582      ; 6.382      ;
; -2.558 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|10 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.582      ; 6.382      ;
; -2.541 ; FPGA_BOARD_RESET-                        ; inst170[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.864      ; 4.047      ;
; -2.535 ; FPGA_BOARD_RESET-                        ; inst170[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.865      ; 4.049      ;
; -2.533 ; FPGA_BOARD_RESET-                        ; inst170[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.864      ; 4.047      ;
; -2.532 ; FPGA_BOARD_RESET-                        ; inst170[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.864      ; 4.047      ;
; -2.425 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.582      ; 5.499      ;
; -2.425 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|10 ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.582      ; 5.499      ;
; -2.376 ; FPGA_BOARD_RESET-                        ; 7474:inst235|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.582      ; 5.950      ;
; -2.376 ; FPGA_BOARD_RESET-                        ; 7474:inst235|10 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.582      ; 5.950      ;
; -2.365 ; FPGA_BOARD_RESET-                        ; 7474:inst235|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.582      ; 5.439      ;
; -2.365 ; FPGA_BOARD_RESET-                        ; 7474:inst235|10 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.582      ; 5.439      ;
; -2.320 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.329      ; 4.906      ;
; -2.291 ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.739      ; 4.289      ;
; -2.183 ; spi_16bit_master:inst74|busy             ; inst387         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.217      ; 3.902      ;
; -2.179 ; spi_16bit_master:inst74|busy             ; inst377         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.277      ; 3.958      ;
; -2.058 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.582      ; 5.632      ;
; -2.058 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|10 ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.582      ; 5.632      ;
; -2.037 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst117|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 4.885      ; 7.414      ;
; -1.977 ; FPGA_BOARD_RESET-                        ; 7474:inst117|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 4.885      ; 7.354      ;
; -1.958 ; FPGA_BOARD_RESET-                        ; 7474:inst117|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.885      ; 7.835      ;
; -1.915 ; FPGA_BOARD_RESET-                        ; inst170[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.865      ; 3.739      ;
; -1.910 ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.741      ; 4.300      ;
; -1.908 ; FPGA_BOARD_RESET-                        ; inst440         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.743      ; 4.299      ;
; -1.904 ; FPGA_BOARD_RESET-                        ; inst444         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.745      ; 4.298      ;
; -1.900 ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.747      ; 4.297      ;
; -1.834 ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.792      ; 4.277      ;
; -1.832 ; FPGA_BOARD_RESET-                        ; inst532         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.793      ; 4.274      ;
; -1.808 ; FPGA_BOARD_RESET-                        ; inst170[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.866      ; 3.631      ;
; -1.748 ; FPGA_BOARD_RESET-                        ; inst158[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.005      ; 3.726      ;
; -1.727 ; FPGA_BOARD_RESET-                        ; inst170[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.866      ; 3.743      ;
; -1.725 ; FPGA_BOARD_RESET-                        ; inst544         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.794      ; 4.259      ;
; -1.718 ; FPGA_BOARD_RESET-                        ; inst170[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.866      ; 3.742      ;
; -1.717 ; FPGA_BOARD_RESET-                        ; inst158[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.964      ; 3.740      ;
; -1.676 ; FPGA_BOARD_RESET-                        ; inst443         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.744      ; 4.068      ;
; -1.673 ; FPGA_BOARD_RESET-                        ; inst445         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.746      ; 4.067      ;
; -1.640 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst117|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.885      ; 7.517      ;
; -1.622 ; FPGA_BOARD_RESET-                        ; inst387         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.903      ; 6.017      ;
; -1.622 ; FPGA_BOARD_RESET-                        ; inst170[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.864      ; 3.628      ;
; -1.622 ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.739      ; 4.120      ;
; -1.618 ; FPGA_BOARD_RESET-                        ; inst377         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.963      ; 6.073      ;
; -1.616 ; FPGA_BOARD_RESET-                        ; inst170[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.865      ; 3.630      ;
; -1.614 ; FPGA_BOARD_RESET-                        ; inst170[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.864      ; 3.628      ;
; -1.613 ; FPGA_BOARD_RESET-                        ; inst170[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.864      ; 3.628      ;
; -1.606 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst117|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.885      ; 7.733      ;
; -1.571 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.092      ; 3.665      ;
; -1.571 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.092      ; 3.665      ;
; -1.538 ; FPGA_BOARD_RESET-                        ; inst439         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.738      ; 3.899      ;
; -1.500 ; FPGA_BOARD_RESET-                        ; inst531         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.351      ; 4.473      ;
; -1.454 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.329      ; 4.540      ;
; -1.438 ; FPGA_BOARD_RESET-                        ; inst158[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.002      ; 3.729      ;
; -1.395 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.092      ; 3.489      ;
; -1.395 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.092      ; 3.489      ;
; -1.386 ; FPGA_BOARD_RESET-                        ; inst541         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.792      ; 3.895      ;
; -1.361 ; FPGA_BOARD_RESET-                        ; inst533         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.793      ; 3.894      ;
; -1.358 ; FPGA_BOARD_RESET-                        ; inst539         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.794      ; 3.893      ;
; -1.298 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst117|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 4.885      ; 6.925      ;
; -1.277 ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.792      ; 4.220      ;
; -1.276 ; FPGA_BOARD_RESET-                        ; inst158[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.963      ; 3.741      ;
; -1.275 ; FPGA_BOARD_RESET-                        ; inst532         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.793      ; 4.217      ;
; -1.273 ; FPGA_BOARD_RESET-                        ; inst158[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.967      ; 3.737      ;
; -1.257 ; FPGA_BOARD_RESET-                        ; inst158[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.964      ; 3.722      ;
; -1.227 ; FPGA_BOARD_RESET-                        ; inst158[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.001      ; 3.730      ;
; -1.205 ; FPGA_BOARD_RESET-                        ; inst544         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.794      ; 4.239      ;
; -1.203 ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.741      ; 4.093      ;
; -1.202 ; FPGA_BOARD_RESET-                        ; inst440         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.743      ; 4.093      ;
; -1.197 ; FPGA_BOARD_RESET-                        ; inst444         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.745      ; 4.091      ;
; -1.193 ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.747      ; 4.090      ;
; -1.165 ; FPGA_BOARD_RESET-                        ; 74273:inst76|15 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.874      ; 7.031      ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_BOARD_RESET-'                                                                                                                       ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node           ; Launch Clock                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; -3.427 ; Microcomputer:inst|T80s:cpu1|RD_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.438      ; 5.857      ;
; -3.224 ; Microcomputer:inst|T80s:cpu1|WR_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.438      ; 5.654      ;
; -2.891 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.961      ; 5.844      ;
; -2.818 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.913      ; 5.723      ;
; -2.817 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.961      ; 5.770      ;
; -2.794 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.961      ; 5.747      ;
; -2.682 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.913      ; 5.587      ;
; -2.673 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.913      ; 5.578      ;
; -2.455 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.913      ; 5.360      ;
; -2.289 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.961      ; 5.242      ;
; -0.965 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 1.000        ; 3.403      ; 5.600      ;
; -0.796 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 0.500        ; 3.403      ; 4.931      ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.972 ; spi_16bit_master:inst74|busy ; inst379                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.072     ; 3.902      ;
; -2.972 ; spi_16bit_master:inst74|busy ; inst389                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.072     ; 3.902      ;
; -2.566 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.559      ; 5.617      ;
; -2.566 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.559      ; 5.617      ;
; -2.466 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.559      ; 6.017      ;
; -2.466 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.559      ; 6.017      ;
; -1.125 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.559      ; 4.176      ;
; -1.084 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.559      ; 4.135      ;
; -1.084 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.559      ; 4.135      ;
; -0.934 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.552      ; 3.978      ;
; -0.882 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.556      ; 3.930      ;
; -0.882 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.556      ; 3.930      ;
; -0.882 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.556      ; 3.930      ;
; -0.882 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.556      ; 3.930      ;
; -0.882 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.556      ; 3.930      ;
; -0.882 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.556      ; 3.930      ;
; -0.882 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.556      ; 3.930      ;
; -0.858 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.560      ; 3.910      ;
; -0.197 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.559      ; 3.748      ;
; -0.140 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.559      ; 3.691      ;
; -0.140 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.559      ; 3.691      ;
; -0.100 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.552      ; 3.644      ;
; -0.075 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.556      ; 3.623      ;
; -0.075 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.556      ; 3.623      ;
; -0.075 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.556      ; 3.623      ;
; -0.075 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.556      ; 3.623      ;
; -0.075 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.556      ; 3.623      ;
; -0.075 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.556      ; 3.623      ;
; -0.075 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.556      ; 3.623      ;
; -0.037 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.560      ; 3.589      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_S100_SERIAL_PORTS-'                                                                       ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; -2.272 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.476      ; 3.422      ;
; -1.770 ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.469      ; 3.775      ;
; -1.708 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.476      ; 3.358      ;
; -1.698 ; FPGA_BOARD_RESET- ; inst185[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.523      ; 3.606      ;
; -1.672 ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.469      ; 4.177      ;
; -1.636 ; FPGA_BOARD_RESET- ; inst479[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.467      ; 4.234      ;
; -1.631 ; FPGA_BOARD_RESET- ; inst479[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.466      ; 4.234      ;
; -1.631 ; FPGA_BOARD_RESET- ; inst479[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.467      ; 3.729      ;
; -1.629 ; FPGA_BOARD_RESET- ; inst479[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.469      ; 4.233      ;
; -1.627 ; FPGA_BOARD_RESET- ; inst479[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.466      ; 3.730      ;
; -1.626 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.520      ; 3.601      ;
; -1.625 ; FPGA_BOARD_RESET- ; inst479[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.470      ; 4.232      ;
; -1.625 ; FPGA_BOARD_RESET- ; inst479[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.469      ; 3.729      ;
; -1.622 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.522      ; 3.604      ;
; -1.621 ; FPGA_BOARD_RESET- ; inst479[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.470      ; 3.728      ;
; -1.618 ; FPGA_BOARD_RESET- ; inst185[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.522      ; 3.605      ;
; -1.614 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.470      ; 3.741      ;
; -1.574 ; FPGA_BOARD_RESET- ; inst185[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.520      ; 3.636      ;
; -1.558 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.470      ; 4.185      ;
; -1.547 ; FPGA_BOARD_RESET- ; inst479[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.529      ; 3.688      ;
; -1.521 ; FPGA_BOARD_RESET- ; inst479[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.529      ; 4.162      ;
; -1.434 ; FPGA_BOARD_RESET- ; inst185[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.522      ; 3.604      ;
; -1.434 ; FPGA_BOARD_RESET- ; inst185[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.520      ; 3.602      ;
; -1.432 ; FPGA_BOARD_RESET- ; inst185[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.520      ; 3.601      ;
; -1.309 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.329      ; 4.113      ;
; -1.307 ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.331      ; 4.115      ;
; -1.271 ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.328      ; 4.139      ;
; -1.235 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.335      ; 4.032      ;
; -1.235 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.336      ; 4.033      ;
; -1.230 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.335      ; 4.033      ;
; -1.227 ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.336      ; 4.032      ;
; -1.216 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.336      ; 4.032      ;
; -1.205 ; FPGA_BOARD_RESET- ; inst317[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.075      ; 3.908      ;
; -1.201 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.077      ; 3.908      ;
; -1.194 ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.326      ; 4.016      ;
; -1.192 ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.325      ; 4.015      ;
; -1.166 ; FPGA_BOARD_RESET- ; inst185[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.523      ; 3.574      ;
; -1.164 ; FPGA_BOARD_RESET- ; inst317[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.643      ; 4.552      ;
; -1.147 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.079      ; 3.874      ;
; -1.124 ; FPGA_BOARD_RESET- ; inst183[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.676      ; 3.422      ;
; -1.123 ; FPGA_BOARD_RESET- ; inst183[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.676      ; 3.422      ;
; -1.116 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.080      ; 3.847      ;
; -1.115 ; FPGA_BOARD_RESET- ; inst183[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.621      ; 3.232      ;
; -1.115 ; FPGA_BOARD_RESET- ; inst183[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.621      ; 3.232      ;
; -1.112 ; FPGA_BOARD_RESET- ; inst183[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.619      ; 3.231      ;
; -1.112 ; FPGA_BOARD_RESET- ; inst183[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.622      ; 3.233      ;
; -1.109 ; FPGA_BOARD_RESET- ; inst183[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.623      ; 3.234      ;
; -1.095 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.520      ; 3.570      ;
; -1.092 ; FPGA_BOARD_RESET- ; inst317[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.077      ; 3.909      ;
; -1.091 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.522      ; 3.573      ;
; -1.086 ; FPGA_BOARD_RESET- ; inst185[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.522      ; 3.573      ;
; -1.066 ; FPGA_BOARD_RESET- ; inst508    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.486      ; 3.174      ;
; -1.065 ; FPGA_BOARD_RESET- ; inst509    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.489      ; 3.171      ;
; -1.061 ; FPGA_BOARD_RESET- ; inst513    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.489      ; 3.171      ;
; -1.060 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.078      ; 3.877      ;
; -1.060 ; FPGA_BOARD_RESET- ; inst507    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.490      ; 3.169      ;
; -1.055 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.076      ; 3.879      ;
; -1.055 ; FPGA_BOARD_RESET- ; inst479[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.723      ; 3.514      ;
; -1.048 ; FPGA_BOARD_RESET- ; inst314[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.128      ; 3.912      ;
; -1.044 ; FPGA_BOARD_RESET- ; inst314[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.135      ; 3.925      ;
; -1.043 ; FPGA_BOARD_RESET- ; inst314[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.132      ; 3.910      ;
; -1.002 ; FPGA_BOARD_RESET- ; inst183[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.066      ; 3.685      ;
; -1.001 ; FPGA_BOARD_RESET- ; inst185[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.520      ; 3.563      ;
; -0.986 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.332      ; 4.066      ;
; -0.985 ; FPGA_BOARD_RESET- ; inst218    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.713      ; 3.334      ;
; -0.968 ; FPGA_BOARD_RESET- ; inst223[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.453      ; 4.157      ;
; -0.966 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.329      ; 4.270      ;
; -0.963 ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.331      ; 4.271      ;
; -0.941 ; FPGA_BOARD_RESET- ; inst223[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.632      ; 4.205      ;
; -0.928 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.335      ; 3.756      ;
; -0.925 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.336      ; 4.223      ;
; -0.924 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.335      ; 4.221      ;
; -0.917 ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.328      ; 4.285      ;
; -0.912 ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.456      ; 3.990      ;
; -0.911 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.335      ; 4.214      ;
; -0.909 ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.336      ; 4.214      ;
; -0.902 ; FPGA_BOARD_RESET- ; inst185[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.522      ; 3.572      ;
; -0.902 ; FPGA_BOARD_RESET- ; inst185[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.520      ; 3.570      ;
; -0.901 ; FPGA_BOARD_RESET- ; inst185[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.520      ; 3.570      ;
; -0.898 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.336      ; 4.214      ;
; -0.897 ; FPGA_BOARD_RESET- ; inst317[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.075      ; 4.100      ;
; -0.894 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.077      ; 4.101      ;
; -0.882 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.157      ; 3.508      ;
; -0.844 ; FPGA_BOARD_RESET- ; inst328    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.295      ; 3.885      ;
; -0.844 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.593      ; 3.937      ;
; -0.844 ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.593      ; 3.937      ;
; -0.843 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.593      ; 3.937      ;
; -0.842 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.079      ; 4.069      ;
; -0.840 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.556      ; 3.857      ;
; -0.830 ; FPGA_BOARD_RESET- ; inst212    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.045      ; 3.528      ;
; -0.829 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.676      ; 2.988      ;
; -0.816 ; FPGA_BOARD_RESET- ; inst211    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.063      ; 3.528      ;
; -0.806 ; FPGA_BOARD_RESET- ; inst486    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.051      ; 3.508      ;
; -0.801 ; FPGA_BOARD_RESET- ; inst270    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.951      ; 4.492      ;
; -0.795 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.693      ; 4.137      ;
; -0.788 ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.326      ; 4.110      ;
; -0.787 ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.325      ; 4.110      ;
; -0.774 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.080      ; 4.005      ;
; -0.765 ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.445      ; 3.949      ;
; -0.749 ; FPGA_BOARD_RESET- ; inst223[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.588      ; 4.094      ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_UART_8255_SELECT-'                                                                       ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; -1.940 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.364      ; 3.159      ;
; -1.705 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.360      ; 3.162      ;
; -1.593 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.373      ; 3.160      ;
; -1.446 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.364      ; 3.165      ;
; -1.351 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.361      ; 3.162      ;
; -1.341 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.374      ; 3.160      ;
; -1.335 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.361      ; 3.161      ;
; -1.211 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.360      ; 3.168      ;
; -1.151 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.362      ; 3.161      ;
; -1.145 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.364      ; 3.158      ;
; -1.139 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.372      ; 3.159      ;
; -1.138 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.375      ; 3.161      ;
; -1.137 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.371      ; 3.158      ;
; -1.103 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.770      ; 3.404      ;
; -1.099 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.373      ; 3.166      ;
; -1.043 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.781      ; 3.293      ;
; -0.961 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.934      ; 3.266      ;
; -0.961 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.881      ; 3.298      ;
; -0.951 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.767      ; 3.375      ;
; -0.949 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.771      ; 3.380      ;
; -0.949 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.772      ; 3.381      ;
; -0.948 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.766      ; 3.373      ;
; -0.947 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.765      ; 3.372      ;
; -0.925 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.281      ; 3.676      ;
; -0.869 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.087      ; 3.613      ;
; -0.868 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.088      ; 3.613      ;
; -0.857 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.361      ; 3.168      ;
; -0.850 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.281      ; 3.592      ;
; -0.847 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.374      ; 3.166      ;
; -0.841 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.361      ; 3.167      ;
; -0.816 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.624      ; 2.940      ;
; -0.811 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.229      ; 3.691      ;
; -0.806 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.233      ; 3.689      ;
; -0.804 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.234      ; 3.689      ;
; -0.803 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.993      ; 3.531      ;
; -0.787 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.548      ; 3.983      ;
; -0.761 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.081      ; 3.501      ;
; -0.759 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.082      ; 3.500      ;
; -0.758 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.083      ; 3.499      ;
; -0.745 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.089      ; 3.493      ;
; -0.742 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.073      ; 3.551      ;
; -0.709 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.933      ; 3.268      ;
; -0.657 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.362      ; 3.167      ;
; -0.651 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.364      ; 3.164      ;
; -0.650 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.935      ; 3.331      ;
; -0.645 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.372      ; 3.165      ;
; -0.644 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.375      ; 3.167      ;
; -0.643 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.371      ; 3.164      ;
; -0.638 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.279      ; 3.409      ;
; -0.635 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.419      ; 3.703      ;
; -0.610 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.770      ; 3.411      ;
; -0.547 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.881      ; 3.384      ;
; -0.539 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.781      ; 3.289      ;
; -0.497 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.548      ; 4.193      ;
; -0.495 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.767      ; 3.419      ;
; -0.493 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.771      ; 3.424      ;
; -0.493 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.772      ; 3.425      ;
; -0.493 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.766      ; 3.418      ;
; -0.492 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.765      ; 3.417      ;
; -0.489 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.281      ; 3.740      ;
; -0.467 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.087      ; 3.711      ;
; -0.466 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.088      ; 3.711      ;
; -0.452 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.934      ; 3.257      ;
; -0.440 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.281      ; 3.682      ;
; -0.396 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.229      ; 3.776      ;
; -0.394 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.993      ; 3.622      ;
; -0.391 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.233      ; 3.774      ;
; -0.389 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.234      ; 3.774      ;
; -0.387 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.624      ; 3.011      ;
; -0.365 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.081      ; 3.605      ;
; -0.363 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.082      ; 3.604      ;
; -0.362 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.083      ; 3.603      ;
; -0.350 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.089      ; 3.598      ;
; -0.348 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.279      ; 3.619      ;
; -0.272 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.419      ; 3.840      ;
; -0.257 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.073      ; 3.566      ;
; -0.200 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.933      ; 3.259      ;
; -0.173 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.935      ; 3.354      ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ps2_keyboard_to_ascii:inst37|ascii_new'                                                                        ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node ; Launch Clock        ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; -1.610 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.500        ; 1.989      ; 4.101      ;
; -1.355 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.500        ; 1.989      ; 3.846      ;
; -1.080 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 1.000        ; 1.989      ; 4.071      ;
; -0.887 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 1.000        ; 1.989      ; 3.878      ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_50'                                                                                            ;
+--------+------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node         ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; -1.581 ; FPGA_BOARD_RESET-            ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.325      ; 4.398      ;
; -1.581 ; FPGA_BOARD_RESET-            ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.325      ; 4.398      ;
; -1.581 ; FPGA_BOARD_RESET-            ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.325      ; 4.398      ;
; -1.581 ; FPGA_BOARD_RESET-            ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.325      ; 4.398      ;
; -1.581 ; FPGA_BOARD_RESET-            ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.325      ; 4.398      ;
; -1.581 ; FPGA_BOARD_RESET-            ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.325      ; 4.398      ;
; -1.581 ; FPGA_BOARD_RESET-            ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.325      ; 4.398      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.342      ; 4.370      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.342      ; 4.370      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.342      ; 4.370      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.342      ; 4.370      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.342      ; 4.370      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.342      ; 4.370      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.342      ; 4.370      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.349      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.349      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.349      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.349      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.349      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.349      ;
; -1.536 ; FPGA_BOARD_RESET-            ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.349      ;
; -1.516 ; FPGA_BOARD_RESET-            ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.344      ; 4.352      ;
; -1.516 ; FPGA_BOARD_RESET-            ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.344      ; 4.352      ;
; -1.465 ; FPGA_BOARD_RESET-            ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.312      ; 4.269      ;
; -1.465 ; FPGA_BOARD_RESET-            ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.312      ; 4.269      ;
; -1.465 ; FPGA_BOARD_RESET-            ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.312      ; 4.269      ;
; -1.465 ; FPGA_BOARD_RESET-            ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.312      ; 4.269      ;
; -1.465 ; FPGA_BOARD_RESET-            ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.312      ; 4.269      ;
; -1.465 ; FPGA_BOARD_RESET-            ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.312      ; 4.269      ;
; -1.465 ; FPGA_BOARD_RESET-            ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.312      ; 4.269      ;
; -1.438 ; FPGA_BOARD_RESET-            ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.345      ; 4.275      ;
; -1.438 ; FPGA_BOARD_RESET-            ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.345      ; 4.275      ;
; -1.438 ; FPGA_BOARD_RESET-            ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.345      ; 4.275      ;
; -1.438 ; FPGA_BOARD_RESET-            ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.345      ; 4.275      ;
; -1.438 ; FPGA_BOARD_RESET-            ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.345      ; 4.275      ;
; -1.438 ; FPGA_BOARD_RESET-            ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.345      ; 4.275      ;
; -1.438 ; FPGA_BOARD_RESET-            ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.345      ; 4.275      ;
; -1.414 ; FPGA_BOARD_RESET-            ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.346      ; 4.252      ;
; -1.414 ; FPGA_BOARD_RESET-            ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.346      ; 4.252      ;
; -1.414 ; FPGA_BOARD_RESET-            ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.346      ; 4.252      ;
; -1.414 ; FPGA_BOARD_RESET-            ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.346      ; 4.252      ;
; -1.414 ; FPGA_BOARD_RESET-            ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.346      ; 4.252      ;
; -1.414 ; FPGA_BOARD_RESET-            ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.346      ; 4.252      ;
; -1.414 ; FPGA_BOARD_RESET-            ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.346      ; 4.252      ;
; -1.236 ; FPGA_BOARD_RESET-            ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.549      ;
; -1.236 ; FPGA_BOARD_RESET-            ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.549      ;
; -1.236 ; FPGA_BOARD_RESET-            ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.549      ;
; -1.236 ; FPGA_BOARD_RESET-            ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.549      ;
; -1.236 ; FPGA_BOARD_RESET-            ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.549      ;
; -1.236 ; FPGA_BOARD_RESET-            ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.549      ;
; -1.236 ; FPGA_BOARD_RESET-            ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.549      ;
; -1.218 ; FPGA_BOARD_RESET-            ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.325      ; 4.535      ;
; -1.218 ; FPGA_BOARD_RESET-            ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.325      ; 4.535      ;
; -1.218 ; FPGA_BOARD_RESET-            ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.325      ; 4.535      ;
; -1.218 ; FPGA_BOARD_RESET-            ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.325      ; 4.535      ;
; -1.218 ; FPGA_BOARD_RESET-            ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.325      ; 4.535      ;
; -1.218 ; FPGA_BOARD_RESET-            ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.325      ; 4.535      ;
; -1.218 ; FPGA_BOARD_RESET-            ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.325      ; 4.535      ;
; -1.187 ; FPGA_BOARD_RESET-            ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.342      ; 4.521      ;
; -1.187 ; FPGA_BOARD_RESET-            ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.342      ; 4.521      ;
; -1.187 ; FPGA_BOARD_RESET-            ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.342      ; 4.521      ;
; -1.187 ; FPGA_BOARD_RESET-            ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.342      ; 4.521      ;
; -1.187 ; FPGA_BOARD_RESET-            ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.342      ; 4.521      ;
; -1.187 ; FPGA_BOARD_RESET-            ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.342      ; 4.521      ;
; -1.187 ; FPGA_BOARD_RESET-            ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.342      ; 4.521      ;
; -1.173 ; FPGA_BOARD_RESET-            ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.344      ; 4.509      ;
; -1.173 ; FPGA_BOARD_RESET-            ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.344      ; 4.509      ;
; -1.123 ; FPGA_BOARD_RESET-            ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.346      ; 4.461      ;
; -1.123 ; FPGA_BOARD_RESET-            ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.346      ; 4.461      ;
; -1.123 ; FPGA_BOARD_RESET-            ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.346      ; 4.461      ;
; -1.123 ; FPGA_BOARD_RESET-            ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.346      ; 4.461      ;
; -1.123 ; FPGA_BOARD_RESET-            ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.346      ; 4.461      ;
; -1.123 ; FPGA_BOARD_RESET-            ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.346      ; 4.461      ;
; -1.123 ; FPGA_BOARD_RESET-            ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.346      ; 4.461      ;
; -1.085 ; FPGA_BOARD_RESET-            ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.345      ; 4.422      ;
; -1.085 ; FPGA_BOARD_RESET-            ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.345      ; 4.422      ;
; -1.085 ; FPGA_BOARD_RESET-            ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.345      ; 4.422      ;
; -1.085 ; FPGA_BOARD_RESET-            ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.345      ; 4.422      ;
; -1.085 ; FPGA_BOARD_RESET-            ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.345      ; 4.422      ;
; -1.085 ; FPGA_BOARD_RESET-            ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.345      ; 4.422      ;
; -1.085 ; FPGA_BOARD_RESET-            ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.345      ; 4.422      ;
; -1.084 ; FPGA_BOARD_RESET-            ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.312      ; 4.388      ;
; -1.084 ; FPGA_BOARD_RESET-            ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.312      ; 4.388      ;
; -1.084 ; FPGA_BOARD_RESET-            ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.312      ; 4.388      ;
; -1.084 ; FPGA_BOARD_RESET-            ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.312      ; 4.388      ;
; -1.084 ; FPGA_BOARD_RESET-            ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.312      ; 4.388      ;
; -1.084 ; FPGA_BOARD_RESET-            ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.312      ; 4.388      ;
; -1.084 ; FPGA_BOARD_RESET-            ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.312      ; 4.388      ;
; 15.718 ; uart:inst13|tx_state.TX_IDLE ; 74164:inst129|4 ; CLK_50            ; CLK_50      ; 20.000       ; -0.074     ; 4.210      ;
; 15.718 ; uart:inst13|tx_state.TX_IDLE ; 74164:inst129|3 ; CLK_50            ; CLK_50      ; 20.000       ; -0.074     ; 4.210      ;
; 16.182 ; uart:325|my_recv_state       ; 74164:inst43|9  ; CLK_50            ; CLK_50      ; 20.000       ; -0.536     ; 3.284      ;
; 16.182 ; uart:325|my_recv_state       ; 74164:inst43|8  ; CLK_50            ; CLK_50      ; 20.000       ; -0.536     ; 3.284      ;
; 16.182 ; uart:325|my_recv_state       ; 74164:inst43|7  ; CLK_50            ; CLK_50      ; 20.000       ; -0.536     ; 3.284      ;
; 16.182 ; uart:325|my_recv_state       ; 74164:inst43|6  ; CLK_50            ; CLK_50      ; 20.000       ; -0.536     ; 3.284      ;
; 16.182 ; uart:325|my_recv_state       ; 74164:inst43|5  ; CLK_50            ; CLK_50      ; 20.000       ; -0.536     ; 3.284      ;
; 16.182 ; uart:325|my_recv_state       ; 74164:inst43|4  ; CLK_50            ; CLK_50      ; 20.000       ; -0.536     ; 3.284      ;
; 16.182 ; uart:325|my_recv_state       ; 74164:inst43|3  ; CLK_50            ; CLK_50      ; 20.000       ; -0.536     ; 3.284      ;
; 16.189 ; uart:inst14|tx_state.TX_IDLE ; 74164:inst47|3  ; CLK_50            ; CLK_50      ; 20.000       ; -0.061     ; 3.752      ;
; 16.189 ; uart:inst14|tx_state.TX_IDLE ; 74164:inst47|4  ; CLK_50            ; CLK_50      ; 20.000       ; -0.061     ; 3.752      ;
; 16.189 ; uart:inst14|tx_state.TX_IDLE ; 74164:inst47|5  ; CLK_50            ; CLK_50      ; 20.000       ; -0.061     ; 3.752      ;
+--------+------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_SPI_I2C_PORTS-'                                                                       ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; -1.058 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.303      ; 3.286      ;
; -0.745 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.305      ; 3.285      ;
; -0.708 ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 2.995      ; 3.330      ;
; -0.697 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.303      ; 3.425      ;
; -0.662 ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.193      ; 3.503      ;
; -0.545 ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.296      ; 3.288      ;
; -0.539 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.302      ; 3.286      ;
; -0.535 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.304      ; 3.285      ;
; -0.530 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.307      ; 3.284      ;
; -0.384 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.305      ; 3.424      ;
; -0.310 ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 2.995      ; 3.432      ;
; -0.202 ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.193      ; 3.543      ;
; -0.184 ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.296      ; 3.427      ;
; -0.178 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.302      ; 3.425      ;
; -0.174 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.304      ; 3.424      ;
; -0.170 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.307      ; 3.424      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                              ;
+--------+------------------------------------------+-----------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; -2.758 ; FPGA_BOARD_RESET-                        ; inst232         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.096      ; 4.368      ;
; -1.928 ; FPGA_BOARD_RESET-                        ; inst232         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.096      ; 4.698      ;
; -1.443 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.716      ; 4.303      ;
; -1.184 ; FPGA_BOARD_RESET-                        ; inst194         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.295      ; 4.141      ;
; -1.154 ; FPGA_BOARD_RESET-                        ; inst408         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.047      ; 3.923      ;
; -1.153 ; FPGA_BOARD_RESET-                        ; inst195         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.008      ; 3.885      ;
; -1.086 ; FPGA_BOARD_RESET-                        ; inst236         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.233      ; 6.177      ;
; -1.063 ; FPGA_BOARD_RESET-                        ; inst196         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.668      ; 3.635      ;
; -0.983 ; FPGA_BOARD_RESET-                        ; inst407         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.051      ; 4.098      ;
; -0.981 ; FPGA_BOARD_RESET-                        ; inst406         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.050      ; 4.099      ;
; -0.981 ; FPGA_BOARD_RESET-                        ; inst411         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.050      ; 4.099      ;
; -0.979 ; FPGA_BOARD_RESET-                        ; inst413         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.049      ; 4.100      ;
; -0.971 ; FPGA_BOARD_RESET-                        ; inst414         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.045      ; 4.104      ;
; -0.969 ; FPGA_BOARD_RESET-                        ; inst410         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.044      ; 4.105      ;
; -0.925 ; FPGA_BOARD_RESET-                        ; inst542         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.332      ; 4.437      ;
; -0.858 ; FPGA_BOARD_RESET-                        ; inst225         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.122      ; 6.294      ;
; -0.826 ; FPGA_BOARD_RESET-                        ; inst409         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.695      ; 3.899      ;
; -0.814 ; FPGA_BOARD_RESET-                        ; inst201         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.668      ; 3.884      ;
; -0.788 ; FPGA_BOARD_RESET-                        ; inst377         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.989      ; 5.426      ;
; -0.784 ; FPGA_BOARD_RESET-                        ; inst439         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.382      ; 3.628      ;
; -0.747 ; FPGA_BOARD_RESET-                        ; inst387         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.909      ; 5.387      ;
; -0.738 ; FPGA_BOARD_RESET-                        ; inst242         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.119      ; 6.411      ;
; -0.716 ; FPGA_BOARD_RESET-                        ; inst245         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.121      ; 6.435      ;
; -0.702 ; FPGA_BOARD_RESET-                        ; inst445         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.390      ; 3.718      ;
; -0.701 ; FPGA_BOARD_RESET-                        ; inst443         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.389      ; 3.718      ;
; -0.676 ; FPGA_BOARD_RESET-                        ; inst226         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.101      ; 6.455      ;
; -0.668 ; FPGA_BOARD_RESET-                        ; inst244         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.109      ; 6.471      ;
; -0.592 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.716      ; 4.654      ;
; -0.589 ; FPGA_BOARD_RESET-                        ; inst240         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.101      ; 6.542      ;
; -0.564 ; FPGA_BOARD_RESET-                        ; inst194         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.295      ; 4.261      ;
; -0.531 ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.383      ; 3.882      ;
; -0.527 ; FPGA_BOARD_RESET-                        ; inst158[6]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.929      ; 3.432      ;
; -0.517 ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.391      ; 3.904      ;
; -0.514 ; FPGA_BOARD_RESET-                        ; inst444         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.389      ; 3.905      ;
; -0.510 ; FPGA_BOARD_RESET-                        ; inst440         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.387      ; 3.907      ;
; -0.508 ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.386      ; 3.908      ;
; -0.491 ; FPGA_BOARD_RESET-                        ; inst195         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.008      ; 4.047      ;
; -0.482 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.850      ; 3.398      ;
; -0.474 ; FPGA_BOARD_RESET-                        ; inst158[2]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.925      ; 3.481      ;
; -0.471 ; FPGA_BOARD_RESET-                        ; inst158[4]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.924      ; 3.483      ;
; -0.464 ; FPGA_BOARD_RESET-                        ; inst158[7]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.818      ; 3.384      ;
; -0.427 ; FPGA_BOARD_RESET-                        ; inst158[5]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.889      ; 3.492      ;
; -0.421 ; FPGA_BOARD_RESET-                        ; inst158[3]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.886      ; 3.495      ;
; -0.418 ; FPGA_BOARD_RESET-                        ; inst158[0]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.884      ; 3.496      ;
; -0.412 ; FPGA_BOARD_RESET-                        ; inst430         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.097      ; 3.715      ;
; -0.408 ; FPGA_BOARD_RESET-                        ; inst408         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.047      ; 4.169      ;
; -0.404 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.772      ; 3.398      ;
; -0.386 ; FPGA_BOARD_RESET-                        ; inst433         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.097      ; 3.741      ;
; -0.383 ; FPGA_BOARD_RESET-                        ; inst432         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.094      ; 3.741      ;
; -0.383 ; FPGA_BOARD_RESET-                        ; inst429         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.094      ; 3.741      ;
; -0.340 ; FPGA_BOARD_RESET-                        ; inst196         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.668      ; 3.858      ;
; -0.317 ; FPGA_BOARD_RESET-                        ; inst431         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.096      ; 3.809      ;
; -0.307 ; FPGA_BOARD_RESET-                        ; inst426         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.086      ; 3.809      ;
; -0.307 ; FPGA_BOARD_RESET-                        ; inst158[1]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.886      ; 3.609      ;
; -0.285 ; FPGA_BOARD_RESET-                        ; inst427         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.096      ; 3.841      ;
; -0.284 ; FPGA_BOARD_RESET-                        ; inst428         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.093      ; 3.839      ;
; -0.270 ; FPGA_BOARD_RESET-                        ; inst531         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.495      ; 4.255      ;
; -0.246 ; FPGA_BOARD_RESET-                        ; inst407         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.051      ; 4.335      ;
; -0.245 ; FPGA_BOARD_RESET-                        ; inst539         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.916      ; 3.701      ;
; -0.244 ; FPGA_BOARD_RESET-                        ; inst411         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.050      ; 4.336      ;
; -0.243 ; FPGA_BOARD_RESET-                        ; inst406         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.050      ; 4.337      ;
; -0.242 ; FPGA_BOARD_RESET-                        ; inst413         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.049      ; 4.337      ;
; -0.242 ; FPGA_BOARD_RESET-                        ; inst533         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.914      ; 3.702      ;
; -0.242 ; FPGA_BOARD_RESET-                        ; inst541         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.914      ; 3.702      ;
; -0.234 ; FPGA_BOARD_RESET-                        ; inst414         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.045      ; 4.341      ;
; -0.233 ; FPGA_BOARD_RESET-                        ; inst410         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.044      ; 4.341      ;
; -0.153 ; FPGA_BOARD_RESET-                        ; inst409         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.695      ; 4.072      ;
; -0.151 ; FPGA_BOARD_RESET-                        ; inst439         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.382      ; 3.761      ;
; -0.101 ; FPGA_BOARD_RESET-                        ; inst201         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.668      ; 4.097      ;
; -0.065 ; FPGA_BOARD_RESET-                        ; inst542         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.332      ; 4.797      ;
; -0.060 ; FPGA_BOARD_RESET-                        ; inst445         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.390      ; 3.860      ;
; -0.059 ; FPGA_BOARD_RESET-                        ; inst443         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.389      ; 3.860      ;
; 0.008  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.006      ; 3.229      ;
; 0.008  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.006      ; 3.229      ;
; 0.045  ; FPGA_BOARD_RESET-                        ; inst158[7]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.818      ; 3.393      ;
; 0.051  ; FPGA_BOARD_RESET-                        ; inst544         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.915      ; 3.996      ;
; 0.057  ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.850      ; 3.437      ;
; 0.083  ; FPGA_BOARD_RESET-                        ; inst532         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.914      ; 4.027      ;
; 0.086  ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.913      ; 4.029      ;
; 0.099  ; FPGA_BOARD_RESET-                        ; inst377         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.989      ; 5.813      ;
; 0.104  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.006      ; 3.325      ;
; 0.104  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.006      ; 3.325      ;
; 0.126  ; FPGA_BOARD_RESET-                        ; inst387         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.909      ; 5.760      ;
; 0.134  ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.772      ; 3.436      ;
; 0.140  ; FPGA_BOARD_RESET-                        ; inst158[6]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.929      ; 3.599      ;
; 0.147  ; FPGA_BOARD_RESET-                        ; inst158[2]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.925      ; 3.602      ;
; 0.149  ; FPGA_BOARD_RESET-                        ; inst158[4]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.924      ; 3.603      ;
; 0.157  ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.391      ; 4.078      ;
; 0.161  ; FPGA_BOARD_RESET-                        ; inst444         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.389      ; 4.080      ;
; 0.164  ; FPGA_BOARD_RESET-                        ; inst440         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.387      ; 4.081      ;
; 0.166  ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.386      ; 4.082      ;
; 0.172  ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.383      ; 4.085      ;
; 0.179  ; FPGA_BOARD_RESET-                        ; inst158[1]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.886      ; 3.595      ;
; 0.191  ; FPGA_BOARD_RESET-                        ; inst158[5]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.889      ; 3.610      ;
; 0.196  ; FPGA_BOARD_RESET-                        ; inst158[3]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.886      ; 3.612      ;
; 0.200  ; FPGA_BOARD_RESET-                        ; inst158[0]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.884      ; 3.614      ;
; 0.234  ; FPGA_BOARD_RESET-                        ; inst433         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.097      ; 3.861      ;
; 0.235  ; FPGA_BOARD_RESET-                        ; inst170[0]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.196      ; 3.461      ;
; 0.235  ; FPGA_BOARD_RESET-                        ; inst170[2]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.196      ; 3.461      ;
; 0.235  ; FPGA_BOARD_RESET-                        ; inst170[3]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.196      ; 3.461      ;
+--------+------------------------------------------+-----------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_SPI_I2C_PORTS-'                                                                        ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; -0.144 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.423      ; 3.309      ;
; -0.141 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.420      ; 3.309      ;
; -0.140 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.419      ; 3.309      ;
; -0.138 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.418      ; 3.310      ;
; -0.137 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.417      ; 3.310      ;
; -0.128 ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.410      ; 3.312      ;
; 0.023  ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.303      ; 3.356      ;
; 0.187  ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.097      ; 3.314      ;
; 0.226  ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.423      ; 3.179      ;
; 0.229  ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.420      ; 3.179      ;
; 0.230  ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.419      ; 3.179      ;
; 0.232  ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.418      ; 3.180      ;
; 0.233  ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.417      ; 3.180      ;
; 0.242  ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.410      ; 3.182      ;
; 0.511  ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.303      ; 3.344      ;
; 0.594  ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.097      ; 3.221      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_S100_SERIAL_PORTS-'                                                                       ;
+-------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node    ; Launch Clock      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; 0.025 ; FPGA_BOARD_RESET- ; inst324    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.883      ; 3.938      ;
; 0.071 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.019      ; 3.120      ;
; 0.100 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.017      ; 3.147      ;
; 0.101 ; FPGA_BOARD_RESET- ; inst481[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.277      ; 3.408      ;
; 0.101 ; FPGA_BOARD_RESET- ; inst474    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.017      ; 3.148      ;
; 0.102 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.276      ; 3.408      ;
; 0.104 ; FPGA_BOARD_RESET- ; inst481[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.275      ; 3.409      ;
; 0.107 ; FPGA_BOARD_RESET- ; inst481[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.273      ; 3.410      ;
; 0.110 ; FPGA_BOARD_RESET- ; inst481[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.271      ; 3.411      ;
; 0.130 ; FPGA_BOARD_RESET- ; inst481[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.269      ; 3.429      ;
; 0.131 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.268      ; 3.429      ;
; 0.132 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.267      ; 3.429      ;
; 0.144 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.682      ; 3.856      ;
; 0.149 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.266      ; 3.445      ;
; 0.153 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.663      ; 3.846      ;
; 0.162 ; FPGA_BOARD_RESET- ; inst269    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.204      ; 4.396      ;
; 0.163 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.045      ; 3.238      ;
; 0.171 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.765      ; 2.966      ;
; 0.204 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.828      ; 4.062      ;
; 0.228 ; FPGA_BOARD_RESET- ; inst275    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.566      ; 3.824      ;
; 0.238 ; FPGA_BOARD_RESET- ; inst211    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.168      ; 3.436      ;
; 0.249 ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.565      ; 3.844      ;
; 0.259 ; FPGA_BOARD_RESET- ; inst486    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.156      ; 3.445      ;
; 0.292 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.822      ; 4.144      ;
; 0.295 ; FPGA_BOARD_RESET- ; inst212    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.150      ; 3.475      ;
; 0.314 ; FPGA_BOARD_RESET- ; inst324    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.883      ; 3.727      ;
; 0.344 ; FPGA_BOARD_RESET- ; inst270    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.093      ; 4.467      ;
; 0.349 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.719      ; 4.098      ;
; 0.349 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.719      ; 4.098      ;
; 0.349 ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.719      ; 4.098      ;
; 0.368 ; FPGA_BOARD_RESET- ; inst183[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.708      ; 3.106      ;
; 0.368 ; FPGA_BOARD_RESET- ; inst183[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.709      ; 3.107      ;
; 0.369 ; FPGA_BOARD_RESET- ; inst183[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.706      ; 3.105      ;
; 0.369 ; FPGA_BOARD_RESET- ; inst183[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.707      ; 3.106      ;
; 0.370 ; FPGA_BOARD_RESET- ; inst183[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.704      ; 3.104      ;
; 0.372 ; FPGA_BOARD_RESET- ; inst223[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.575      ; 3.977      ;
; 0.381 ; FPGA_BOARD_RESET- ; inst223[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.715      ; 4.126      ;
; 0.383 ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.714      ; 4.127      ;
; 0.393 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.451      ; 3.874      ;
; 0.393 ; FPGA_BOARD_RESET- ; inst328    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.407      ; 3.830      ;
; 0.416 ; FPGA_BOARD_RESET- ; inst269    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.204      ; 4.150      ;
; 0.422 ; FPGA_BOARD_RESET- ; inst314[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.244      ; 3.696      ;
; 0.440 ; FPGA_BOARD_RESET- ; inst314[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.241      ; 3.711      ;
; 0.443 ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.577      ; 4.050      ;
; 0.445 ; FPGA_BOARD_RESET- ; inst314[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.237      ; 3.712      ;
; 0.447 ; FPGA_BOARD_RESET- ; inst183[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.765      ; 3.242      ;
; 0.448 ; FPGA_BOARD_RESET- ; inst183[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.764      ; 3.242      ;
; 0.451 ; FPGA_BOARD_RESET- ; inst479[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.814      ; 3.295      ;
; 0.458 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.682      ; 3.670      ;
; 0.484 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.828      ; 3.842      ;
; 0.495 ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.443      ; 3.968      ;
; 0.496 ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.441      ; 3.967      ;
; 0.497 ; FPGA_BOARD_RESET- ; inst218    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.804      ; 3.331      ;
; 0.500 ; FPGA_BOARD_RESET- ; inst507    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.571      ; 3.101      ;
; 0.502 ; FPGA_BOARD_RESET- ; inst509    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.570      ; 3.102      ;
; 0.503 ; FPGA_BOARD_RESET- ; inst513    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.569      ; 3.102      ;
; 0.508 ; FPGA_BOARD_RESET- ; inst508    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.567      ; 3.105      ;
; 0.514 ; FPGA_BOARD_RESET- ; inst183[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.170      ; 3.714      ;
; 0.516 ; FPGA_BOARD_RESET- ; inst223[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.761      ; 4.307      ;
; 0.516 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.019      ; 3.065      ;
; 0.529 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.266      ; 3.325      ;
; 0.534 ; FPGA_BOARD_RESET- ; inst481[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.277      ; 3.341      ;
; 0.535 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.276      ; 3.341      ;
; 0.537 ; FPGA_BOARD_RESET- ; inst481[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.275      ; 3.342      ;
; 0.539 ; FPGA_BOARD_RESET- ; inst481[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.269      ; 3.338      ;
; 0.540 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.268      ; 3.338      ;
; 0.541 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.452      ; 4.023      ;
; 0.541 ; FPGA_BOARD_RESET- ; inst481[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.273      ; 3.344      ;
; 0.541 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.267      ; 3.338      ;
; 0.542 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.452      ; 4.024      ;
; 0.542 ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.452      ; 4.024      ;
; 0.544 ; FPGA_BOARD_RESET- ; inst481[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.271      ; 3.345      ;
; 0.549 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.451      ; 4.030      ;
; 0.549 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.452      ; 4.031      ;
; 0.550 ; FPGA_BOARD_RESET- ; inst275    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.566      ; 3.646      ;
; 0.552 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.448      ; 4.030      ;
; 0.553 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.017      ; 3.100      ;
; 0.554 ; FPGA_BOARD_RESET- ; inst474    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.017      ; 3.101      ;
; 0.556 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.663      ; 3.749      ;
; 0.556 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.719      ; 3.805      ;
; 0.556 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.719      ; 3.805      ;
; 0.556 ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.719      ; 3.805      ;
; 0.571 ; FPGA_BOARD_RESET- ; inst317[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.771      ; 4.372      ;
; 0.575 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.045      ; 3.150      ;
; 0.582 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.186      ; 3.798      ;
; 0.591 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.183      ; 3.804      ;
; 0.596 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.181      ; 3.807      ;
; 0.598 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.822      ; 3.950      ;
; 0.599 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 2.765      ; 2.894      ;
; 0.600 ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.448      ; 4.078      ;
; 0.601 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.446      ; 4.077      ;
; 0.604 ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.444      ; 4.078      ;
; 0.612 ; FPGA_BOARD_RESET- ; inst223[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.715      ; 3.857      ;
; 0.614 ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.714      ; 3.858      ;
; 0.616 ; FPGA_BOARD_RESET- ; inst270    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.093      ; 4.239      ;
; 0.623 ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.565      ; 3.718      ;
; 0.646 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.185      ; 3.861      ;
; 0.650 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.451      ; 3.631      ;
; 0.654 ; FPGA_BOARD_RESET- ; inst317[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.182      ; 3.866      ;
; 0.655 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.557      ; 3.242      ;
+-------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_INTERFACE_PORTS-'                                                                                                                                                                                  ;
+-------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.056 ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.601      ; 4.882      ;
; 0.056 ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.601      ; 4.882      ;
; 0.899 ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.601      ; 5.225      ;
; 0.899 ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.601      ; 5.225      ;
; 1.112 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.605      ; 5.942      ;
; 1.144 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.606      ; 5.975      ;
; 1.178 ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.602      ; 6.005      ;
; 1.188 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.615      ; 6.028      ;
; 1.199 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.496      ; 4.920      ;
; 1.222 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.604      ; 6.051      ;
; 1.222 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.604      ; 6.051      ;
; 1.316 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.861      ; 6.142      ;
; 1.437 ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.861      ; 6.523      ;
; 1.477 ; inst476                                  ; inst457         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.248      ; 4.440      ;
; 1.507 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.466      ; 4.698      ;
; 1.614 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.861      ; 6.940      ;
; 1.719 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.466      ; 4.910      ;
; 1.727 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.877      ; 7.069      ;
; 1.751 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.877      ; 6.823      ;
; 1.774 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.877      ; 6.876      ;
; 1.775 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.877      ; 6.367      ;
; 1.829 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.312      ; 7.366      ;
; 1.848 ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.861      ; 6.434      ;
; 2.113 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.606      ; 6.444      ;
; 2.117 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.312      ; 7.154      ;
; 2.238 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.604      ; 6.567      ;
; 2.238 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.604      ; 6.567      ;
; 2.255 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.450      ; 5.930      ;
; 2.269 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.605      ; 6.599      ;
; 2.278 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.615      ; 6.618      ;
; 2.289 ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.602      ; 6.616      ;
; 2.379 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.450      ; 6.054      ;
; 2.492 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.877      ; 7.094      ;
; 2.528 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.496      ; 6.249      ;
; 2.682 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.450      ; 6.357      ;
; 2.951 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.877      ; 7.793      ;
; 2.990 ; Microcomputer:inst|T80s:cpu1|RD_n        ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.994      ; 6.209      ;
; 3.018 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.450      ; 6.693      ;
; 3.032 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.496      ; 6.753      ;
; 3.185 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.496      ; 6.906      ;
; 3.450 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.466      ; 6.641      ;
; 3.606 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.512      ; 6.843      ;
; 3.763 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.512      ; 7.000      ;
; 3.889 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.010      ; 6.624      ;
; 4.041 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.466      ; 7.232      ;
; 4.055 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.512      ; 7.292      ;
; 4.208 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.512      ; 7.445      ;
+-------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_UART_8255_SELECT-'                                                                       ;
+-------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node    ; Launch Clock      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; 0.070 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.539      ; 3.639      ;
; 0.073 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.393      ; 3.496      ;
; 0.080 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.035      ; 3.145      ;
; 0.084 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.033      ; 3.147      ;
; 0.087 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.395      ; 3.512      ;
; 0.119 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.035      ; 3.184      ;
; 0.143 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.395      ; 3.568      ;
; 0.171 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.711      ; 2.912      ;
; 0.181 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.196      ; 3.407      ;
; 0.181 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.179      ; 3.390      ;
; 0.192 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.190      ; 3.412      ;
; 0.194 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.189      ; 3.413      ;
; 0.196 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.188      ; 3.414      ;
; 0.200 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.346      ; 3.576      ;
; 0.201 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.345      ; 3.576      ;
; 0.206 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.342      ; 3.578      ;
; 0.216 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.980      ; 3.226      ;
; 0.231 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.875      ; 3.136      ;
; 0.276 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.674      ; 3.980      ;
; 0.293 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.195      ; 3.518      ;
; 0.294 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.194      ; 3.518      ;
; 0.316 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.097      ; 3.443      ;
; 0.344 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.859      ; 3.233      ;
; 0.344 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.866      ; 3.240      ;
; 0.344 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.867      ; 3.241      ;
; 0.344 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.860      ; 3.234      ;
; 0.344 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.862      ; 3.236      ;
; 0.346 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.865      ; 3.241      ;
; 0.375 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.393      ; 3.298      ;
; 0.464 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.539      ; 3.533      ;
; 0.491 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.395      ; 3.416      ;
; 0.513 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.452      ; 2.995      ;
; 0.514 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.450      ; 2.994      ;
; 0.514 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.451      ; 2.995      ;
; 0.515 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.449      ; 2.994      ;
; 0.516 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.447      ; 2.993      ;
; 0.522 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.441      ; 2.993      ;
; 0.524 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.440      ; 2.994      ;
; 0.527 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.438      ; 2.995      ;
; 0.528 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.438      ; 2.996      ;
; 0.529 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.437      ; 2.996      ;
; 0.529 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.437      ; 2.996      ;
; 0.559 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.035      ; 3.124      ;
; 0.562 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.395      ; 3.487      ;
; 0.595 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.035      ; 3.160      ;
; 0.599 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.033      ; 3.162      ;
; 0.601 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.674      ; 3.805      ;
; 0.605 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.196      ; 3.331      ;
; 0.607 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.711      ; 2.848      ;
; 0.617 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.190      ; 3.337      ;
; 0.619 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.189      ; 3.338      ;
; 0.621 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.188      ; 3.339      ;
; 0.624 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.980      ; 3.134      ;
; 0.627 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.179      ; 3.336      ;
; 0.643 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.346      ; 3.519      ;
; 0.644 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.345      ; 3.519      ;
; 0.649 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.342      ; 3.521      ;
; 0.691 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.097      ; 3.318      ;
; 0.714 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.875      ; 3.119      ;
; 0.725 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.195      ; 3.450      ;
; 0.726 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.194      ; 3.450      ;
; 0.800 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.865      ; 3.195      ;
; 0.826 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.859      ; 3.215      ;
; 0.826 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.867      ; 3.223      ;
; 0.826 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.860      ; 3.216      ;
; 0.826 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.862      ; 3.218      ;
; 0.827 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.866      ; 3.223      ;
; 1.034 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.452      ; 3.016      ;
; 1.035 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.450      ; 3.015      ;
; 1.035 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.451      ; 3.016      ;
; 1.035 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.449      ; 3.014      ;
; 1.036 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.447      ; 3.013      ;
; 1.042 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.441      ; 3.013      ;
; 1.044 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.440      ; 3.014      ;
; 1.048 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.438      ; 3.016      ;
; 1.048 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.438      ; 3.016      ;
; 1.050 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.437      ; 3.017      ;
; 1.050 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.437      ; 3.017      ;
+-------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.519 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.430      ;
; 0.555 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.462      ;
; 0.555 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.462      ;
; 0.555 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.462      ;
; 0.555 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.462      ;
; 0.555 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.462      ;
; 0.555 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.462      ;
; 0.555 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.682      ; 3.462      ;
; 0.580 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.678      ; 3.483      ;
; 0.617 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.528      ;
; 0.617 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 3.528      ;
; 0.672 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.685      ; 3.582      ;
; 1.313 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.686      ; 3.724      ;
; 1.336 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.682      ; 3.743      ;
; 1.336 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.682      ; 3.743      ;
; 1.336 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.682      ; 3.743      ;
; 1.336 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.682      ; 3.743      ;
; 1.336 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.682      ; 3.743      ;
; 1.336 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.682      ; 3.743      ;
; 1.336 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.682      ; 3.743      ;
; 1.387 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.678      ; 3.790      ;
; 1.530 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.686      ; 3.941      ;
; 1.530 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.686      ; 3.941      ;
; 1.570 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.685      ; 3.980      ;
; 2.849 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 5.760      ;
; 2.849 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 2.686      ; 5.760      ;
; 2.976 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.686      ; 5.387      ;
; 2.976 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 2.686      ; 5.387      ;
; 3.078 ; spi_16bit_master:inst74|busy ; inst379                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.072      ; 3.345      ;
; 3.078 ; spi_16bit_master:inst74|busy ; inst389                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.072      ; 3.345      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Microcomputer:inst|cpuClock'                                                                                                                                                       ;
+-------+------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                           ; Launch Clock                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; 1.156 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.023      ; 3.374      ;
; 1.156 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.023      ; 3.374      ;
; 1.500 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.016      ; 3.711      ;
; 1.500 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.016      ; 3.711      ;
; 1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[1]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.740      ;
; 1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.740      ;
; 1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[5]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.740      ;
; 1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[8]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.740      ;
; 1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.740      ;
; 1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[12]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.740      ;
; 1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[13]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.740      ;
; 1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[14]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.740      ;
; 1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[15]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.740      ;
; 1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[6]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.740      ;
; 1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.740      ;
; 1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.740      ;
; 1.543 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.774      ;
; 1.543 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.774      ;
; 1.543 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.774      ;
; 1.549 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.027      ; 3.771      ;
; 1.549 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.027      ; 3.771      ;
; 1.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.790      ;
; 1.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.790      ;
; 1.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.790      ;
; 1.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.790      ;
; 1.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.790      ;
; 1.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.790      ;
; 1.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.790      ;
; 1.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.790      ;
; 1.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Arith16_r     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.809      ;
; 1.606 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.434      ; 5.495      ;
; 1.606 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.434      ; 5.495      ;
; 1.608 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.026      ; 3.829      ;
; 1.616 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.829      ;
; 1.616 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2]    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.829      ;
; 1.617 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.434      ; 5.006      ;
; 1.617 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.434      ; 5.006      ;
; 1.633 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]         ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.000        ; 3.434      ; 5.292      ;
; 1.633 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]         ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.000        ; 3.434      ; 5.292      ;
; 1.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.877      ;
; 1.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.877      ;
; 1.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.877      ;
; 1.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.877      ;
; 1.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.877      ;
; 1.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.877      ;
; 1.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.877      ;
; 1.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.877      ;
; 1.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.877      ;
; 1.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.877      ;
; 1.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.877      ;
; 1.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.018      ; 3.877      ;
; 1.670 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|IORQ_n               ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.013      ; 3.878      ;
; 1.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.007      ; 3.879      ;
; 1.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.007      ; 3.879      ;
; 1.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.007      ; 3.879      ;
; 1.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.007      ; 3.879      ;
; 1.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.007      ; 3.879      ;
; 1.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.007      ; 3.879      ;
; 1.693 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.903      ;
; 1.693 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.903      ;
; 1.693 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.903      ;
; 1.693 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.903      ;
; 1.693 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.903      ;
; 1.704 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.913      ;
; 1.704 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[2]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.913      ;
; 1.704 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.913      ;
; 1.707 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.033      ; 3.935      ;
; 1.707 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.033      ; 3.935      ;
; 1.707 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.016      ; 3.918      ;
; 1.711 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.920      ;
; 1.711 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.920      ;
; 1.711 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.920      ;
; 1.711 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.920      ;
; 1.711 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.920      ;
; 1.711 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.920      ;
; 1.711 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.920      ;
; 1.711 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.920      ;
; 1.711 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.920      ;
; 1.711 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.920      ;
; 1.743 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.002      ; 3.940      ;
; 1.744 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.003      ; 3.942      ;
; 1.744 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.003      ; 3.942      ;
; 1.744 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.003      ; 3.942      ;
; 1.744 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.010      ; 3.949      ;
; 1.744 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.010      ; 3.949      ;
; 1.745 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.997      ; 3.937      ;
; 1.750 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.023      ; 3.968      ;
; 1.750 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.023      ; 3.968      ;
; 1.750 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.023      ; 3.968      ;
; 1.753 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.023      ; 3.971      ;
; 1.753 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.023      ; 3.971      ;
; 1.766 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.976      ;
; 1.766 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PreserveC_r   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.003      ; 3.964      ;
; 1.766 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.976      ;
; 1.766 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.976      ;
; 1.766 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.976      ;
; 1.770 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.019      ; 3.984      ;
; 1.770 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.019      ; 3.984      ;
; 1.770 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.019      ; 3.984      ;
; 1.772 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 2.032      ; 3.999      ;
+-------+------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_BOARD_RESET-'                                                                                                                       ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node           ; Launch Clock                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; 1.221 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; -0.500       ; 3.543      ; 4.729      ;
; 1.282 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 0.000        ; 3.543      ; 5.290      ;
; 2.135 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.178      ; 4.538      ;
; 2.314 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.132      ; 4.671      ;
; 2.468 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.132      ; 4.825      ;
; 2.496 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.132      ; 4.853      ;
; 2.498 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.178      ; 4.901      ;
; 2.538 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.132      ; 4.895      ;
; 2.552 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.178      ; 4.955      ;
; 2.700 ; Microcomputer:inst|T80s:cpu1|WR_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 1.676      ; 4.601      ;
; 2.705 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.178      ; 5.108      ;
; 3.114 ; Microcomputer:inst|T80s:cpu1|RD_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 1.676      ; 5.015      ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ps2_keyboard_to_ascii:inst37|ascii_new'                                                                        ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node ; Launch Clock        ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; 1.350 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.000        ; 2.092      ; 3.657      ;
; 1.612 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.000        ; 2.092      ; 3.919      ;
; 1.823 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; -0.500       ; 2.092      ; 3.630      ;
; 2.146 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; -0.500       ; 2.092      ; 3.953      ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_50'                                                                                                ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node         ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; 1.599 ; FPGA_BOARD_RESET-                ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.432      ; 4.256      ;
; 1.599 ; FPGA_BOARD_RESET-                ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.432      ; 4.256      ;
; 1.599 ; FPGA_BOARD_RESET-                ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.432      ; 4.256      ;
; 1.599 ; FPGA_BOARD_RESET-                ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.432      ; 4.256      ;
; 1.599 ; FPGA_BOARD_RESET-                ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.432      ; 4.256      ;
; 1.599 ; FPGA_BOARD_RESET-                ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.432      ; 4.256      ;
; 1.599 ; FPGA_BOARD_RESET-                ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.432      ; 4.256      ;
; 1.600 ; FPGA_BOARD_RESET-                ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.398      ; 4.223      ;
; 1.600 ; FPGA_BOARD_RESET-                ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.398      ; 4.223      ;
; 1.600 ; FPGA_BOARD_RESET-                ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.398      ; 4.223      ;
; 1.600 ; FPGA_BOARD_RESET-                ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.398      ; 4.223      ;
; 1.600 ; FPGA_BOARD_RESET-                ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.398      ; 4.223      ;
; 1.600 ; FPGA_BOARD_RESET-                ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.398      ; 4.223      ;
; 1.600 ; FPGA_BOARD_RESET-                ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.398      ; 4.223      ;
; 1.608 ; FPGA_BOARD_RESET-                ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.432      ; 4.265      ;
; 1.608 ; FPGA_BOARD_RESET-                ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.432      ; 4.265      ;
; 1.635 ; FPGA_BOARD_RESET-                ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.433      ; 4.293      ;
; 1.635 ; FPGA_BOARD_RESET-                ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.433      ; 4.293      ;
; 1.635 ; FPGA_BOARD_RESET-                ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.433      ; 4.293      ;
; 1.635 ; FPGA_BOARD_RESET-                ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.433      ; 4.293      ;
; 1.635 ; FPGA_BOARD_RESET-                ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.433      ; 4.293      ;
; 1.635 ; FPGA_BOARD_RESET-                ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.433      ; 4.293      ;
; 1.635 ; FPGA_BOARD_RESET-                ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.433      ; 4.293      ;
; 1.670 ; FPGA_BOARD_RESET-                ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.302      ;
; 1.670 ; FPGA_BOARD_RESET-                ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.302      ;
; 1.670 ; FPGA_BOARD_RESET-                ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.302      ;
; 1.670 ; FPGA_BOARD_RESET-                ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.302      ;
; 1.670 ; FPGA_BOARD_RESET-                ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.302      ;
; 1.670 ; FPGA_BOARD_RESET-                ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.302      ;
; 1.670 ; FPGA_BOARD_RESET-                ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.302      ;
; 1.697 ; FPGA_BOARD_RESET-                ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.429      ; 4.351      ;
; 1.697 ; FPGA_BOARD_RESET-                ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.429      ; 4.351      ;
; 1.697 ; FPGA_BOARD_RESET-                ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.429      ; 4.351      ;
; 1.697 ; FPGA_BOARD_RESET-                ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.429      ; 4.351      ;
; 1.697 ; FPGA_BOARD_RESET-                ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.429      ; 4.351      ;
; 1.697 ; FPGA_BOARD_RESET-                ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.429      ; 4.351      ;
; 1.697 ; FPGA_BOARD_RESET-                ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.429      ; 4.351      ;
; 1.699 ; FPGA_BOARD_RESET-                ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.411      ; 4.335      ;
; 1.699 ; FPGA_BOARD_RESET-                ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.411      ; 4.335      ;
; 1.699 ; FPGA_BOARD_RESET-                ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.411      ; 4.335      ;
; 1.699 ; FPGA_BOARD_RESET-                ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.411      ; 4.335      ;
; 1.699 ; FPGA_BOARD_RESET-                ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.411      ; 4.335      ;
; 1.699 ; FPGA_BOARD_RESET-                ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.411      ; 4.335      ;
; 1.699 ; FPGA_BOARD_RESET-                ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.411      ; 4.335      ;
; 1.941 ; FPGA_BOARD_RESET-                ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.433      ; 4.099      ;
; 1.941 ; FPGA_BOARD_RESET-                ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.433      ; 4.099      ;
; 1.941 ; FPGA_BOARD_RESET-                ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.433      ; 4.099      ;
; 1.941 ; FPGA_BOARD_RESET-                ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.433      ; 4.099      ;
; 1.941 ; FPGA_BOARD_RESET-                ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.433      ; 4.099      ;
; 1.941 ; FPGA_BOARD_RESET-                ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.433      ; 4.099      ;
; 1.941 ; FPGA_BOARD_RESET-                ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.433      ; 4.099      ;
; 1.964 ; FPGA_BOARD_RESET-                ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.432      ; 4.121      ;
; 1.964 ; FPGA_BOARD_RESET-                ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.432      ; 4.121      ;
; 1.964 ; FPGA_BOARD_RESET-                ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.432      ; 4.121      ;
; 1.964 ; FPGA_BOARD_RESET-                ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.432      ; 4.121      ;
; 1.964 ; FPGA_BOARD_RESET-                ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.432      ; 4.121      ;
; 1.964 ; FPGA_BOARD_RESET-                ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.432      ; 4.121      ;
; 1.964 ; FPGA_BOARD_RESET-                ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.432      ; 4.121      ;
; 1.984 ; FPGA_BOARD_RESET-                ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.432      ; 4.141      ;
; 1.984 ; FPGA_BOARD_RESET-                ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.432      ; 4.141      ;
; 1.992 ; FPGA_BOARD_RESET-                ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.398      ; 4.115      ;
; 1.992 ; FPGA_BOARD_RESET-                ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.398      ; 4.115      ;
; 1.992 ; FPGA_BOARD_RESET-                ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.398      ; 4.115      ;
; 1.992 ; FPGA_BOARD_RESET-                ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.398      ; 4.115      ;
; 1.992 ; FPGA_BOARD_RESET-                ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.398      ; 4.115      ;
; 1.992 ; FPGA_BOARD_RESET-                ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.398      ; 4.115      ;
; 1.992 ; FPGA_BOARD_RESET-                ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.398      ; 4.115      ;
; 2.005 ; FPGA_BOARD_RESET-                ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.137      ;
; 2.005 ; FPGA_BOARD_RESET-                ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.137      ;
; 2.005 ; FPGA_BOARD_RESET-                ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.137      ;
; 2.005 ; FPGA_BOARD_RESET-                ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.137      ;
; 2.005 ; FPGA_BOARD_RESET-                ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.137      ;
; 2.005 ; FPGA_BOARD_RESET-                ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.137      ;
; 2.005 ; FPGA_BOARD_RESET-                ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.137      ;
; 2.058 ; FPGA_BOARD_RESET-                ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.429      ; 4.212      ;
; 2.058 ; FPGA_BOARD_RESET-                ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.429      ; 4.212      ;
; 2.058 ; FPGA_BOARD_RESET-                ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.429      ; 4.212      ;
; 2.058 ; FPGA_BOARD_RESET-                ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.429      ; 4.212      ;
; 2.058 ; FPGA_BOARD_RESET-                ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.429      ; 4.212      ;
; 2.058 ; FPGA_BOARD_RESET-                ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.429      ; 4.212      ;
; 2.058 ; FPGA_BOARD_RESET-                ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.429      ; 4.212      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.411      ; 4.205      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.411      ; 4.205      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.411      ; 4.205      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.411      ; 4.205      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.411      ; 4.205      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.411      ; 4.205      ;
; 2.069 ; FPGA_BOARD_RESET-                ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.411      ; 4.205      ;
; 2.101 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|9  ; CLK_50            ; CLK_50      ; 0.000        ; 0.072      ; 2.368      ;
; 2.101 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|8  ; CLK_50            ; CLK_50      ; 0.000        ; 0.072      ; 2.368      ;
; 2.101 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|7  ; CLK_50            ; CLK_50      ; 0.000        ; 0.072      ; 2.368      ;
; 2.101 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|6  ; CLK_50            ; CLK_50      ; 0.000        ; 0.072      ; 2.368      ;
; 2.101 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|5  ; CLK_50            ; CLK_50      ; 0.000        ; 0.072      ; 2.368      ;
; 2.101 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|4  ; CLK_50            ; CLK_50      ; 0.000        ; 0.072      ; 2.368      ;
; 2.101 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|3  ; CLK_50            ; CLK_50      ; 0.000        ; 0.072      ; 2.368      ;
; 2.343 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|9  ; CLK_50            ; CLK_50      ; 0.000        ; 0.075      ; 2.613      ;
; 2.343 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|8  ; CLK_50            ; CLK_50      ; 0.000        ; 0.075      ; 2.613      ;
; 2.343 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|7  ; CLK_50            ; CLK_50      ; 0.000        ; 0.075      ; 2.613      ;
; 2.343 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|6  ; CLK_50            ; CLK_50      ; 0.000        ; 0.075      ; 2.613      ;
; 2.343 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|5  ; CLK_50            ; CLK_50      ; 0.000        ; 0.075      ; 2.613      ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                   ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.678 ; inst453           ; inst449 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.050      ; 1.923      ;
; 1.684 ; inst453           ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.044      ; 1.923      ;
; 2.156 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.220      ; 4.591      ;
; 2.156 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.220      ; 4.591      ;
; 2.490 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.220      ; 4.425      ;
; 2.490 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.220      ; 4.425      ;
; 4.199 ; inst476           ; inst461 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.046      ; 4.440      ;
; 4.201 ; inst476           ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.044      ; 4.440      ;
; 4.769 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.170      ; 7.154      ;
; 4.769 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.170      ; 7.154      ;
; 5.481 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.170      ; 7.366      ;
; 5.481 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.170      ; 7.366      ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -5.398 ; -1379.521     ;
; CLK_50                                                                                           ; -2.313 ; -631.735      ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -2.002 ; -46.879       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.887 ; -1.887        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -1.701 ; -94.446       ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -0.847 ; -6.111        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -0.507 ; -0.649        ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -0.398 ; -10.727       ;
; FPGA_UART_8255_SELECT-                                                                           ; -0.219 ; -0.470        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; 0.145  ; 0.000         ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0.362  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 48.453 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -0.727 ; -5.759        ;
; Microcomputer:inst|cpuClock                                                                      ; -0.290 ; -0.906        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.062 ; -0.346        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; 0.039  ; 0.000         ;
; CLK_50                                                                                           ; 0.081  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0.135  ; 0.000         ;
; FPGA_UART_8255_SELECT-                                                                           ; 0.166  ; 0.000         ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0.203  ; 0.000         ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; 0.209  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.280  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.291  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 0.293  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                     ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -2.749 ; -8.064        ;
; Microcomputer:inst|cpuClock                                                                      ; -2.095 ; -273.004      ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -1.760 ; -43.253       ;
; FPGA_INTERFACE_PORTS-                                                                            ; -1.605 ; -4.408        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -1.596 ; -94.247       ;
; FPGA_UART_8255_SELECT-                                                                           ; -1.354 ; -39.590       ;
; FPGA_BOARD_RESET-                                                                                ; -1.205 ; -1.205        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -1.042 ; -7.094        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; -1.024 ; -1.024        ;
; CLK_50                                                                                           ; -1.017 ; -42.662       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -0.977 ; -2.004        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                      ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -1.062 ; -3.398        ;
; FPGA_INTERFACE_PORTS-                                                                            ; -0.128 ; -0.256        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.013 ; -0.046        ;
; FPGA_UART_8255_SELECT-                                                                           ; 0.081  ; 0.000         ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; 0.086  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0.493  ; 0.000         ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 0.534  ; 0.000         ;
; FPGA_BOARD_RESET-                                                                                ; 0.541  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 0.547  ; 0.000         ;
; CLK_50                                                                                           ; 0.569  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.804  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                           ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; FPGA_S100_SERIAL_PORTS-                                                                          ; -3.000  ; -29.139       ;
; FPGA_INTERFACE_PORTS-                                                                            ; -3.000  ; -20.744       ;
; FPGA_UART_8255_SELECT-                                                                           ; -3.000  ; -15.197       ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -3.000  ; -6.721        ;
; FPGA_BOARD_RESET-                                                                                ; -3.000  ; -4.551        ;
; Microcomputer:inst|cpuClock                                                                      ; -1.000  ; -346.000      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -1.000  ; -80.000       ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -1.000  ; -46.410       ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -1.000  ; -34.000       ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -1.000  ; -11.000       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.000  ; -4.000        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; -1.000  ; -1.000        ;
; CLK_50                                                                                           ; 9.199   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 24.798  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 249.798 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Microcomputer:inst|cpuClock'                                                                                                                                                                  ;
+--------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -5.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.147      ; 6.532      ;
; -5.360 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.509      ;
; -5.356 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.501      ;
; -5.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.164      ; 6.494      ;
; -5.328 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.152      ; 6.467      ;
; -5.315 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.167      ; 6.469      ;
; -5.307 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.147      ; 6.441      ;
; -5.297 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.146      ; 6.430      ;
; -5.296 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.445      ;
; -5.287 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.164      ; 6.438      ;
; -5.280 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.142      ; 6.409      ;
; -5.276 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.147      ; 6.410      ;
; -5.269 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.418      ;
; -5.265 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.410      ;
; -5.261 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 6.386      ;
; -5.260 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.147      ; 6.394      ;
; -5.259 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.407      ;
; -5.255 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.157      ; 6.399      ;
; -5.252 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.164      ; 6.403      ;
; -5.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.163      ; 6.392      ;
; -5.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.157      ; 6.386      ;
; -5.238 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.387      ;
; -5.238 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.153      ; 6.378      ;
; -5.237 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.152      ; 6.376      ;
; -5.234 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.379      ;
; -5.231 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.035     ; 6.183      ;
; -5.227 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.151      ; 6.365      ;
; -5.226 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.147      ; 6.360      ;
; -5.225 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.371      ;
; -5.224 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.167      ; 6.378      ;
; -5.222 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.371      ;
; -5.221 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.164      ; 6.372      ;
; -5.218 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.363      ;
; -5.217 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.143      ; 6.347      ;
; -5.217 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.167      ; 6.371      ;
; -5.216 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|IncDecZ                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.156      ; 6.359      ;
; -5.214 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.166      ; 6.367      ;
; -5.210 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.147      ; 6.344      ;
; -5.206 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.152      ; 6.345      ;
; -5.205 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.164      ; 6.356      ;
; -5.205 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.354      ;
; -5.201 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.157      ; 6.345      ;
; -5.201 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.147      ; 6.335      ;
; -5.197 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.346      ;
; -5.196 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.146      ; 6.329      ;
; -5.196 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.164      ; 6.347      ;
; -5.195 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.343      ;
; -5.194 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.144      ; 6.325      ;
; -5.193 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.167      ; 6.347      ;
; -5.192 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.146      ; 6.325      ;
; -5.190 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.152      ; 6.329      ;
; -5.188 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.337      ;
; -5.188 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.337      ;
; -5.186 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.163      ; 6.336      ;
; -5.184 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.329      ;
; -5.183 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.328      ;
; -5.181 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.146      ; 6.314      ;
; -5.178 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.157      ; 6.322      ;
; -5.177 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.167      ; 6.331      ;
; -5.174 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.164      ; 6.325      ;
; -5.174 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.323      ;
; -5.171 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.164      ; 6.322      ;
; -5.170 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 6.295      ;
; -5.169 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.147      ; 6.303      ;
; -5.169 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.315      ;
; -5.168 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.313      ;
; -5.165 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.164      ; 6.316      ;
; -5.163 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.147      ; 6.297      ;
; -5.162 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.311      ;
; -5.162 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.310      ;
; -5.160 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.137      ; 6.284      ;
; -5.158 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.307      ;
; -5.156 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.302      ;
; -5.156 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.152      ; 6.295      ;
; -5.153 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.146      ; 6.286      ;
; -5.152 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 6.294      ;
; -5.151 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.300      ;
; -5.151 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.147      ; 6.285      ;
; -5.149 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.164      ; 6.300      ;
; -5.148 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.297      ;
; -5.145 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.147      ; 6.279      ;
; -5.143 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.133      ; 6.263      ;
; -5.143 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.167      ; 6.297      ;
; -5.140 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.035     ; 6.092      ;
; -5.139 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.288      ;
; -5.139 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.287      ;
; -5.139 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 6.264      ;
; -5.133 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.144      ; 6.264      ;
; -5.131 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.280      ;
; -5.130 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.150      ; 6.267      ;
; -5.130 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.036     ; 6.081      ;
; -5.126 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.143      ; 6.256      ;
; -5.126 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.167      ; 6.280      ;
; -5.125 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|IncDecZ                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.156      ; 6.268      ;
; -5.124 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.149      ; 6.260      ;
; -5.124 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.273      ;
; -5.123 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 6.248      ;
; -5.122 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.146      ; 6.255      ;
; -5.120 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.997     ; 5.110      ;
; -5.120 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.153      ; 6.260      ;
+--------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.313 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.330     ; 2.982      ;
; -1.627 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.326     ; 2.300      ;
; -1.578 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.237      ; 2.814      ;
; -1.555 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.378      ;
; -1.555 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.378      ;
; -1.555 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.378      ;
; -1.553 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.376      ;
; -1.553 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.376      ;
; -1.553 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.376      ;
; -1.528 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.238      ; 2.765      ;
; -1.514 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.337      ;
; -1.514 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.337      ;
; -1.514 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.337      ;
; -1.499 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[0]                                                                                      ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.068      ; 3.044      ;
; -1.496 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[3]                                                                                      ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.068      ; 3.041      ;
; -1.495 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[4]                                                                                      ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.068      ; 3.040      ;
; -1.495 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[5]                                                                                      ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.068      ; 3.040      ;
; -1.493 ; FPGA_BOARD_RESET-                                                    ; uart:inst13|rx_countdown[0]                                                                                   ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.076      ; 3.046      ;
; -1.493 ; FPGA_BOARD_RESET-                                                    ; uart:inst13|rx_countdown[3]                                                                                   ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.076      ; 3.046      ;
; -1.493 ; FPGA_BOARD_RESET-                                                    ; uart:inst13|rx_countdown[5]                                                                                   ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.076      ; 3.046      ;
; -1.485 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.308      ;
; -1.485 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.308      ;
; -1.485 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.308      ;
; -1.471 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.294      ;
; -1.471 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.294      ;
; -1.471 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.294      ;
; -1.447 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.464      ;
; -1.447 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.464      ;
; -1.445 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.462      ;
; -1.445 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.462      ;
; -1.437 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.454      ;
; -1.437 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.454      ;
; -1.437 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.454      ;
; -1.435 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.452      ;
; -1.435 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.452      ;
; -1.435 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.452      ;
; -1.434 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.653     ; 1.258      ;
; -1.432 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.653     ; 1.256      ;
; -1.417 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|rx_countdown[3]                                                                                  ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.081      ; 2.975      ;
; -1.416 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|rx_countdown[4]                                                                                  ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.081      ; 2.974      ;
; -1.415 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|rx_countdown[0]                                                                                  ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.081      ; 2.973      ;
; -1.409 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|rx_countdown[5]                                                                                  ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.081      ; 2.967      ;
; -1.408 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.334     ; 2.073      ;
; -1.405 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|tx_clk_divider[9]                                                                                ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.061      ; 2.943      ;
; -1.403 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.420      ;
; -1.403 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.420      ;
; -1.402 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|tx_countdown[3]                                                                                  ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.065      ; 2.944      ;
; -1.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.237      ; 2.637      ;
; -1.400 ; FPGA_BOARD_RESET-                                                    ; uart:325|tx_bits_remaining[1]                                                                                 ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.069      ; 2.946      ;
; -1.399 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.235      ; 2.633      ;
; -1.399 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|tx_clk_divider[5]                                                                                ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.062      ; 2.938      ;
; -1.399 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|tx_clk_divider[6]                                                                                ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.062      ; 2.938      ;
; -1.398 ; FPGA_BOARD_RESET-                                                    ; uart:325|tx_bits_remaining[2]                                                                                 ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.069      ; 2.944      ;
; -1.398 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|tx_countdown[2]                                                                                  ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.065      ; 2.940      ;
; -1.398 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|tx_clk_divider[7]                                                                                ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.062      ; 2.937      ;
; -1.393 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.410      ;
; -1.393 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.410      ;
; -1.393 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.410      ;
; -1.392 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|tx_clk_divider[3]                                                                                ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.061      ; 2.930      ;
; -1.390 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.653     ; 1.214      ;
; -1.388 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.211      ;
; -1.388 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.211      ;
; -1.388 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.654     ; 1.211      ;
; -1.387 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.234      ; 2.620      ;
; -1.386 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_we_reg      ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.234      ; 2.619      ;
; -1.380 ; FPGA_BOARD_RESET-                                                    ; uart:inst14|tx_bits_remaining[2]                                                                              ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.081      ; 2.938      ;
; -1.379 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.335     ; 2.043      ;
; -1.379 ; FPGA_BOARD_RESET-                                                    ; uart:inst14|tx_bits_remaining[1]                                                                              ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.081      ; 2.937      ;
; -1.379 ; FPGA_BOARD_RESET-                                                    ; uart:inst14|tx_bits_remaining[3]                                                                              ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.081      ; 2.937      ;
; -1.378 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|tx_clk_divider[2]                                                                                ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.061      ; 2.916      ;
; -1.377 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|tx_clk_divider[1]                                                                                ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.061      ; 2.915      ;
; -1.377 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|tx_clk_divider[8]                                                                                ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.061      ; 2.915      ;
; -1.377 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|tx_clk_divider[10]                                                                               ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.061      ; 2.915      ;
; -1.377 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|tx_clk_divider[0]                                                                                ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.061      ; 2.915      ;
; -1.376 ; FPGA_BOARD_RESET-                                                    ; uart:inst14|rx_countdown[4]                                                                                   ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.083      ; 2.936      ;
; -1.376 ; FPGA_BOARD_RESET-                                                    ; uart:inst14|recv_state.RX_CHECK_START                                                                         ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.083      ; 2.936      ;
; -1.375 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.249      ; 2.623      ;
; -1.374 ; FPGA_BOARD_RESET-                                                    ; uart:inst13|rx_countdown[4]                                                                                   ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.077      ; 2.928      ;
; -1.373 ; FPGA_BOARD_RESET-                                                    ; uart:inst14|rx_countdown[3]                                                                                   ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.083      ; 2.933      ;
; -1.370 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.387      ;
; -1.370 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.387      ;
; -1.369 ; FPGA_BOARD_RESET-                                                    ; uart:inst14|rx_countdown[5]                                                                                   ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.083      ; 2.929      ;
; -1.363 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.244      ; 2.606      ;
; -1.361 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.378      ;
; -1.361 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.378      ;
; -1.361 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.378      ;
; -1.360 ; FPGA_BOARD_RESET-                                                    ; uart:325|recv_state.RX_READ_BITS                                                                              ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.068      ; 2.905      ;
; -1.359 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|tx_state.TX_SENDING                                                                              ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.066      ; 2.902      ;
; -1.357 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code_new                                         ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.653     ; 1.181      ;
; -1.356 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.373      ;
; -1.356 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.373      ;
; -1.354 ; FPGA_BOARD_RESET-                                                    ; uart:325|tx_bits_remaining[3]                                                                                 ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.069      ; 2.900      ;
; -1.352 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_bits_remaining[2]                                                                                 ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.067      ; 2.896      ;
; -1.349 ; FPGA_BOARD_RESET-                                                    ; uart:inst14|tx_clk_divider[5]                                                                                 ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.071      ; 2.897      ;
; -1.348 ; FPGA_BOARD_RESET-                                                    ; uart:inst14|tx_clk_divider[4]                                                                                 ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.071      ; 2.896      ;
; -1.348 ; FPGA_BOARD_RESET-                                                    ; uart:inst14|tx_clk_divider[6]                                                                                 ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.071      ; 2.896      ;
; -1.348 ; FPGA_BOARD_RESET-                                                    ; uart:inst14|tx_clk_divider[7]                                                                                 ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 1.071      ; 2.896      ;
; -1.347 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.364      ;
; -1.347 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.364      ;
; -1.347 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                          ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; -0.460     ; 1.364      ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                     ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.002 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst402         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.557     ; 0.784      ;
; -1.972 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst334         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.536     ; 0.784      ;
; -1.614 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst442         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.177     ; 1.396      ;
; -1.459 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst158[6]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.228     ; 1.060      ;
; -1.419 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst445         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.176     ; 1.332      ;
; -1.387 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst441         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.168     ; 1.309      ;
; -1.381 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst158[2]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.224     ; 1.102      ;
; -1.327 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst158[4]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.216     ; 1.147      ;
; -1.324 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst446         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.172     ; 1.241      ;
; -1.323 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst443         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.159     ; 1.253      ;
; -1.302 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst439         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.178     ; 1.213      ;
; -1.293 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst541         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.131     ; 1.303      ;
; -1.206 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst158[3]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.235     ; 0.834      ;
; -1.169 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst532         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.150     ; 1.108      ;
; -1.156 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst444         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.184     ; 1.061      ;
; -1.133 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst158[7]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.258     ; 0.910      ;
; -1.048 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst158[0]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.237     ; 0.847      ;
; -1.024 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst440         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.178     ; 0.935      ;
; -0.997 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst158[1]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.242     ; 0.790      ;
; -0.960 ; spi_16bit_master:inst74|busy              ; inst416         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.115      ; 1.545      ;
; -0.946 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst251         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.191      ; 1.297      ;
; -0.941 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst432         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.401      ; 1.436      ;
; -0.918 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst158[5]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.245     ; 0.705      ;
; -0.895 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst428         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.407      ; 1.398      ;
; -0.890 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst430         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.421      ; 1.368      ;
; -0.886 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst426         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.394      ; 1.357      ;
; -0.841 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst429         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.406      ; 1.341      ;
; -0.805 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst433         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.411      ; 1.310      ;
; -0.802 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst427         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.402      ; 1.297      ;
; -0.780 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst539         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.141     ; 0.793      ;
; -0.759 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst543         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.150     ; 0.699      ;
; -0.718 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst533         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.142     ; 0.729      ;
; -0.634 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst231         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.130      ; 0.924      ;
; -0.620 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst276         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.129     ; 0.488      ;
; -0.591 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst431         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.395      ; 1.080      ;
; -0.591 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst544         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.140     ; 0.604      ;
; -0.581 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst542         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.406      ; 1.140      ;
; -0.568 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst279         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.051     ; 0.606      ;
; -0.540 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst237         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.069      ; 0.624      ;
; -0.504 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst238         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.130      ; 0.795      ;
; -0.489 ; uart:325|rx_data[5]                       ; inst170[5]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.191     ; 0.300      ;
; -0.487 ; uart:325|rx_data[6]                       ; inst170[6]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.190     ; 0.300      ;
; -0.472 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst265         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.128     ; 0.504      ;
; -0.471 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst249         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.128      ; 0.759      ;
; -0.425 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.465     ; 0.947      ;
; -0.424 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.457     ; 0.954      ;
; -0.416 ; uart:325|rx_data[2]                       ; inst170[2]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.191     ; 0.300      ;
; -0.413 ; uart:325|rx_data[1]                       ; inst170[1]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.192     ; 0.300      ;
; -0.412 ; uart:325|rx_data[3]                       ; inst170[3]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.191     ; 0.300      ;
; -0.411 ; uart:325|rx_data[0]                       ; inst170[0]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.191     ; 0.300      ;
; -0.409 ; uart:325|rx_data[7]                       ; inst170[7]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.189     ; 0.300      ;
; -0.407 ; uart:325|rx_data[4]                       ; inst170[4]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.190     ; 0.300      ;
; -0.337 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst531         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.073      ; 0.499      ;
; 0.036  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; 74273:inst76|19 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.642      ; 1.593      ;
; 0.052  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; 74273:inst76|14 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.635      ; 1.570      ;
; 0.069  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 74273:inst76|17 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.641      ; 1.559      ;
; 0.075  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; 74273:inst76|16 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.641      ; 1.553      ;
; 0.098  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; 74273:inst76|15 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.643      ; 1.532      ;
; 0.126  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; 74273:inst76|12 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.636      ; 1.497      ;
; 0.149  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; 74273:inst76|13 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.642      ; 1.480      ;
; 0.166  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 74273:inst76|18 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.633      ; 1.454      ;
; 0.247  ; uart:325|recv_state.RX_RECEIVED           ; inst196         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.903      ; 0.674      ;
; 0.251  ; uart:325|my_recv_state                    ; inst194         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.169      ; 1.002      ;
; 0.260  ; uart:325|recv_state.RX_ERROR              ; inst201         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.904      ; 0.646      ;
; 0.353  ; uart:325|tx_state.TX_IDLE                 ; inst195         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.049      ; 0.852      ;
; 0.552  ; spi_16bit_master:inst74|rx_data[3]        ; inst409         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.258      ; 0.300      ;
; 0.714  ; spi_16bit_master:inst74|rx_data[2]        ; inst408         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.424      ; 0.300      ;
; 0.715  ; spi_16bit_master:inst74|rx_data[6]        ; inst413         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.426      ; 0.300      ;
; 0.715  ; spi_16bit_master:inst74|rx_data[0]        ; inst406         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.426      ; 0.300      ;
; 0.716  ; spi_16bit_master:inst74|rx_data[4]        ; inst410         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.421      ; 0.300      ;
; 0.716  ; spi_16bit_master:inst74|rx_data[7]        ; inst414         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.421      ; 0.300      ;
; 0.717  ; spi_16bit_master:inst74|rx_data[5]        ; inst411         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.427      ; 0.300      ;
; 0.718  ; spi_16bit_master:inst74|rx_data[1]        ; inst407         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.428      ; 0.300      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                              ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.887 ; inst457   ; inst461 ; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; -1.989     ; 0.385      ;
; 0.149  ; inst447   ; inst449 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.463     ; 0.385      ;
; 0.542  ; inst461   ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.024     ; 0.441      ;
; 0.546  ; inst449   ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.023     ; 0.438      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.701 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.701 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.701 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.701 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.701 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.701 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.701 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.701 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.701 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.701 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.701 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.701 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.701 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.701 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.646      ;
; -1.677 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.621      ;
; -1.674 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.619      ;
; -1.674 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.619      ;
; -1.674 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.619      ;
; -1.674 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.619      ;
; -1.674 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.619      ;
; -1.674 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.619      ;
; -1.674 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.619      ;
; -1.615 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.560      ;
; -1.615 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.560      ;
; -1.615 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.560      ;
; -1.615 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.560      ;
; -1.615 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.560      ;
; -1.615 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.560      ;
; -1.615 ; spi_16bit_master:inst74|count[8]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.560      ;
; -1.603 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.547      ;
; -1.603 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.547      ;
; -1.603 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.547      ;
; -1.603 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.547      ;
; -1.603 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.547      ;
; -1.603 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.547      ;
; -1.603 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.602 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.547      ;
; -1.601 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.545      ;
; -1.601 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.545      ;
; -1.601 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.545      ;
; -1.601 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.545      ;
; -1.601 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.545      ;
; -1.601 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.545      ;
; -1.601 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.043     ; 2.545      ;
; -1.579 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.041     ; 2.525      ;
; -1.579 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.041     ; 2.525      ;
; -1.570 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.515      ;
; -1.570 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.515      ;
; -1.570 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.515      ;
; -1.570 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.515      ;
; -1.570 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.515      ;
; -1.570 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.515      ;
; -1.570 ; spi_16bit_master:inst74|count[2]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.515      ;
; -1.569 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.514      ;
; -1.569 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.514      ;
; -1.569 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.514      ;
; -1.569 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.514      ;
; -1.569 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.514      ;
; -1.569 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.514      ;
; -1.569 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.514      ;
; -1.560 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.505      ;
; -1.560 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.505      ;
; -1.560 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.505      ;
; -1.560 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.505      ;
; -1.560 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.505      ;
; -1.560 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.505      ;
; -1.560 ; spi_16bit_master:inst74|count[5]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.505      ;
; -1.558 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
; -1.558 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
; -1.558 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
; -1.558 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
; -1.558 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
; -1.558 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
; -1.558 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
; -1.558 ; spi_16bit_master:inst74|count[6]      ; spi_16bit_master:inst74|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
; -1.558 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
; -1.558 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
; -1.558 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
; -1.558 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
; -1.558 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
; -1.558 ; spi_16bit_master:inst74|count[7]      ; spi_16bit_master:inst74|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.042     ; 2.503      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.847  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 1.139      ;
; -0.783  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 1.075      ;
; -0.779  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 1.071      ;
; -0.715  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 1.007      ;
; -0.711  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 1.003      ;
; -0.647  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 0.939      ;
; -0.643  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 0.935      ;
; -0.579  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 0.871      ;
; -0.407  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 0.699      ;
; -0.402  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 0.704      ;
; -0.312  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 1.104      ;
; -0.308  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 1.100      ;
; -0.244  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 1.036      ;
; -0.240  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 1.032      ;
; -0.176  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 0.968      ;
; -0.172  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 0.964      ;
; -0.108  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 0.900      ;
; -0.104  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 0.896      ;
; 0.156   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 0.646      ;
; 0.174   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 0.618      ;
; 498.646 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.300      ;
; 498.694 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.252      ;
; 498.710 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.236      ;
; 498.714 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.232      ;
; 498.719 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.227      ;
; 498.724 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.222      ;
; 498.762 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.184      ;
; 498.763 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.183      ;
; 498.778 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.168      ;
; 498.782 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.164      ;
; 498.783 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.163      ;
; 498.786 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.160      ;
; 498.787 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.159      ;
; 498.792 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.154      ;
; 498.792 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.154      ;
; 498.830 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.116      ;
; 498.830 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.116      ;
; 498.831 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.115      ;
; 498.846 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.100      ;
; 498.850 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.096      ;
; 498.850 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.096      ;
; 498.851 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.095      ;
; 498.854 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.092      ;
; 498.855 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.091      ;
; 498.855 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.091      ;
; 498.860 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.086      ;
; 498.860 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.086      ;
; 498.860 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.086      ;
; 498.898 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.048      ;
; 498.898 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.048      ;
; 498.899 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.047      ;
; 498.899 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.047      ;
; 498.914 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.032      ;
; 498.918 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.028      ;
; 498.918 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.028      ;
; 498.919 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.027      ;
; 498.919 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.027      ;
; 498.922 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 1.028      ;
; 498.922 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.024      ;
; 498.923 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.023      ;
; 498.923 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.023      ;
; 498.928 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.018      ;
; 498.928 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.018      ;
; 498.928 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.018      ;
; 498.929 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.017      ;
; 498.966 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.980      ;
; 498.966 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.980      ;
; 498.967 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.979      ;
; 498.967 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.979      ;
; 498.986 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.964      ;
; 498.986 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.964      ;
; 498.986 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.960      ;
; 498.987 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.959      ;
; 498.987 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.959      ;
; 498.990 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.960      ;
; 498.990 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.960      ;
; 498.990 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.956      ;
; 498.991 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.955      ;
; 498.991 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.955      ;
; 498.993 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.957      ;
; 498.996 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.950      ;
; 498.996 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.950      ;
; 498.997 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.949      ;
; 499.000 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.950      ;
; 499.034 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.912      ;
; 499.035 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.911      ;
; 499.035 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.911      ;
; 499.038 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.912      ;
; 499.038 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.912      ;
; 499.054 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.896      ;
; 499.054 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.896      ;
; 499.054 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.892      ;
; 499.055 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.891      ;
; 499.057 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.893      ;
; 499.058 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.892      ;
; 499.058 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.892      ;
; 499.058 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.888      ;
; 499.059 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 0.887      ;
; 499.059 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.891      ;
; 499.061 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.889      ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_S100_SERIAL_PORTS-'                                                                                          ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; -0.507 ; uart:inst13|my_recv_state              ; inst209    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.152     ; 0.489      ;
; -0.065 ; uart:inst13|rx_data[7]                 ; inst185[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.130     ; 0.502      ;
; -0.033 ; uart:inst120|tx_state.TX_IDLE          ; inst487    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.293      ; 0.825      ;
; -0.028 ; uart:inst13|rx_data[3]                 ; inst185[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.130     ; 0.401      ;
; -0.016 ; uart:inst106|rx_data[2]                ; inst317[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.410      ; 1.077      ;
; 0.001  ; WIFI_uart:inst1|rx_data[7]             ; inst228[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.317      ; 0.818      ;
; 0.015  ; WIFI_uart:inst1|rx_data[4]             ; inst228[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.317      ; 0.800      ;
; 0.026  ; uart:inst13|recv_state.RX_ERROR        ; inst218    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.066     ; 0.494      ;
; 0.027  ; WIFI_uart:inst1|rx_data[6]             ; inst228[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.315      ; 0.789      ;
; 0.027  ; uart:inst106|tx_state.TX_IDLE          ; inst327    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.377      ; 0.930      ;
; 0.037  ; WIFI_uart:inst1|rx_data[2]             ; inst228[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.316      ; 0.777      ;
; 0.038  ; WIFI_uart:inst1|rx_data[5]             ; inst228[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.318      ; 0.787      ;
; 0.043  ; uart:inst106|my_recv_state             ; inst324    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.157      ; 0.686      ;
; 0.044  ; uart:inst13|tx_state.TX_IDLE           ; inst211    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.073      ; 0.609      ;
; 0.046  ; uart:inst13|rx_data[4]                 ; inst185[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.128     ; 0.405      ;
; 0.051  ; uart:inst106|rx_data[0]                ; inst317[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.207      ; 0.736      ;
; 0.052  ; uart:inst120|my_recv_state             ; inst486    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.053      ; 0.581      ;
; 0.057  ; uart:inst13|rx_data[0]                 ; inst185[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.126     ; 0.300      ;
; 0.059  ; uart:inst13|recv_state.RX_RECEIVED     ; inst212    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.082      ; 0.606      ;
; 0.068  ; uart:inst120|recv_state.RX_RECEIVED    ; inst488    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.101      ; 0.535      ;
; 0.071  ; WIFI_uart:inst1|rx_data[0]             ; inst228[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.316      ; 0.766      ;
; 0.071  ; uart:inst106|rx_data[6]                ; inst317[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.206      ; 0.715      ;
; 0.073  ; uart:inst13|rx_data[1]                 ; inst185[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.128     ; 0.300      ;
; 0.073  ; WIFI_uart:inst1|recv_state.RX_RECEIVED ; inst270    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.443      ; 1.013      ;
; 0.076  ; uart:inst13|rx_data[2]                 ; inst185[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.127     ; 0.300      ;
; 0.087  ; uart:inst106|rx_data[5]                ; inst317[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.202      ; 0.697      ;
; 0.088  ; WIFI_uart:inst1|recv_state.RX_ERROR    ; inst275    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.250      ; 0.805      ;
; 0.095  ; uart:inst106|rx_data[7]                ; inst317[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.204      ; 0.693      ;
; 0.099  ; WIFI_uart:inst1|my_recv_state          ; inst254    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.249      ; 0.793      ;
; 0.106  ; uart:inst106|rx_data[1]                ; inst317[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.204      ; 0.741      ;
; 0.120  ; uart:inst106|rx_data[3]                ; inst317[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.203      ; 0.726      ;
; 0.130  ; uart:inst106|rx_data[4]                ; inst317[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.202      ; 0.719      ;
; 0.139  ; uart:inst106|recv_state.RX_RECEIVED    ; inst328    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.180      ; 0.691      ;
; 0.141  ; uart:inst106|recv_state.RX_ERROR       ; inst333    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.289      ; 0.728      ;
; 0.149  ; uart:inst13|rx_data[6]                 ; inst185[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.130     ; 0.300      ;
; 0.150  ; uart:inst13|rx_data[5]                 ; inst185[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.130     ; 0.300      ;
; 0.158  ; WIFI_uart:inst1|tx_state.TX_IDLE       ; inst269    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.491      ; 0.976      ;
; 0.160  ; WIFI_uart:inst1|rx_data[1]             ; inst228[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.429      ; 0.912      ;
; 0.168  ; uart:inst120|recv_state.RX_ERROR       ; inst493    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.015      ; 0.501      ;
; 0.241  ; WIFI_uart:inst1|rx_data[3]             ; inst228[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.316      ; 0.726      ;
; 0.386  ; uart:inst120|rx_data[3]                ; inst481[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.106      ; 0.300      ;
; 0.389  ; uart:inst120|rx_data[0]                ; inst481[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.110      ; 0.300      ;
; 0.389  ; uart:inst120|rx_data[5]                ; inst481[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.107      ; 0.300      ;
; 0.391  ; uart:inst120|rx_data[1]                ; inst481[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.112      ; 0.300      ;
; 0.391  ; uart:inst120|rx_data[6]                ; inst481[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.108      ; 0.300      ;
; 0.395  ; uart:inst120|rx_data[2]                ; inst481[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.115      ; 0.300      ;
; 0.397  ; uart:inst120|rx_data[4]                ; inst481[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.114      ; 0.300      ;
; 0.399  ; uart:inst120|rx_data[7]                ; inst481[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.115      ; 0.300      ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|MREQ_n'                                                                                                                                                                                                                     ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; -0.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.344      ; 2.751      ;
; -0.391 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.338      ; 2.738      ;
; -0.387 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.350      ; 2.746      ;
; -0.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.373      ; 1.764      ;
; -0.371 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.314      ; 2.694      ;
; -0.371 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.321      ; 2.701      ;
; -0.366 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.335      ; 2.710      ;
; -0.363 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.345      ; 2.717      ;
; -0.361 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.316      ; 2.686      ;
; -0.358 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.342      ; 2.709      ;
; -0.355 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.311      ; 2.675      ;
; -0.352 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.349      ; 2.710      ;
; -0.345 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.382      ; 1.736      ;
; -0.344 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.345      ; 2.698      ;
; -0.342 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.380      ; 1.731      ;
; -0.341 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.379      ; 1.729      ;
; -0.340 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.388      ; 1.737      ;
; -0.339 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.383      ; 1.731      ;
; -0.335 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.380      ; 1.724      ;
; -0.333 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.306      ; 2.648      ;
; -0.332 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.338      ; 2.679      ;
; -0.329 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.385      ; 1.723      ;
; -0.325 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.342      ; 2.676      ;
; -0.323 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.314      ; 2.646      ;
; -0.320 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.311      ; 2.640      ;
; -0.319 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.335      ; 2.663      ;
; -0.319 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.310      ; 2.638      ;
; -0.318 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.310      ; 2.637      ;
; -0.317 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.388      ; 1.714      ;
; -0.316 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.376      ; 1.701      ;
; -0.316 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.378      ; 1.703      ;
; -0.314 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.349      ; 2.672      ;
; -0.313 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.311      ; 2.633      ;
; -0.312 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.387      ; 1.708      ;
; -0.309 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.313      ; 2.631      ;
; -0.309 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.341      ; 2.659      ;
; -0.308 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.317      ; 2.634      ;
; -0.305 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.349      ; 2.663      ;
; -0.304 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.319      ; 2.632      ;
; -0.303 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.382      ; 1.694      ;
; -0.303 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.307      ; 2.619      ;
; -0.302 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.307      ; 2.618      ;
; -0.302 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.316      ; 2.627      ;
; -0.302 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.345      ; 2.656      ;
; -0.301 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.317      ; 2.627      ;
; -0.299 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.334      ; 2.642      ;
; -0.298 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.314      ; 2.621      ;
; -0.296 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.319      ; 2.624      ;
; -0.294 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.338      ; 2.641      ;
; -0.294 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.314      ; 2.617      ;
; -0.293 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.347      ; 2.649      ;
; -0.293 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.376      ; 1.678      ;
; -0.292 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.377      ; 1.678      ;
; -0.292 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.312      ; 2.613      ;
; -0.292 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.342      ; 2.643      ;
; -0.289 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.335      ; 2.633      ;
; -0.289 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.339      ; 2.637      ;
; -0.286 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.338      ; 2.633      ;
; -0.285 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.375      ; 1.669      ;
; -0.284 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.310      ; 2.603      ;
; -0.283 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.321      ; 2.613      ;
; -0.283 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.347      ; 2.639      ;
; -0.281 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.378      ; 1.668      ;
; -0.278 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.339      ; 2.626      ;
; -0.278 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.313      ; 2.600      ;
; -0.278 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.346      ; 2.633      ;
; -0.277 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.342      ; 2.628      ;
; -0.277 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.344      ; 2.630      ;
; -0.276 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.338      ; 2.623      ;
; -0.276 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.383      ; 1.668      ;
; -0.273 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.322      ; 2.604      ;
; -0.271 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.349      ; 2.629      ;
; -0.269 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.309      ; 2.587      ;
; -0.268 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.342      ; 2.619      ;
; -0.267 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.334      ; 2.610      ;
; -0.266 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.345      ; 2.620      ;
; -0.264 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.314      ; 2.587      ;
; -0.264 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.341      ; 2.614      ;
; -0.263 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.339      ; 2.611      ;
; -0.263 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.373      ; 1.645      ;
; -0.263 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.382      ; 1.654      ;
; -0.262 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.375      ; 1.646      ;
; -0.260 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.376      ; 1.645      ;
; -0.259 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.318      ; 2.586      ;
; -0.258 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.339      ; 2.606      ;
; -0.257 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.316      ; 2.582      ;
; -0.256 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.338      ; 2.603      ;
; -0.253 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.380      ; 1.642      ;
; -0.252 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.321      ; 2.582      ;
; -0.251 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.339      ; 2.599      ;
; -0.248 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.340      ; 2.597      ;
; -0.248 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.310      ; 2.567      ;
; -0.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.342      ; 2.597      ;
; -0.244 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.310      ; 2.563      ;
; -0.240 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.344      ; 2.593      ;
; -0.237 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.376      ; 1.622      ;
; -0.230 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.319      ; 2.558      ;
; -0.230 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.387      ; 1.626      ;
; -0.229 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.314      ; 2.552      ;
; -0.228 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.316      ; 2.553      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_UART_8255_SELECT-'                                                                                      ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; -0.219 ; uart:inst14|rx_data[4]             ; inst291[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.177     ; 0.300      ;
; -0.109 ; uart:inst14|rx_data[0]             ; inst291[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.180     ; 0.300      ;
; -0.073 ; uart:inst90|rx_data[0]             ; inst356[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.171     ; 0.300      ;
; -0.069 ; uart:inst90|tx_state.TX_IDLE       ; inst363    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.234      ; 0.883      ;
; 0.017  ; uart:inst14|rx_data[2]             ; inst291[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.180     ; 0.300      ;
; 0.021  ; uart:inst90|recv_state.RX_ERROR    ; inst400    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.066     ; 0.414      ;
; 0.026  ; uart:inst14|rx_data[1]             ; inst291[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.179     ; 0.300      ;
; 0.032  ; uart:inst90|rx_data[2]             ; inst356[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.170     ; 0.300      ;
; 0.036  ; uart:inst14|rx_data[6]             ; inst291[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.037      ; 0.489      ;
; 0.062  ; uart:inst14|tx_state.TX_IDLE       ; inst300    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.225      ; 0.743      ;
; 0.101  ; uart:inst14|rx_data[5]             ; inst291[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.179     ; 0.300      ;
; 0.103  ; uart:inst14|rx_data[3]             ; inst291[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.176     ; 0.300      ;
; 0.106  ; uart:inst90|rx_data[1]             ; inst356[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.174     ; 0.300      ;
; 0.108  ; uart:inst90|rx_data[3]             ; inst356[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.172     ; 0.300      ;
; 0.110  ; uart:inst90|rx_data[4]             ; inst356[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.169     ; 0.300      ;
; 0.122  ; uart:inst14|recv_state.RX_ERROR    ; inst307    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.162      ; 0.539      ;
; 0.132  ; uart:inst14|rx_data[7]             ; inst291[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.036      ; 0.486      ;
; 0.134  ; uart:inst14|my_recv_state          ; inst299    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.160      ; 0.546      ;
; 0.141  ; uart:inst90|rx_data[7]             ; inst356[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.157      ; 0.596      ;
; 0.149  ; uart:inst14|recv_state.RX_RECEIVED ; inst301    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.163      ; 0.516      ;
; 0.151  ; uart:inst90|rx_data[6]             ; inst356[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.157      ; 0.586      ;
; 0.156  ; uart:inst90|rx_data[5]             ; inst356[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.153      ; 0.577      ;
; 0.159  ; 74164:inst47|9                     ; inst302    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.010      ; 0.501      ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_SPI_I2C_PORTS-'                                                                                                                       ;
+-------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node    ; Launch Clock                           ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; 0.145 ; inst295                                    ; inst360    ; ps2_keyboard_to_ascii:inst37|ascii_new ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.299      ; 0.746      ;
; 0.183 ; ps2_keyboard_to_ascii:inst37|ascii_code[6] ; inst277[6] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.208      ; 0.300      ;
; 0.309 ; ps2_keyboard_to_ascii:inst37|ascii_code[0] ; inst277[0] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.210      ; 0.300      ;
; 0.380 ; ps2_keyboard_to_ascii:inst37|ascii_code[5] ; inst277[5] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.201      ; 0.300      ;
; 0.385 ; ps2_keyboard_to_ascii:inst37|ascii_code[3] ; inst277[3] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.207      ; 0.300      ;
; 0.388 ; ps2_keyboard_to_ascii:inst37|ascii_code[2] ; inst277[2] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.209      ; 0.300      ;
; 0.390 ; ps2_keyboard_to_ascii:inst37|ascii_code[4] ; inst277[4] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.211      ; 0.300      ;
; 0.419 ; ps2_keyboard_to_ascii:inst37|ascii_code[1] ; inst277[1] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.139      ; 0.300      ;
+-------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.362 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                    ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.529      ; 0.644      ;
; 0.483 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.466      ;
; 0.490 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.459      ;
; 0.497 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.452      ;
; 0.497 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.452      ;
; 0.497 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.452      ;
; 0.556 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.393      ;
; 0.558 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.391      ;
; 0.560 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.389      ;
; 0.561 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.388      ;
; 0.565 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.384      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 48.453 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.499      ;
; 48.498 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.454      ;
; 48.517 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.435      ;
; 48.517 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.435      ;
; 48.521 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.431      ;
; 48.527 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.425      ;
; 48.564 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.388      ;
; 48.566 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.386      ;
; 48.581 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.371      ;
; 48.585 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.367      ;
; 48.585 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.367      ;
; 48.585 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.367      ;
; 48.589 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.363      ;
; 48.595 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.357      ;
; 48.595 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.357      ;
; 48.632 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.320      ;
; 48.633 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.319      ;
; 48.634 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.318      ;
; 48.649 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.303      ;
; 48.649 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.303      ;
; 48.653 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.299      ;
; 48.653 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.299      ;
; 48.653 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.299      ;
; 48.653 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.299      ;
; 48.657 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.295      ;
; 48.662 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.290      ;
; 48.663 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.289      ;
; 48.663 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.289      ;
; 48.700 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.252      ;
; 48.701 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.251      ;
; 48.702 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.250      ;
; 48.702 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.250      ;
; 48.717 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.235      ;
; 48.717 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.235      ;
; 48.717 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.235      ;
; 48.721 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.231      ;
; 48.721 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.231      ;
; 48.721 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.231      ;
; 48.721 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.231      ;
; 48.721 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.231      ;
; 48.725 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.227      ;
; 48.730 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.222      ;
; 48.730 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.222      ;
; 48.731 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.221      ;
; 48.731 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.221      ;
; 48.768 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.184      ;
; 48.769 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.183      ;
; 48.769 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.183      ;
; 48.770 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.182      ;
; 48.770 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.182      ;
; 48.785 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.167      ;
; 48.785 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.167      ;
; 48.785 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.167      ;
; 48.785 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.167      ;
; 48.788 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.163      ;
; 48.789 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.163      ;
; 48.789 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.163      ;
; 48.789 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.163      ;
; 48.789 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.163      ;
; 48.789 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.163      ;
; 48.793 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.159      ;
; 48.798 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.154      ;
; 48.798 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.154      ;
; 48.799 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.153      ;
; 48.799 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.153      ;
; 48.799 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.153      ;
; 48.836 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.116      ;
; 48.837 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.115      ;
; 48.837 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.115      ;
; 48.838 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.114      ;
; 48.838 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.114      ;
; 48.838 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.114      ;
; 48.852 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.099      ;
; 48.853 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.099      ;
; 48.853 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.099      ;
; 48.853 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.099      ;
; 48.853 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.099      ;
; 48.855 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.096      ;
; 48.856 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.095      ;
; 48.857 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.095      ;
; 48.857 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.095      ;
; 48.857 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.095      ;
; 48.857 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.095      ;
; 48.857 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.095      ;
; 48.860 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.091      ;
; 48.866 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.086      ;
; 48.866 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.086      ;
; 48.867 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.085      ;
; 48.867 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.085      ;
; 48.867 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.085      ;
; 48.868 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.084      ;
; 48.904 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.047      ;
; 48.904 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.048      ;
; 48.905 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.047      ;
; 48.905 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.047      ;
; 48.905 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.046      ;
; 48.906 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.046      ;
; 48.906 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.046      ;
; 48.919 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.032      ;
; 48.920 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.031      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.727 ; spi_16bit_master:inst74|rx_data[1]        ; inst407         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.983      ; 0.276      ;
; -0.726 ; spi_16bit_master:inst74|rx_data[5]        ; inst411         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.982      ; 0.276      ;
; -0.725 ; spi_16bit_master:inst74|rx_data[6]        ; inst413         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.981      ; 0.276      ;
; -0.725 ; spi_16bit_master:inst74|rx_data[0]        ; inst406         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.981      ; 0.276      ;
; -0.723 ; spi_16bit_master:inst74|rx_data[2]        ; inst408         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.979      ; 0.276      ;
; -0.720 ; spi_16bit_master:inst74|rx_data[4]        ; inst410         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.976      ; 0.276      ;
; -0.720 ; spi_16bit_master:inst74|rx_data[7]        ; inst414         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.976      ; 0.276      ;
; -0.549 ; spi_16bit_master:inst74|rx_data[3]        ; inst409         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.805      ; 0.276      ;
; -0.051 ; spi_16bit_master:inst74|busy              ; inst416         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.325      ; 1.294      ;
; -0.045 ; uart:325|tx_state.TX_IDLE                 ; inst195         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.215      ; 0.700      ;
; -0.025 ; uart:325|recv_state.RX_ERROR              ; inst201         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.063      ; 0.568      ;
; -0.018 ; uart:325|recv_state.RX_RECEIVED           ; inst196         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.062      ; 0.574      ;
; -0.005 ; uart:325|my_recv_state                    ; inst194         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.338      ; 0.863      ;
; 0.100  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; 74273:inst76|13 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.067      ; 1.271      ;
; 0.101  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 74273:inst76|18 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.056      ; 1.261      ;
; 0.125  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; 74273:inst76|12 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.059      ; 1.288      ;
; 0.135  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; 74273:inst76|16 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.066      ; 1.305      ;
; 0.148  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; 74273:inst76|15 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.065      ; 1.317      ;
; 0.162  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst531         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.745      ; 0.427      ;
; 0.166  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 74273:inst76|17 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.064      ; 1.334      ;
; 0.173  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; 74273:inst76|14 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.058      ; 1.335      ;
; 0.199  ; uart:325|rx_data[7]                       ; inst170[7]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.547      ; 0.276      ;
; 0.200  ; uart:325|rx_data[4]                       ; inst170[4]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.546      ; 0.276      ;
; 0.200  ; uart:325|rx_data[6]                       ; inst170[6]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.546      ; 0.276      ;
; 0.201  ; uart:325|rx_data[0]                       ; inst170[0]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.545      ; 0.276      ;
; 0.201  ; uart:325|rx_data[2]                       ; inst170[2]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.545      ; 0.276      ;
; 0.201  ; uart:325|rx_data[3]                       ; inst170[3]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.545      ; 0.276      ;
; 0.201  ; uart:325|rx_data[5]                       ; inst170[5]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.545      ; 0.276      ;
; 0.202  ; uart:325|rx_data[1]                       ; inst170[1]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.544      ; 0.276      ;
; 0.207  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; 74273:inst76|19 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.066      ; 1.377      ;
; 0.327  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst542         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.092      ; 0.939      ;
; 0.366  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.343      ; 0.813      ;
; 0.389  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.335      ; 0.828      ;
; 0.457  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst544         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.522      ; 0.499      ;
; 0.561  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst543         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.513      ; 0.594      ;
; 0.571  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst533         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.520      ; 0.611      ;
; 0.618  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst539         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.522      ; 0.660      ;
; 0.738  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst440         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.546      ; 0.804      ;
; 0.755  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst237         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.260      ; 0.535      ;
; 0.760  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst402         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.380      ; 0.660      ;
; 0.776  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst158[5]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.302      ; 0.598      ;
; 0.796  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst334         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.344      ; 0.660      ;
; 0.803  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst249         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.304      ; 0.627      ;
; 0.823  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst238         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.305      ; 0.648      ;
; 0.832  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst279         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.128      ; 0.480      ;
; 0.836  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst431         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.570      ; 0.926      ;
; 0.838  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst276         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.037      ; 0.395      ;
; 0.848  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst158[1]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.305      ; 0.673      ;
; 0.852  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst265         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.038      ; 0.410      ;
; 0.853  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst444         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.540      ; 0.913      ;
; 0.874  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst158[3]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.313      ; 0.707      ;
; 0.891  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst158[0]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.311      ; 0.722      ;
; 0.903  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst532         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.512      ; 0.935      ;
; 0.947  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst231         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.306      ; 0.773      ;
; 0.960  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst158[7]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.288      ; 0.768      ;
; 0.974  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst439         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.547      ; 1.041      ;
; 0.977  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst443         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.564      ; 1.061      ;
; 0.985  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst446         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.552      ; 1.057      ;
; 1.014  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst433         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.586      ; 1.120      ;
; 1.015  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst427         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.577      ; 1.112      ;
; 1.023  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst430         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.595      ; 1.138      ;
; 1.036  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst541         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.529      ; 1.085      ;
; 1.038  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst429         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.582      ; 1.140      ;
; 1.044  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst441         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.556      ; 1.120      ;
; 1.047  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst158[6]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.320      ; 0.887      ;
; 1.063  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst426         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.570      ; 1.153      ;
; 1.064  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst445         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.549      ; 1.133      ;
; 1.078  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst428         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.582      ; 1.180      ;
; 1.089  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst158[2]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.323      ; 0.932      ;
; 1.109  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst442         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.548      ; 1.177      ;
; 1.118  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst158[4]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.331      ; 0.969      ;
; 1.127  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst432         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.576      ; 1.223      ;
; 1.180  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst251         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.368      ; 1.068      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Microcomputer:inst|cpuClock'                                                                                                                                                                  ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                           ; Launch Clock                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; -0.290 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.575      ; 1.494      ;
; -0.206 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.575      ; 1.578      ;
; -0.205 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 1.590      ;
; -0.205 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 1.590      ;
; 0.044  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.581      ; 1.834      ;
; 0.180  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.580      ; 1.969      ;
; 0.186  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF     ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r       ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate   ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2    ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.191  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.579      ; 1.979      ;
; 0.194  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.314      ;
; 0.208  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.329      ;
; 0.218  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.580      ; 2.007      ;
; 0.241  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.575      ; 2.025      ;
; 0.253  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.374      ;
; 0.268  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.580      ; 2.057      ;
; 0.269  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.584      ; 2.062      ;
; 0.290  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.411      ;
; 0.290  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.410      ;
; 0.291  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.412      ;
; 0.294  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.085      ;
; 0.295  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.415      ;
; 0.299  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.579      ; 2.087      ;
; 0.300  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.421      ;
; 0.302  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.038      ; 0.424      ;
; 0.306  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.580      ; 2.096      ;
; 0.308  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.428      ;
; 0.310  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.430      ;
; 0.310  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.580      ; 2.099      ;
; 0.315  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.435      ;
; 0.316  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.437      ;
; 0.316  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.437      ;
; 0.317  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.438      ;
; 0.317  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.437      ;
; 0.318  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.438      ;
; 0.324  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.444      ;
; 0.326  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.580      ; 2.115      ;
; 0.329  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.575      ; 2.113      ;
; 0.334  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.454      ;
; 0.335  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.455      ;
; 0.337  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrB_r[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.457      ;
; 0.339  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[2]   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.459      ;
; 0.341  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.461      ;
; 0.343  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.038      ; 0.465      ;
; 0.351  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.471      ;
; 0.354  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.475      ;
; 0.375  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.495      ;
; 0.375  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.579      ; 2.163      ;
; 0.376  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.038      ; 0.498      ;
; 0.377  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.498      ;
; 0.388  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.509      ;
; 0.396  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 1.575      ; 1.680      ;
; 0.404  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]        ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.997      ; 1.485      ;
; 0.425  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.580      ; 2.214      ;
; 0.440  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 2.235      ;
; 0.441  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 2.236      ;
; 0.446  ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[10]   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.047      ; 0.577      ;
; 0.447  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]        ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.970      ; 1.501      ;
; 0.464  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.584      ;
; 0.464  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.584      ;
; 0.465  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.585      ;
; 0.466  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.586      ;
; 0.467  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.038      ; 0.589      ;
; 0.468  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.588      ;
; 0.471  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.038      ; 0.593      ;
; 0.484  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.604      ;
; 0.487  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[2]   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.607      ;
; 0.490  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]      ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.611      ;
; 0.490  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 1.575      ; 1.774      ;
; 0.503  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.032      ; 0.619      ;
; 0.505  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.030      ; 0.619      ;
; 0.505  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 1.586      ; 1.800      ;
; 0.505  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 1.586      ; 1.800      ;
; 0.507  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.043      ; 0.634      ;
; 0.507  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.041      ; 0.632      ;
; 0.512  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.030      ; 0.626      ;
; 0.515  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[0] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.635      ;
; 0.516  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.636      ;
; 0.521  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind      ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.641      ;
; 0.522  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]       ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.642      ;
; 0.522  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[0] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.642      ;
; 0.524  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.644      ;
; 0.524  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.580      ; 2.313      ;
; 0.525  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.975      ; 1.584      ;
; 0.528  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]        ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.993      ; 1.605      ;
; 0.529  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.649      ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_SPI_I2C_PORTS-'                                                                                                                         ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node    ; Launch Clock                           ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; -0.062 ; ps2_keyboard_to_ascii:inst37|ascii_code[4] ; inst277[4] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.308      ; 0.276      ;
; -0.060 ; ps2_keyboard_to_ascii:inst37|ascii_code[0] ; inst277[0] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.306      ; 0.276      ;
; -0.059 ; ps2_keyboard_to_ascii:inst37|ascii_code[2] ; inst277[2] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.305      ; 0.276      ;
; -0.058 ; ps2_keyboard_to_ascii:inst37|ascii_code[6] ; inst277[6] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.304      ; 0.276      ;
; -0.057 ; ps2_keyboard_to_ascii:inst37|ascii_code[3] ; inst277[3] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.303      ; 0.276      ;
; -0.050 ; ps2_keyboard_to_ascii:inst37|ascii_code[5] ; inst277[5] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.296      ; 0.276      ;
; 0.014  ; ps2_keyboard_to_ascii:inst37|ascii_code[1] ; inst277[1] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.232      ; 0.276      ;
; 0.234  ; inst295                                    ; inst360    ; ps2_keyboard_to_ascii:inst37|ascii_new ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.391      ; 0.645      ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_S100_SERIAL_PORTS-'                                                                                          ;
+-------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; 0.039 ; uart:inst120|rx_data[2]                ; inst481[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.207      ; 0.276      ;
; 0.039 ; uart:inst120|rx_data[7]                ; inst481[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.207      ; 0.276      ;
; 0.040 ; uart:inst120|rx_data[4]                ; inst481[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.206      ; 0.276      ;
; 0.042 ; uart:inst120|rx_data[1]                ; inst481[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.204      ; 0.276      ;
; 0.044 ; uart:inst120|rx_data[0]                ; inst481[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.202      ; 0.276      ;
; 0.046 ; uart:inst120|rx_data[6]                ; inst481[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.200      ; 0.276      ;
; 0.047 ; uart:inst120|rx_data[5]                ; inst481[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.199      ; 0.276      ;
; 0.048 ; uart:inst120|rx_data[3]                ; inst481[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.198      ; 0.276      ;
; 0.138 ; WIFI_uart:inst1|rx_data[3]             ; inst228[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.415      ; 0.583      ;
; 0.200 ; WIFI_uart:inst1|tx_state.TX_IDLE       ; inst269    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.598      ; 0.828      ;
; 0.209 ; WIFI_uart:inst1|rx_data[0]             ; inst228[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.416      ; 0.655      ;
; 0.209 ; WIFI_uart:inst1|rx_data[1]             ; inst228[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.532      ; 0.771      ;
; 0.209 ; uart:inst106|recv_state.RX_ERROR       ; inst333    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.389      ; 0.628      ;
; 0.227 ; WIFI_uart:inst1|rx_data[2]             ; inst228[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.415      ; 0.672      ;
; 0.228 ; WIFI_uart:inst1|rx_data[5]             ; inst228[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.417      ; 0.675      ;
; 0.231 ; WIFI_uart:inst1|rx_data[6]             ; inst228[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.415      ; 0.676      ;
; 0.236 ; WIFI_uart:inst1|rx_data[4]             ; inst228[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.417      ; 0.683      ;
; 0.239 ; uart:inst120|recv_state.RX_RECEIVED    ; inst488    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.193      ; 0.462      ;
; 0.245 ; WIFI_uart:inst1|rx_data[7]             ; inst228[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.416      ; 0.691      ;
; 0.254 ; uart:inst106|recv_state.RX_RECEIVED    ; inst328    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.276      ; 0.560      ;
; 0.259 ; uart:inst120|recv_state.RX_ERROR       ; inst493    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.104      ; 0.393      ;
; 0.266 ; uart:inst106|rx_data[7]                ; inst317[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.298      ; 0.594      ;
; 0.267 ; uart:inst106|tx_state.TX_IDLE          ; inst327    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.479      ; 0.776      ;
; 0.268 ; uart:inst106|rx_data[5]                ; inst317[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.296      ; 0.594      ;
; 0.279 ; uart:inst106|rx_data[4]                ; inst317[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.297      ; 0.606      ;
; 0.280 ; WIFI_uart:inst1|recv_state.RX_RECEIVED ; inst270    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.548      ; 0.858      ;
; 0.282 ; uart:inst106|rx_data[3]                ; inst317[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.297      ; 0.609      ;
; 0.285 ; uart:inst120|tx_state.TX_IDLE          ; inst487    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.392      ; 0.707      ;
; 0.290 ; uart:inst106|rx_data[6]                ; inst317[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.300      ; 0.620      ;
; 0.290 ; uart:inst13|rx_data[0]                 ; inst185[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; -0.044     ; 0.276      ;
; 0.291 ; uart:inst13|rx_data[2]                 ; inst185[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; -0.045     ; 0.276      ;
; 0.292 ; uart:inst13|rx_data[1]                 ; inst185[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; -0.046     ; 0.276      ;
; 0.294 ; uart:inst13|rx_data[5]                 ; inst185[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; -0.048     ; 0.276      ;
; 0.294 ; uart:inst13|rx_data[6]                 ; inst185[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; -0.048     ; 0.276      ;
; 0.295 ; uart:inst106|rx_data[1]                ; inst317[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.299      ; 0.624      ;
; 0.298 ; uart:inst106|my_recv_state             ; inst324    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.269      ; 0.597      ;
; 0.298 ; WIFI_uart:inst1|my_recv_state          ; inst254    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.346      ; 0.674      ;
; 0.310 ; WIFI_uart:inst1|recv_state.RX_ERROR    ; inst275    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.347      ; 0.687      ;
; 0.311 ; uart:inst106|rx_data[0]                ; inst317[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.301      ; 0.642      ;
; 0.328 ; uart:inst106|rx_data[2]                ; inst317[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.514      ; 0.872      ;
; 0.329 ; uart:inst13|recv_state.RX_RECEIVED     ; inst212    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.171      ; 0.530      ;
; 0.335 ; uart:inst120|my_recv_state             ; inst486    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.142      ; 0.507      ;
; 0.335 ; uart:inst13|tx_state.TX_IDLE           ; inst211    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.163      ; 0.528      ;
; 0.363 ; uart:inst13|rx_data[3]                 ; inst185[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; -0.048     ; 0.345      ;
; 0.364 ; uart:inst13|rx_data[4]                 ; inst185[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; -0.046     ; 0.348      ;
; 0.369 ; uart:inst13|recv_state.RX_ERROR        ; inst218    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.018      ; 0.417      ;
; 0.433 ; uart:inst13|rx_data[7]                 ; inst185[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; -0.048     ; 0.415      ;
; 0.457 ; uart:inst13|my_recv_state              ; inst209    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; -0.072     ; 0.415      ;
+-------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                       ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.081 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|recv_state.RX_ERROR                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 1.313      ; 1.508      ;
; 0.085 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|recv_state.RX_RECEIVED                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 1.313      ; 1.512      ;
; 0.098 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|my_recv_state                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 1.328      ; 1.540      ;
; 0.121 ; uart:inst106|recv_state.RX_CHECK_STOP                                                              ; uart:inst106|my_recv_state                                                                                    ; CLK_50                              ; CLK_50      ; 0.000        ; 0.239      ; 0.444      ;
; 0.134 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|my_recv_state                                                                                        ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 1.312      ; 1.560      ;
; 0.144 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; CLK_50      ; 0.000        ; 1.295      ; 1.678      ;
; 0.164 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; CLK_50      ; 0.000        ; 1.296      ; 1.699      ;
; 0.165 ; FPGA_BOARD_RESET-                                                                                  ; WIFI_uart:inst1|recv_state.RX_IDLE                                                                            ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 1.127      ; 1.406      ;
; 0.179 ; uart:325|recv_state.RX_ERROR                                                                       ; uart:325|recv_state.RX_ERROR                                                                                  ; CLK_50                              ; CLK_50      ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; uart:inst90|tx_out                                                                                 ; uart:inst90|tx_out                                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:inst90|tx_data[7]                                                                             ; uart:inst90|tx_data[7]                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:inst106|recv_state.RX_DELAY_RESTART                                                           ; uart:inst106|recv_state.RX_DELAY_RESTART                                                                      ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:inst13|recv_state.RX_ERROR                                                                    ; uart:inst13|recv_state.RX_ERROR                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:inst90|rx_bits_remaining[2]                                                                   ; uart:inst90|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:inst120|recv_state.RX_ERROR                                                                   ; uart:inst120|recv_state.RX_ERROR                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:inst120|rx_bits_remaining[2]                                                                  ; uart:inst120|rx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:inst90|tx_bits_remaining[3]                                                                   ; uart:inst90|tx_bits_remaining[3]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:inst90|tx_bits_remaining[1]                                                                   ; uart:inst90|tx_bits_remaining[1]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:inst90|tx_bits_remaining[0]                                                                   ; uart:inst90|tx_bits_remaining[0]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:inst90|tx_bits_remaining[2]                                                                   ; uart:inst90|tx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart:inst106|tx_bits_remaining[0]                                                                  ; uart:inst106|tx_bits_remaining[0]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|caps_lock                                                             ; ps2_keyboard_to_ascii:inst37|caps_lock                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|shift_l                                                               ; ps2_keyboard_to_ascii:inst37|shift_l                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|shift_r                                                               ; ps2_keyboard_to_ascii:inst37|shift_r                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|control_r                                                             ; ps2_keyboard_to_ascii:inst37|control_r                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|control_l                                                             ; ps2_keyboard_to_ascii:inst37|control_l                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|e0_code                                                               ; ps2_keyboard_to_ascii:inst37|e0_code                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|break                                                                 ; ps2_keyboard_to_ascii:inst37|break                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst13|tx_out                                                                                 ; uart:inst13|tx_out                                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst13|tx_data[7]                                                                             ; uart:inst13|tx_data[7]                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst14|tx_out                                                                                 ; uart:inst14|tx_out                                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst14|tx_data[7]                                                                             ; uart:inst14|tx_data[7]                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WIFI_uart:inst1|tx_out                                                                             ; WIFI_uart:inst1|tx_out                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WIFI_uart:inst1|tx_data[7]                                                                         ; WIFI_uart:inst1|tx_data[7]                                                                                    ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:325|tx_out                                                                                    ; uart:325|tx_out                                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:325|tx_data[7]                                                                                ; uart:325|tx_data[7]                                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst120|tx_out                                                                                ; uart:inst120|tx_out                                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst120|tx_data[7]                                                                            ; uart:inst120|tx_data[7]                                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst106|tx_out                                                                                ; uart:inst106|tx_out                                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst106|tx_data[7]                                                                            ; uart:inst106|tx_data[7]                                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WIFI_uart:inst1|recv_state.RX_ERROR                                                                ; WIFI_uart:inst1|recv_state.RX_ERROR                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WIFI_uart:inst1|rx_bits_remaining[2]                                                               ; WIFI_uart:inst1|rx_bits_remaining[2]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WIFI_uart:inst1|recv_state.RX_DELAY_RESTART                                                        ; WIFI_uart:inst1|recv_state.RX_DELAY_RESTART                                                                   ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst106|rx_bits_remaining[2]                                                                  ; uart:inst106|rx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst106|recv_state.RX_ERROR                                                                   ; uart:inst106|recv_state.RX_ERROR                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst13|rx_bits_remaining[2]                                                                   ; uart:inst13|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst13|recv_state.RX_DELAY_RESTART                                                            ; uart:inst13|recv_state.RX_DELAY_RESTART                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst14|rx_bits_remaining[2]                                                                   ; uart:inst14|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst14|recv_state.RX_ERROR                                                                    ; uart:inst14|recv_state.RX_ERROR                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst14|recv_state.RX_DELAY_RESTART                                                            ; uart:inst14|recv_state.RX_DELAY_RESTART                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst120|recv_state.RX_DELAY_RESTART                                                           ; uart:inst120|recv_state.RX_DELAY_RESTART                                                                      ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst13|tx_bits_remaining[3]                                                                   ; uart:inst13|tx_bits_remaining[3]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst13|tx_bits_remaining[1]                                                                   ; uart:inst13|tx_bits_remaining[1]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst13|tx_bits_remaining[0]                                                                   ; uart:inst13|tx_bits_remaining[0]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst13|tx_bits_remaining[2]                                                                   ; uart:inst13|tx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst14|tx_bits_remaining[0]                                                                   ; uart:inst14|tx_bits_remaining[0]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst14|tx_bits_remaining[1]                                                                   ; uart:inst14|tx_bits_remaining[1]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst14|tx_bits_remaining[2]                                                                   ; uart:inst14|tx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst14|tx_bits_remaining[3]                                                                   ; uart:inst14|tx_bits_remaining[3]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WIFI_uart:inst1|tx_bits_remaining[3]                                                               ; WIFI_uart:inst1|tx_bits_remaining[3]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WIFI_uart:inst1|tx_bits_remaining[0]                                                               ; WIFI_uart:inst1|tx_bits_remaining[0]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WIFI_uart:inst1|tx_bits_remaining[2]                                                               ; WIFI_uart:inst1|tx_bits_remaining[2]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WIFI_uart:inst1|tx_bits_remaining[1]                                                               ; WIFI_uart:inst1|tx_bits_remaining[1]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst120|tx_bits_remaining[0]                                                                  ; uart:inst120|tx_bits_remaining[0]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst120|tx_bits_remaining[1]                                                                  ; uart:inst120|tx_bits_remaining[1]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst120|tx_bits_remaining[2]                                                                  ; uart:inst120|tx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst120|tx_bits_remaining[3]                                                                  ; uart:inst120|tx_bits_remaining[3]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst106|tx_bits_remaining[2]                                                                  ; uart:inst106|tx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst106|tx_bits_remaining[1]                                                                  ; uart:inst106|tx_bits_remaining[1]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst106|tx_bits_remaining[3]                                                                  ; uart:inst106|tx_bits_remaining[3]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:325|tx_bits_remaining[0]                                                                      ; uart:325|tx_bits_remaining[0]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:325|tx_bits_remaining[1]                                                                      ; uart:325|tx_bits_remaining[1]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:325|tx_bits_remaining[3]                                                                      ; uart:325|tx_bits_remaining[3]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:325|tx_bits_remaining[2]                                                                      ; uart:325|tx_bits_remaining[2]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart:325|rx_bits_remaining[2]                                                                      ; uart:325|rx_bits_remaining[2]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:325|recv_state.RX_DELAY_RESTART                                                               ; uart:325|recv_state.RX_DELAY_RESTART                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FPGA_BOARD_RESET-                                                                                  ; WIFI_uart:inst1|tx_bits_remaining[0]                                                                          ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 1.124      ; 1.425      ;
; 0.192 ; 74164:inst88|6                                                                                     ; 74164:inst88|7                                                                                                ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; 74164:inst88|5                                                                                     ; 74164:inst88|6                                                                                                ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; 74164:inst45|3                                                                                     ; 74164:inst45|4                                                                                                ; CLK_50                              ; CLK_50      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; 74164:inst107|8                                                                                    ; 74164:inst107|9                                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; 74164:inst107|6                                                                                    ; 74164:inst107|7                                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.038      ; 0.314      ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                                         ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.135 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_ratio[31]  ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.183      ;
; 0.153 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|sclk           ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.200      ;
; 0.184 ; spi_16bit_master:inst74|sclk           ; spi_16bit_master:inst74|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; spi_16bit_master:inst74|assert_data    ; spi_16bit_master:inst74|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|state          ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; spi_16bit_master:inst74|clk_ratio[31]  ; spi_16bit_master:inst74|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.307      ;
; 0.204 ; spi_16bit_master:inst74|rx_buffer[3]   ; spi_16bit_master:inst74|rx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.327      ;
; 0.225 ; spi_16bit_master:inst74|clk_toggles[5] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.348      ;
; 0.250 ; spi_16bit_master:inst74|tx_buffer[4]   ; spi_16bit_master:inst74|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.373      ;
; 0.250 ; spi_16bit_master:inst74|tx_buffer[2]   ; spi_16bit_master:inst74|tx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.373      ;
; 0.252 ; spi_16bit_master:inst74|tx_buffer[6]   ; spi_16bit_master:inst74|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.375      ;
; 0.254 ; spi_16bit_master:inst74|rx_buffer[6]   ; spi_16bit_master:inst74|rx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; spi_16bit_master:inst74|rx_buffer[5]   ; spi_16bit_master:inst74|rx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.377      ;
; 0.267 ; spi_16bit_master:inst74|rx_buffer[7]   ; spi_16bit_master:inst74|rx_data[7]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.390      ;
; 0.268 ; spi_16bit_master:inst74|rx_buffer[4]   ; spi_16bit_master:inst74|rx_data[4]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.391      ;
; 0.269 ; spi_16bit_master:inst74|rx_buffer[6]   ; spi_16bit_master:inst74|rx_data[6]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.392      ;
; 0.269 ; spi_16bit_master:inst74|rx_buffer[5]   ; spi_16bit_master:inst74|rx_data[5]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.392      ;
; 0.271 ; spi_16bit_master:inst74|rx_buffer[4]   ; spi_16bit_master:inst74|rx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.394      ;
; 0.276 ; spi_16bit_master:inst74|rx_buffer[1]   ; spi_16bit_master:inst74|rx_data[1]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.399      ;
; 0.284 ; inst439                                ; spi_16bit_master:inst74|tx_buffer[8]   ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.029      ; 0.417      ;
; 0.284 ; inst442                                ; spi_16bit_master:inst74|tx_buffer[11]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.028      ; 0.416      ;
; 0.291 ; inst445                                ; spi_16bit_master:inst74|tx_buffer[14]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.021      ; 0.416      ;
; 0.293 ; spi_16bit_master:inst74|tx_buffer[13]  ; spi_16bit_master:inst74|tx_buffer[14]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; spi_16bit_master:inst74|tx_buffer[9]   ; spi_16bit_master:inst74|tx_buffer[10]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; spi_16bit_master:inst74|tx_buffer[7]   ; spi_16bit_master:inst74|tx_buffer[8]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; spi_16bit_master:inst74|tx_buffer[1]   ; spi_16bit_master:inst74|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.416      ;
; 0.294 ; spi_16bit_master:inst74|tx_buffer[5]   ; spi_16bit_master:inst74|tx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; spi_16bit_master:inst74|clk_toggles[4] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; spi_16bit_master:inst74|clk_toggles[3] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.420      ;
; 0.299 ; inst440                                ; spi_16bit_master:inst74|tx_buffer[9]   ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.023      ; 0.426      ;
; 0.300 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_ratio[31]  ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.434      ; 1.848      ;
; 0.301 ; inst446                                ; spi_16bit_master:inst74|tx_buffer[15]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.025      ; 0.430      ;
; 0.302 ; inst441                                ; spi_16bit_master:inst74|tx_buffer[10]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.021      ; 0.427      ;
; 0.304 ; inst444                                ; spi_16bit_master:inst74|tx_buffer[13]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.022      ; 0.430      ;
; 0.311 ; inst443                                ; spi_16bit_master:inst74|tx_buffer[12]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.022      ; 0.437      ;
; 0.321 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|sclk           ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.433      ; 1.868      ;
; 0.325 ; spi_16bit_master:inst74|rx_buffer[0]   ; spi_16bit_master:inst74|rx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.448      ;
; 0.328 ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[0] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.451      ;
; 0.337 ; spi_16bit_master:inst74|rx_buffer[2]   ; spi_16bit_master:inst74|rx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.460      ;
; 0.340 ; spi_16bit_master:inst74|rx_buffer[0]   ; spi_16bit_master:inst74|rx_data[0]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.463      ;
; 0.350 ; spi_16bit_master:inst74|rx_buffer[2]   ; spi_16bit_master:inst74|rx_data[2]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.473      ;
; 0.353 ; spi_16bit_master:inst74|tx_buffer[8]   ; spi_16bit_master:inst74|tx_buffer[9]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.476      ;
; 0.359 ; spi_16bit_master:inst74|tx_buffer[11]  ; spi_16bit_master:inst74|tx_buffer[12]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.482      ;
; 0.363 ; spi_16bit_master:inst74|tx_buffer[14]  ; spi_16bit_master:inst74|tx_buffer[15]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.486      ;
; 0.371 ; spi_16bit_master:inst74|rx_buffer[1]   ; spi_16bit_master:inst74|rx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.494      ;
; 0.376 ; spi_16bit_master:inst74|ss_n[0]        ; spi_16bit_master:inst74|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.499      ;
; 0.416 ; spi_16bit_master:inst74|tx_buffer[0]   ; spi_16bit_master:inst74|tx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.538      ;
; 0.424 ; spi_16bit_master:inst74|tx_buffer[15]  ; spi_16bit_master:inst74|mosi~reg0      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.042      ; 0.550      ;
; 0.445 ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.568      ;
; 0.446 ; spi_16bit_master:inst74|clk_toggles[3] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.569      ;
; 0.453 ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.576      ;
; 0.455 ; spi_16bit_master:inst74|clk_toggles[4] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.578      ;
; 0.456 ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.579      ;
; 0.468 ; spi_16bit_master:inst74|tx_buffer[10]  ; spi_16bit_master:inst74|tx_buffer[11]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.591      ;
; 0.468 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[2]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.515      ;
; 0.474 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.522      ;
; 0.474 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.522      ;
; 0.474 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.522      ;
; 0.474 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.522      ;
; 0.474 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.522      ;
; 0.474 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.522      ;
; 0.475 ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.598      ;
; 0.478 ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.601      ;
; 0.484 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|assert_data    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.532      ;
; 0.502 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[0]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.035      ; 0.621      ;
; 0.508 ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.631      ;
; 0.509 ; spi_16bit_master:inst74|clk_toggles[3] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.632      ;
; 0.511 ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.634      ;
; 0.512 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.635      ;
; 0.519 ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.642      ;
; 0.523 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[0]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.570      ;
; 0.523 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[7]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.570      ;
; 0.523 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[6]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.570      ;
; 0.523 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[5]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.570      ;
; 0.523 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[4]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.570      ;
; 0.523 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[3]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.570      ;
; 0.523 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[1]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.570      ;
; 0.532 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[11]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.580      ;
; 0.532 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[12]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.580      ;
; 0.532 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[9]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.580      ;
; 0.532 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[10]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.580      ;
; 0.532 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[15]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.580      ;
; 0.532 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[13]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.580      ;
; 0.532 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[16]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.580      ;
; 0.532 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[14]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.580      ;
; 0.532 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[17]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.580      ;
; 0.532 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[18]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.580      ;
; 0.532 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[19]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.580      ;
; 0.532 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[20]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.580      ;
; 0.532 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[31]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.580      ;
; 0.539 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.661      ;
; 0.541 ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.664      ;
; 0.542 ; inst389                                ; spi_16bit_master:inst74|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.665      ;
; 0.544 ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.667      ;
; 0.548 ; inst379                                ; spi_16bit_master:inst74|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.671      ;
; 0.548 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[1]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.595      ;
; 0.548 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[3]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.595      ;
; 0.548 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[2]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.595      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_UART_8255_SELECT-'                                                                                      ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; 0.166 ; uart:inst14|recv_state.RX_RECEIVED ; inst301    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.258      ; 0.454      ;
; 0.175 ; uart:inst14|my_recv_state          ; inst299    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.255      ; 0.460      ;
; 0.187 ; uart:inst14|recv_state.RX_ERROR    ; inst307    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.257      ; 0.474      ;
; 0.219 ; uart:inst90|rx_data[5]             ; inst356[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.248      ; 0.497      ;
; 0.226 ; uart:inst90|rx_data[6]             ; inst356[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.251      ; 0.507      ;
; 0.231 ; uart:inst90|rx_data[7]             ; inst356[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.252      ; 0.513      ;
; 0.254 ; uart:inst14|rx_data[7]             ; inst291[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.125      ; 0.409      ;
; 0.261 ; uart:inst14|rx_data[6]             ; inst291[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.126      ; 0.417      ;
; 0.265 ; 74164:inst47|9                     ; inst302    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.099      ; 0.394      ;
; 0.289 ; uart:inst14|tx_state.TX_IDLE       ; inst300    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.322      ; 0.641      ;
; 0.311 ; uart:inst90|recv_state.RX_ERROR    ; inst400    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.021      ; 0.362      ;
; 0.335 ; uart:inst90|rx_data[4]             ; inst356[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.089     ; 0.276      ;
; 0.336 ; uart:inst90|rx_data[2]             ; inst356[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.090     ; 0.276      ;
; 0.337 ; uart:inst90|rx_data[0]             ; inst356[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.091     ; 0.276      ;
; 0.338 ; uart:inst90|rx_data[3]             ; inst356[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.092     ; 0.276      ;
; 0.340 ; uart:inst90|rx_data[1]             ; inst356[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.094     ; 0.276      ;
; 0.343 ; uart:inst14|rx_data[3]             ; inst291[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.097     ; 0.276      ;
; 0.343 ; uart:inst14|rx_data[4]             ; inst291[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.097     ; 0.276      ;
; 0.345 ; uart:inst14|rx_data[5]             ; inst291[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.099     ; 0.276      ;
; 0.346 ; uart:inst14|rx_data[1]             ; inst291[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.100     ; 0.276      ;
; 0.346 ; uart:inst14|rx_data[2]             ; inst291[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.100     ; 0.276      ;
; 0.347 ; uart:inst14|rx_data[0]             ; inst291[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.101     ; 0.276      ;
; 0.394 ; uart:inst90|tx_state.TX_IDLE       ; inst363    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.333      ; 0.757      ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.203 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.325      ;
; 0.205 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.327      ;
; 0.206 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.328      ;
; 0.208 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.330      ;
; 0.209 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.331      ;
; 0.238 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                    ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.653      ; 0.505      ;
; 0.256 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.378      ;
; 0.268 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.390      ;
; 0.275 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.397      ;
; 0.278 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.400      ;
; 0.282 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.404      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|MREQ_n'                                                                                                                                                                                                                     ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; 0.209 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.548      ; 0.881      ;
; 0.214 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.552      ; 0.890      ;
; 0.218 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.553      ; 0.895      ;
; 0.225 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.542      ; 0.891      ;
; 0.227 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.552      ; 0.903      ;
; 0.228 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.553      ; 0.905      ;
; 0.230 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.549      ; 0.903      ;
; 0.235 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.541      ; 0.900      ;
; 0.236 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.540      ; 0.900      ;
; 0.237 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.551      ; 0.912      ;
; 0.238 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.551      ; 0.913      ;
; 0.240 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.536      ; 0.900      ;
; 0.240 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.550      ; 0.914      ;
; 0.241 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.542      ; 0.907      ;
; 0.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.551      ; 0.917      ;
; 0.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.551      ; 0.917      ;
; 0.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.548      ; 0.918      ;
; 0.248 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.543      ; 0.915      ;
; 0.249 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.556      ; 0.929      ;
; 0.249 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.546      ; 0.919      ;
; 0.251 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.550      ; 0.925      ;
; 0.254 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.547      ; 0.925      ;
; 0.254 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.544      ; 0.922      ;
; 0.256 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.561      ; 0.941      ;
; 0.256 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.546      ; 0.926      ;
; 0.260 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.551      ; 0.935      ;
; 0.261 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.544      ; 0.929      ;
; 0.263 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.478      ; 1.865      ;
; 0.265 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.549      ; 0.938      ;
; 0.265 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.546      ; 0.935      ;
; 0.265 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.547      ; 0.936      ;
; 0.265 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.540      ; 0.929      ;
; 0.269 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.551      ; 0.944      ;
; 0.269 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.544      ; 0.937      ;
; 0.269 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.534      ; 0.927      ;
; 0.270 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.551      ; 0.945      ;
; 0.270 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.533      ; 0.927      ;
; 0.272 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.545      ; 0.941      ;
; 0.273 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.556      ; 0.953      ;
; 0.274 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.539      ; 0.937      ;
; 0.276 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.544      ; 0.944      ;
; 0.279 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.536      ; 0.939      ;
; 0.280 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.544      ; 0.948      ;
; 0.280 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.543      ; 0.947      ;
; 0.280 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.533      ; 0.937      ;
; 0.282 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.535      ; 0.941      ;
; 0.283 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.538      ; 0.945      ;
; 0.283 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.536      ; 0.943      ;
; 0.284 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.541      ; 0.949      ;
; 0.285 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.539      ; 0.948      ;
; 0.286 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.543      ; 0.953      ;
; 0.287 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.535      ; 0.946      ;
; 0.287 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.536      ; 0.947      ;
; 0.289 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.529      ; 0.942      ;
; 0.289 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.553      ; 0.966      ;
; 0.290 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.539      ; 0.953      ;
; 0.291 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.546      ; 0.961      ;
; 0.291 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.543      ; 0.958      ;
; 0.293 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.536      ; 0.953      ;
; 0.294 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.556      ; 0.974      ;
; 0.295 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.544      ; 0.963      ;
; 0.295 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.544      ; 0.963      ;
; 0.295 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.538      ; 0.957      ;
; 0.295 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.549      ; 0.968      ;
; 0.296 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.551      ; 0.971      ;
; 0.297 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.557      ; 0.978      ;
; 0.298 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.554      ; 0.976      ;
; 0.298 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.536      ; 0.958      ;
; 0.302 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.541      ; 0.967      ;
; 0.302 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.540      ; 0.966      ;
; 0.304 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.551      ; 0.979      ;
; 0.306 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.553      ; 0.983      ;
; 0.308 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.540      ; 0.972      ;
; 0.309 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.544      ; 0.977      ;
; 0.309 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.541      ; 0.974      ;
; 0.310 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.537      ; 0.971      ;
; 0.310 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.449      ; 1.883      ;
; 0.310 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.539      ; 0.973      ;
; 0.312 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.541      ; 0.977      ;
; 0.312 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.548      ; 0.984      ;
; 0.313 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.529      ; 0.966      ;
; 0.315 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.536      ; 0.975      ;
; 0.317 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.446      ; 1.887      ;
; 0.317 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.439      ; 1.880      ;
; 0.320 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.552      ; 0.996      ;
; 0.322 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.561      ; 1.007      ;
; 0.322 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.544      ; 0.990      ;
; 0.322 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.540      ; 0.986      ;
; 0.323 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.542      ; 0.989      ;
; 0.323 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.536      ; 0.983      ;
; 0.325 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.537      ; 0.986      ;
; 0.325 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.446      ; 1.895      ;
; 0.326 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.544      ; 0.994      ;
; 0.329 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.445      ; 1.898      ;
; 0.331 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.550      ; 1.005      ;
; 0.333 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.451      ; 1.908      ;
; 0.335 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.546      ; 1.005      ;
; 0.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.544      ; 1.004      ;
; 0.338 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.439      ; 1.901      ;
; 0.338 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.543      ; 1.005      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                              ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.280 ; inst449   ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.023      ; 0.387      ;
; 0.281 ; inst461   ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.024      ; 0.389      ;
; 0.580 ; inst447   ; inst449 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -0.348     ; 0.326      ;
; 2.568 ; inst457   ; inst461 ; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; -1.846     ; 0.326      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.291 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.305 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.316 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.045     ; 0.560      ;
; 0.327 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.045     ; 0.561      ;
; 0.441 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.444 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.561      ;
; 0.452 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.455 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.459 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.576      ;
; 0.474 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.045     ; 0.718      ;
; 0.477 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.045     ; 0.721      ;
; 0.504 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.507 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.624      ;
; 0.508 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.627      ;
; 0.511 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.628      ;
; 0.518 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.639      ;
; 0.522 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.525 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.642      ;
; 0.526 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.643      ;
; 0.540 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.045     ; 0.784      ;
; 0.543 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.045     ; 0.787      ;
; 0.571 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.692      ;
; 0.572 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.693      ;
; 0.573 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.690      ;
; 0.574 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.691      ;
; 0.574 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.695      ;
; 0.575 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.696      ;
; 0.576 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.693      ;
; 0.577 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.694      ;
; 0.578 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.695      ;
; 0.584 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.705      ;
; 0.585 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.587 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.588 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.705      ;
; 0.588 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.589 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.706      ;
; 0.591 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.708      ;
; 0.592 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.709      ;
; 0.592 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.709      ;
; 0.606 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.045     ; 0.850      ;
; 0.609 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.045     ; 0.853      ;
; 0.637 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.758      ;
; 0.638 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.759      ;
; 0.639 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.756      ;
; 0.640 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.757      ;
; 0.640 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.761      ;
; 0.641 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.758      ;
; 0.642 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.759      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.293 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.423      ;
; 0.306 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.412 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.531      ;
; 0.439 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.558      ;
; 0.442 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.446 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.566      ;
; 0.450 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.571      ;
; 0.452 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.581      ;
; 0.498 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.617      ;
; 0.505 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.508 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.516 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.639      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                   ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.749 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 0.862      ; 4.098      ;
; -2.749 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 0.862      ; 4.098      ;
; -1.806 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 0.862      ; 3.655      ;
; -1.806 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 0.862      ; 3.655      ;
; -1.563 ; inst476           ; inst461 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.024     ; 2.546      ;
; -1.561 ; inst476           ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.022     ; 2.546      ;
; -1.283 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 0.928      ; 2.698      ;
; -1.283 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 0.928      ; 2.698      ;
; -0.148 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 0.928      ; 2.063      ;
; -0.148 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 0.928      ; 2.063      ;
; -0.029 ; inst453           ; inst449 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.023     ; 1.013      ;
; -0.028 ; inst453           ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.022     ; 1.013      ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Microcomputer:inst|cpuClock'                                                                                                                                                  ;
+--------+------------------------------------------+------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -2.095 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 0.609      ; 3.181      ;
; -2.095 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 0.609      ; 3.181      ;
; -2.095 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 0.609      ; 3.181      ;
; -2.095 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 0.609      ; 3.181      ;
; -2.018 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 0.609      ; 3.104      ;
; -2.018 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 0.609      ; 3.104      ;
; -2.018 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 0.609      ; 3.104      ;
; -2.018 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 0.609      ; 3.104      ;
; -1.938 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]             ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 0.582      ; 2.997      ;
; -1.938 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]             ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 0.582      ; 2.997      ;
; -1.938 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 0.582      ; 2.997      ;
; -1.938 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 0.582      ; 2.997      ;
; -1.912 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]            ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 0.956      ; 3.345      ;
; -1.861 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]             ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 0.582      ; 2.920      ;
; -1.861 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]             ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 0.582      ; 2.920      ;
; -1.861 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 0.582      ; 2.920      ;
; -1.861 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 0.582      ; 2.920      ;
; -1.853 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.008     ; 2.832      ;
; -1.853 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.008     ; 2.832      ;
; -1.853 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.008     ; 2.832      ;
; -1.853 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.008     ; 2.832      ;
; -1.853 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|WR_n                    ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 0.824      ; 3.154      ;
; -1.853 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|RD_n                    ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 0.824      ; 3.154      ;
; -1.835 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]            ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 0.956      ; 3.268      ;
; -1.788 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]            ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.505      ; 3.770      ;
; -1.788 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]               ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.505      ; 3.770      ;
; -1.788 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.505      ; 3.770      ;
; -1.788 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.505      ; 3.770      ;
; -1.787 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.008     ; 2.766      ;
; -1.787 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.008     ; 2.766      ;
; -1.787 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.008     ; 2.766      ;
; -1.787 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.008     ; 2.766      ;
; -1.776 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|WR_n                    ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 0.824      ; 3.077      ;
; -1.776 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|RD_n                    ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 0.824      ; 3.077      ;
; -1.769 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.260     ; 2.496      ;
; -1.769 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.260     ; 2.496      ;
; -1.769 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.260     ; 2.496      ;
; -1.769 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.260     ; 2.496      ;
; -1.763 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.511      ; 3.751      ;
; -1.763 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]            ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.511      ; 3.751      ;
; -1.720 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 2.683      ;
; -1.720 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 2.683      ;
; -1.720 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 2.683      ;
; -1.720 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 2.683      ;
; -1.715 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.339      ; 3.041      ;
; -1.711 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]            ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 1.505      ; 3.693      ;
; -1.711 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]               ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 1.505      ; 3.693      ;
; -1.711 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 1.505      ; 3.693      ;
; -1.711 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 1.505      ; 3.693      ;
; -1.704 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]             ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.504      ; 3.685      ;
; -1.704 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]            ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.504      ; 3.685      ;
; -1.686 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 1.511      ; 3.674      ;
; -1.686 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]            ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 1.511      ; 3.674      ;
; -1.684 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 2.647      ;
; -1.684 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 2.647      ;
; -1.684 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 2.647      ;
; -1.684 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 2.647      ;
; -1.679 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.511      ; 3.667      ;
; -1.679 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.511      ; 3.667      ;
; -1.679 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]           ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.511      ; 3.667      ;
; -1.679 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]           ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.511      ; 3.667      ;
; -1.679 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]           ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.511      ; 3.667      ;
; -1.679 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]            ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.511      ; 3.667      ;
; -1.679 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]           ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.511      ; 3.667      ;
; -1.660 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[4] ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.507      ; 3.644      ;
; -1.660 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|Save_ALU_r       ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.507      ; 3.644      ;
; -1.660 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[3]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.507      ; 3.644      ;
; -1.660 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]            ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.504      ; 3.641      ;
; -1.660 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]            ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.504      ; 3.641      ;
; -1.649 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.339      ; 2.975      ;
; -1.638 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.888      ; 3.513      ;
; -1.638 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.888      ; 3.513      ;
; -1.638 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.888      ; 3.513      ;
; -1.638 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.888      ; 3.513      ;
; -1.633 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.894      ; 3.514      ;
; -1.633 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.894      ; 3.514      ;
; -1.633 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[0] ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.502      ; 3.612      ;
; -1.633 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[3] ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.502      ; 3.612      ;
; -1.633 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[1] ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.502      ; 3.612      ;
; -1.633 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[2] ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.502      ; 3.612      ;
; -1.631 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.087      ; 2.705      ;
; -1.627 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]             ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 1.504      ; 3.608      ;
; -1.627 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]            ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 1.504      ; 3.608      ;
; -1.627 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[2]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.496      ; 3.600      ;
; -1.627 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[0]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.496      ; 3.600      ;
; -1.627 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.496      ; 3.600      ;
; -1.627 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|Z16_r            ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.496      ; 3.600      ;
; -1.623 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|WR_n                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.209      ; 2.819      ;
; -1.623 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|RD_n                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.209      ; 2.819      ;
; -1.620 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[0]       ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.511      ; 3.608      ;
; -1.620 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]       ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.511      ; 3.608      ;
; -1.618 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 2.581      ;
; -1.618 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 2.581      ;
; -1.618 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 2.581      ;
; -1.618 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 2.581      ;
; -1.609 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.285     ; 2.311      ;
; -1.609 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.285     ; 2.311      ;
; -1.609 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.285     ; 2.311      ;
; -1.609 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.285     ; 2.311      ;
; -1.609 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]               ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.507      ; 3.593      ;
+--------+------------------------------------------+------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                 ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.760 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.503      ; 3.250      ;
; -1.760 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.503      ; 3.250      ;
; -1.694 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.503      ; 3.184      ;
; -1.694 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.503      ; 3.184      ;
; -1.676 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.251      ; 2.914      ;
; -1.676 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.251      ; 2.914      ;
; -1.639 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.475      ; 3.101      ;
; -1.639 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.475      ; 3.101      ;
; -1.569 ; FPGA_BOARD_RESET-                        ; 7474:inst235|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.120      ; 3.166      ;
; -1.569 ; FPGA_BOARD_RESET-                        ; 7474:inst235|10 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.120      ; 3.166      ;
; -1.492 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.120      ; 3.089      ;
; -1.492 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|10 ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.120      ; 3.089      ;
; -1.484 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.503      ; 2.974      ;
; -1.484 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.503      ; 2.974      ;
; -1.430 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.022      ; 2.281      ;
; -1.425 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.120      ; 3.137      ;
; -1.425 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|10 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.120      ; 3.137      ;
; -1.418 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.503      ; 2.908      ;
; -1.418 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.503      ; 2.908      ;
; -1.400 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.043      ; 2.281      ;
; -1.394 ; FPGA_BOARD_RESET-                        ; 7474:inst117|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.219      ; 4.090      ;
; -1.339 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst117|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.219      ; 4.035      ;
; -1.333 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.475      ; 2.795      ;
; -1.333 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.475      ; 2.795      ;
; -1.215 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.602      ; 3.804      ;
; -1.202 ; FPGA_BOARD_RESET-                        ; inst387         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.640      ; 3.319      ;
; -1.201 ; FPGA_BOARD_RESET-                        ; 74273:inst76|15 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.210      ; 3.888      ;
; -1.191 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.022      ; 1.542      ;
; -1.163 ; FPGA_BOARD_RESET-                        ; 74273:inst76|12 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.213      ; 3.853      ;
; -1.160 ; FPGA_BOARD_RESET-                        ; inst377         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.689      ; 3.326      ;
; -1.160 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.043      ; 1.541      ;
; -1.158 ; spi_16bit_master:inst74|busy             ; inst387         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.206      ; 1.851      ;
; -1.149 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.602      ; 3.738      ;
; -1.147 ; FPGA_BOARD_RESET-                        ; 74273:inst76|13 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.227      ; 3.851      ;
; -1.136 ; FPGA_BOARD_RESET-                        ; 74273:inst76|18 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.218      ; 3.831      ;
; -1.136 ; FPGA_BOARD_RESET-                        ; 74273:inst76|17 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.218      ; 3.831      ;
; -1.134 ; FPGA_BOARD_RESET-                        ; 74273:inst76|14 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.227      ; 3.838      ;
; -1.131 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.350      ; 3.468      ;
; -1.129 ; spi_16bit_master:inst74|busy             ; inst377         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.255      ; 1.871      ;
; -1.112 ; FPGA_BOARD_RESET-                        ; 74273:inst76|16 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.220      ; 3.809      ;
; -1.094 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.574      ; 3.655      ;
; -1.084 ; FPGA_BOARD_RESET-                        ; 74273:inst76|19 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.221      ; 3.782      ;
; -0.999 ; FPGA_BOARD_RESET-                        ; inst170[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.912      ; 2.413      ;
; -0.939 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.602      ; 3.528      ;
; -0.922 ; FPGA_BOARD_RESET-                        ; inst170[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.914      ; 2.416      ;
; -0.920 ; FPGA_BOARD_RESET-                        ; inst170[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.913      ; 2.416      ;
; -0.911 ; FPGA_BOARD_RESET-                        ; inst170[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.913      ; 2.327      ;
; -0.896 ; FPGA_BOARD_RESET-                        ; inst447         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.325      ; 2.698      ;
; -0.880 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst117|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.219      ; 3.691      ;
; -0.873 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.602      ; 3.462      ;
; -0.836 ; FPGA_BOARD_RESET-                        ; inst170[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.911      ; 2.326      ;
; -0.836 ; FPGA_BOARD_RESET-                        ; inst170[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.912      ; 2.323      ;
; -0.833 ; FPGA_BOARD_RESET-                        ; inst170[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.912      ; 2.324      ;
; -0.831 ; FPGA_BOARD_RESET-                        ; inst170[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.912      ; 2.323      ;
; -0.820 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.549      ; 2.829      ;
; -0.800 ; FPGA_BOARD_RESET-                        ; inst170[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.912      ; 1.714      ;
; -0.788 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.574      ; 3.349      ;
; -0.740 ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.402      ; 2.591      ;
; -0.723 ; FPGA_BOARD_RESET-                        ; inst170[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.914      ; 1.717      ;
; -0.721 ; FPGA_BOARD_RESET-                        ; inst170[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.913      ; 1.717      ;
; -0.703 ; FPGA_BOARD_RESET-                        ; inst170[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.913      ; 1.619      ;
; -0.634 ; FPGA_BOARD_RESET-                        ; inst158[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.344      ; 2.331      ;
; -0.629 ; FPGA_BOARD_RESET-                        ; inst170[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.912      ; 1.616      ;
; -0.628 ; FPGA_BOARD_RESET-                        ; inst170[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.911      ; 1.618      ;
; -0.628 ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.435      ; 2.643      ;
; -0.626 ; FPGA_BOARD_RESET-                        ; inst532         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.435      ; 2.640      ;
; -0.625 ; FPGA_BOARD_RESET-                        ; inst170[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.912      ; 1.616      ;
; -0.624 ; FPGA_BOARD_RESET-                        ; inst170[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.912      ; 1.616      ;
; -0.620 ; FPGA_BOARD_RESET-                        ; inst158[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.357      ; 2.296      ;
; -0.594 ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.405      ; 2.578      ;
; -0.591 ; FPGA_BOARD_RESET-                        ; inst440         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.407      ; 2.577      ;
; -0.589 ; FPGA_BOARD_RESET-                        ; inst444         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.408      ; 2.576      ;
; -0.586 ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.409      ; 2.575      ;
; -0.575 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.120      ; 2.787      ;
; -0.575 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|10 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.120      ; 2.787      ;
; -0.568 ; FPGA_BOARD_RESET-                        ; inst544         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.437      ; 2.648      ;
; -0.560 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.549      ; 2.069      ;
; -0.545 ; FPGA_BOARD_RESET-                        ; inst158[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.343      ; 2.413      ;
; -0.534 ; FPGA_BOARD_RESET-                        ; inst158[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.353      ; 2.322      ;
; -0.528 ; FPGA_BOARD_RESET-                        ; inst531         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.652      ; 2.759      ;
; -0.499 ; FPGA_BOARD_RESET-                        ; inst443         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.408      ; 2.486      ;
; -0.498 ; FPGA_BOARD_RESET-                        ; inst445         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.409      ; 2.486      ;
; -0.465 ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.402      ; 1.816      ;
; -0.465 ; FPGA_BOARD_RESET-                        ; inst158[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.342      ; 2.333      ;
; -0.459 ; FPGA_BOARD_RESET-                        ; inst158[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.347      ; 2.328      ;
; -0.446 ; FPGA_BOARD_RESET-                        ; inst158[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.351      ; 2.323      ;
; -0.429 ; FPGA_BOARD_RESET-                        ; inst541         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.436      ; 2.496      ;
; -0.428 ; FPGA_BOARD_RESET-                        ; inst439         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.401      ; 2.408      ;
; -0.422 ; FPGA_BOARD_RESET-                        ; inst158[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.319      ; 2.266      ;
; -0.418 ; FPGA_BOARD_RESET-                        ; inst158[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.344      ; 1.615      ;
; -0.417 ; FPGA_BOARD_RESET-                        ; inst533         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.435      ; 2.495      ;
; -0.412 ; FPGA_BOARD_RESET-                        ; inst539         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.438      ; 2.494      ;
; -0.404 ; FPGA_BOARD_RESET-                        ; inst158[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.357      ; 1.580      ;
; -0.376 ; FPGA_BOARD_RESET-                        ; 7474:inst235|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.120      ; 2.473      ;
; -0.376 ; FPGA_BOARD_RESET-                        ; 7474:inst235|10 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.120      ; 2.473      ;
; -0.347 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.120      ; 2.444      ;
; -0.347 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|10 ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.120      ; 2.444      ;
; -0.341 ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.435      ; 1.856      ;
; -0.340 ; FPGA_BOARD_RESET-                        ; inst532         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.435      ; 1.854      ;
; -0.331 ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.405      ; 1.815      ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_INTERFACE_PORTS-'                                                                                                                                                                                  ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.605 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.994      ; 4.076      ;
; -1.539 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.994      ; 4.010      ;
; -1.521 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.742      ; 3.740      ;
; -1.484 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.966      ; 3.927      ;
; -1.387 ; Microcomputer:inst|T80s:cpu1|RD_n        ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 1.153      ; 3.517      ;
; -1.360 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 1.405      ; 3.742      ;
; -1.329 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.994      ; 3.800      ;
; -1.294 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 1.405      ; 3.676      ;
; -1.263 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.994      ; 3.734      ;
; -1.239 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 1.377      ; 3.593      ;
; -1.193 ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.022      ; 3.692      ;
; -1.178 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.966      ; 3.621      ;
; -1.055 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 1.377      ; 3.409      ;
; -1.025 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.022      ; 3.629      ;
; -1.009 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 1.405      ; 3.391      ;
; -0.921 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 1.377      ; 3.275      ;
; -0.861 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 1.377      ; 3.215      ;
; -0.423 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.755      ; 3.655      ;
; -0.388 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 1.405      ; 2.770      ;
; -0.366 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.755      ; 4.098      ;
; -0.330 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.611      ; 3.523      ;
; -0.314 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.611      ; 3.902      ;
; -0.270 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.611      ; 3.963      ;
; -0.227 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.611      ; 3.825      ;
; -0.213 ; inst476                                  ; inst457         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.846      ; 2.546      ;
; -0.211 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.611      ; 3.299      ;
; -0.196 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.681      ; 3.854      ;
; -0.196 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.681      ; 3.854      ;
; -0.179 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.685      ; 3.841      ;
; -0.172 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.611      ; 3.270      ;
; -0.167 ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.677      ; 3.821      ;
; -0.158 ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.022      ; 3.157      ;
; -0.138 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.681      ; 3.796      ;
; -0.136 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.022      ; 3.240      ;
; -0.117 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.678      ; 3.772      ;
; -0.012 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.966      ; 2.455      ;
; 0.011  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.966      ; 2.432      ;
; 0.169  ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.681      ; 2.989      ;
; 0.169  ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.681      ; 2.989      ;
; 0.173  ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.677      ; 2.981      ;
; 0.180  ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.685      ; 2.982      ;
; 0.240  ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.678      ; 2.915      ;
; 0.247  ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.681      ; 2.911      ;
; 0.493  ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.676      ; 3.160      ;
; 0.493  ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.676      ; 3.160      ;
; 0.778  ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.676      ; 2.375      ;
; 0.778  ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.676      ; 2.375      ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_S100_SERIAL_PORTS-'                                                                       ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; -1.596 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.971      ; 2.201      ;
; -1.375 ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.980      ; 2.420      ;
; -1.342 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.981      ; 2.406      ;
; -1.335 ; FPGA_BOARD_RESET- ; inst185[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.996      ; 2.314      ;
; -1.319 ; FPGA_BOARD_RESET- ; inst479[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.977      ; 2.380      ;
; -1.318 ; FPGA_BOARD_RESET- ; inst479[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.976      ; 2.381      ;
; -1.317 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.994      ; 2.312      ;
; -1.315 ; FPGA_BOARD_RESET- ; inst185[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.995      ; 2.313      ;
; -1.315 ; FPGA_BOARD_RESET- ; inst479[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.979      ; 2.380      ;
; -1.314 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.992      ; 2.309      ;
; -1.312 ; FPGA_BOARD_RESET- ; inst479[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.980      ; 2.379      ;
; -1.265 ; FPGA_BOARD_RESET- ; inst185[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.992      ; 2.324      ;
; -1.264 ; FPGA_BOARD_RESET- ; inst479[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.021      ; 2.368      ;
; -1.239 ; FPGA_BOARD_RESET- ; inst185[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.994      ; 2.312      ;
; -1.238 ; FPGA_BOARD_RESET- ; inst185[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.992      ; 2.309      ;
; -1.237 ; FPGA_BOARD_RESET- ; inst185[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.992      ; 2.309      ;
; -1.227 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.367      ; 2.599      ;
; -1.226 ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.370      ; 2.601      ;
; -1.202 ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.361      ; 2.586      ;
; -1.200 ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.364      ; 2.587      ;
; -1.172 ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.368      ; 2.611      ;
; -1.164 ; FPGA_BOARD_RESET- ; inst317[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.536      ; 2.851      ;
; -1.120 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.439      ; 2.557      ;
; -1.119 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.438      ; 2.555      ;
; -1.105 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.437      ; 2.543      ;
; -1.103 ; FPGA_BOARD_RESET- ; inst270    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.570      ; 2.816      ;
; -1.102 ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.439      ; 2.543      ;
; -1.101 ; FPGA_BOARD_RESET- ; inst223[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.469      ; 2.654      ;
; -1.096 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.440      ; 2.543      ;
; -1.094 ; FPGA_BOARD_RESET- ; inst183[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.027      ; 2.201      ;
; -1.094 ; FPGA_BOARD_RESET- ; inst183[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.027      ; 2.201      ;
; -1.085 ; FPGA_BOARD_RESET- ; inst183[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.189      ; 2.351      ;
; -1.069 ; FPGA_BOARD_RESET- ; inst183[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.020      ; 2.112      ;
; -1.068 ; FPGA_BOARD_RESET- ; inst183[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.021      ; 2.112      ;
; -1.068 ; FPGA_BOARD_RESET- ; inst183[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.020      ; 2.111      ;
; -1.067 ; FPGA_BOARD_RESET- ; inst183[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.018      ; 2.110      ;
; -1.066 ; FPGA_BOARD_RESET- ; inst317[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.326      ; 2.474      ;
; -1.065 ; FPGA_BOARD_RESET- ; inst183[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.022      ; 2.113      ;
; -1.062 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.328      ; 2.474      ;
; -1.062 ; FPGA_BOARD_RESET- ; inst314[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.279      ; 2.483      ;
; -1.060 ; FPGA_BOARD_RESET- ; inst223[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.399      ; 2.601      ;
; -1.057 ; FPGA_BOARD_RESET- ; inst314[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.283      ; 2.482      ;
; -1.050 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.406      ; 2.455      ;
; -1.050 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.330      ; 2.460      ;
; -1.046 ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.402      ; 2.528      ;
; -1.043 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.488      ; 2.611      ;
; -1.038 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.454      ; 2.517      ;
; -1.038 ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.454      ; 2.517      ;
; -1.037 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.454      ; 2.517      ;
; -1.036 ; FPGA_BOARD_RESET- ; inst314[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.284      ; 2.468      ;
; -1.027 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.331      ; 2.438      ;
; -1.006 ; FPGA_BOARD_RESET- ; inst317[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.327      ; 2.476      ;
; -1.005 ; FPGA_BOARD_RESET- ; inst218    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.059      ; 2.150      ;
; -1.005 ; FPGA_BOARD_RESET- ; inst479[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.094      ; 2.241      ;
; -1.002 ; FPGA_BOARD_RESET- ; inst328    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.306      ; 2.458      ;
; -1.000 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.419      ; 2.499      ;
; -0.999 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.232      ; 2.233      ;
; -0.996 ; FPGA_BOARD_RESET- ; inst508    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.984      ; 2.060      ;
; -0.995 ; FPGA_BOARD_RESET- ; inst269    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.614      ; 2.752      ;
; -0.993 ; FPGA_BOARD_RESET- ; inst509    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.986      ; 2.057      ;
; -0.991 ; FPGA_BOARD_RESET- ; inst513    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.986      ; 2.057      ;
; -0.989 ; FPGA_BOARD_RESET- ; inst507    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.988      ; 2.055      ;
; -0.984 ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.379      ; 2.506      ;
; -0.983 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.328      ; 2.454      ;
; -0.983 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.326      ; 2.456      ;
; -0.982 ; FPGA_BOARD_RESET- ; inst212    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.195      ; 2.260      ;
; -0.980 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.438      ; 2.569      ;
; -0.975 ; FPGA_BOARD_RESET- ; inst211    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.208      ; 2.263      ;
; -0.970 ; FPGA_BOARD_RESET- ; inst486    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.184      ; 2.234      ;
; -0.961 ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.451      ; 2.569      ;
; -0.960 ; FPGA_BOARD_RESET- ; inst223[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.452      ; 2.568      ;
; -0.959 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.438      ; 2.418      ;
; -0.926 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.238      ; 2.244      ;
; -0.924 ; FPGA_BOARD_RESET- ; inst275    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.380      ; 2.447      ;
; -0.923 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.239      ; 2.244      ;
; -0.921 ; FPGA_BOARD_RESET- ; inst324    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.485      ; 2.478      ;
; -0.921 ; FPGA_BOARD_RESET- ; inst481[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.240      ; 2.244      ;
; -0.913 ; FPGA_BOARD_RESET- ; inst481[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.242      ; 2.234      ;
; -0.910 ; FPGA_BOARD_RESET- ; inst481[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.244      ; 2.233      ;
; -0.904 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.247      ; 2.231      ;
; -0.904 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.056      ; 1.977      ;
; -0.903 ; FPGA_BOARD_RESET- ; inst481[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.246      ; 2.232      ;
; -0.900 ; FPGA_BOARD_RESET- ; inst481[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.247      ; 2.231      ;
; -0.878 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.552      ; 2.573      ;
; -0.855 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.146      ; 2.155      ;
; -0.818 ; FPGA_BOARD_RESET- ; inst474    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.170      ; 2.130      ;
; -0.815 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.171      ; 2.128      ;
; -0.794 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.173      ; 2.109      ;
; -0.358 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.971      ; 1.463      ;
; -0.157 ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.980      ; 1.702      ;
; -0.136 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.981      ; 1.700      ;
; -0.134 ; FPGA_BOARD_RESET- ; inst479[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.977      ; 1.695      ;
; -0.132 ; FPGA_BOARD_RESET- ; inst479[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.976      ; 1.695      ;
; -0.129 ; FPGA_BOARD_RESET- ; inst479[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.979      ; 1.694      ;
; -0.127 ; FPGA_BOARD_RESET- ; inst479[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.980      ; 1.694      ;
; -0.082 ; FPGA_BOARD_RESET- ; inst185[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.996      ; 1.561      ;
; -0.075 ; FPGA_BOARD_RESET- ; inst479[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.021      ; 1.679      ;
; -0.064 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.994      ; 1.559      ;
; -0.062 ; FPGA_BOARD_RESET- ; inst185[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.995      ; 1.560      ;
; -0.062 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.992      ; 1.557      ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_UART_8255_SELECT-'                                                                       ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; -1.354 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.946      ; 2.058      ;
; -1.247 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.943      ; 2.061      ;
; -1.208 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.952      ; 2.058      ;
; -1.121 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.943      ; 2.061      ;
; -1.111 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.944      ; 2.060      ;
; -1.104 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.953      ; 2.059      ;
; -1.071 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.370      ; 2.521      ;
; -1.061 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.063      ; 2.125      ;
; -1.050 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.079      ; 2.190      ;
; -1.048 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.288      ; 2.338      ;
; -1.035 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.944      ; 2.059      ;
; -1.031 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.947      ; 2.057      ;
; -1.027 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.949      ; 2.056      ;
; -1.027 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.954      ; 2.060      ;
; -1.026 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.951      ; 2.057      ;
; -1.020 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.116      ; 2.133      ;
; -1.015 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.287      ; 2.301      ;
; -1.015 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.080      ; 2.180      ;
; -1.015 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.081      ; 2.181      ;
; -1.015 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.076      ; 2.175      ;
; -1.014 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.073      ; 2.172      ;
; -1.014 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.074      ; 2.173      ;
; -0.999 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.226      ; 2.308      ;
; -0.999 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.225      ; 2.308      ;
; -0.991 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.279      ; 2.350      ;
; -0.985 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.283      ; 2.348      ;
; -0.985 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.283      ; 2.348      ;
; -0.972 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.165      ; 2.125      ;
; -0.954 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.156      ; 2.251      ;
; -0.932 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.220      ; 2.236      ;
; -0.930 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.221      ; 2.235      ;
; -0.928 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.222      ; 2.234      ;
; -0.925 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.350      ; 2.355      ;
; -0.918 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.227      ; 2.229      ;
; -0.916 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.207      ; 2.265      ;
; -0.902 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.285      ; 2.207      ;
; -0.894 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.029      ; 1.948      ;
; -0.881 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.164      ; 2.127      ;
; -0.850 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.147      ; 2.147      ;
; -0.141 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.946      ; 1.345      ;
; -0.034 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.943      ; 1.348      ;
; 0.004  ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.952      ; 1.346      ;
; 0.092  ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.943      ; 1.348      ;
; 0.102  ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.944      ; 1.347      ;
; 0.108  ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.953      ; 1.347      ;
; 0.158  ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.063      ; 1.406      ;
; 0.165  ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.079      ; 1.475      ;
; 0.173  ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.116      ; 1.440      ;
; 0.176  ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.370      ; 1.774      ;
; 0.177  ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.944      ; 1.347      ;
; 0.182  ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.947      ; 1.344      ;
; 0.185  ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.949      ; 1.344      ;
; 0.186  ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.951      ; 1.345      ;
; 0.186  ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.954      ; 1.347      ;
; 0.188  ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.076      ; 1.472      ;
; 0.189  ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.073      ; 1.469      ;
; 0.189  ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.080      ; 1.476      ;
; 0.189  ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.081      ; 1.477      ;
; 0.189  ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.074      ; 1.470      ;
; 0.196  ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.288      ; 1.594      ;
; 0.207  ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.287      ; 1.579      ;
; 0.226  ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.225      ; 1.583      ;
; 0.227  ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.226      ; 1.582      ;
; 0.243  ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.165      ; 1.410      ;
; 0.246  ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.279      ; 1.613      ;
; 0.251  ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.283      ; 1.612      ;
; 0.251  ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.283      ; 1.612      ;
; 0.269  ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.029      ; 1.285      ;
; 0.270  ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.156      ; 1.527      ;
; 0.281  ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.220      ; 1.523      ;
; 0.283  ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.221      ; 1.522      ;
; 0.285  ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.222      ; 1.521      ;
; 0.294  ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.227      ; 1.517      ;
; 0.295  ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.350      ; 1.635      ;
; 0.304  ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.285      ; 1.501      ;
; 0.315  ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.207      ; 1.534      ;
; 0.334  ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.164      ; 1.412      ;
; 0.354  ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.147      ; 1.443      ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_BOARD_RESET-'                                                                                                                       ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node           ; Launch Clock                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; -1.205 ; Microcomputer:inst|T80s:cpu1|RD_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.512      ; 2.694      ;
; -1.097 ; Microcomputer:inst|T80s:cpu1|WR_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.512      ; 2.586      ;
; -0.946 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.764      ; 2.687      ;
; -0.934 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.736      ; 2.647      ;
; -0.931 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.764      ; 2.672      ;
; -0.880 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.764      ; 2.621      ;
; -0.863 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.736      ; 2.576      ;
; -0.825 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.736      ; 2.538      ;
; -0.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.736      ; 2.419      ;
; -0.622 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.764      ; 2.363      ;
; -0.611 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 0.500        ; 1.381      ; 2.574      ;
; 0.136  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 1.000        ; 1.381      ; 2.327      ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_SPI_I2C_PORTS-'                                                                       ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; -1.042 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.334      ; 2.151      ;
; -0.915 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.336      ; 2.150      ;
; -0.911 ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.265      ; 2.256      ;
; -0.867 ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.200      ; 2.149      ;
; -0.847 ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.327      ; 2.153      ;
; -0.841 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.333      ; 2.152      ;
; -0.837 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.335      ; 2.151      ;
; -0.834 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.337      ; 2.150      ;
; 0.147  ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.334      ; 1.462      ;
; 0.274  ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.336      ; 1.461      ;
; 0.318  ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.265      ; 1.527      ;
; 0.323  ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.200      ; 1.459      ;
; 0.343  ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.327      ; 1.463      ;
; 0.349  ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.333      ; 1.462      ;
; 0.353  ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.335      ; 1.461      ;
; 0.356  ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.337      ; 1.460      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ps2_keyboard_to_ascii:inst37|ascii_new'                                                                        ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node ; Launch Clock        ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; -1.024 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.500        ; 0.854      ; 2.365      ;
; -0.882 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.500        ; 0.854      ; 2.223      ;
; 0.066  ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 1.000        ; 0.854      ; 1.775      ;
; 0.189  ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 1.000        ; 0.854      ; 1.652      ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_50'                                                                                            ;
+--------+------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node         ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; -1.017 ; FPGA_BOARD_RESET-            ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.076      ; 2.570      ;
; -1.017 ; FPGA_BOARD_RESET-            ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.076      ; 2.570      ;
; -1.017 ; FPGA_BOARD_RESET-            ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.076      ; 2.570      ;
; -1.017 ; FPGA_BOARD_RESET-            ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.076      ; 2.570      ;
; -1.017 ; FPGA_BOARD_RESET-            ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.076      ; 2.570      ;
; -1.017 ; FPGA_BOARD_RESET-            ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.076      ; 2.570      ;
; -1.017 ; FPGA_BOARD_RESET-            ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.076      ; 2.570      ;
; -1.002 ; FPGA_BOARD_RESET-            ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.075      ; 2.554      ;
; -1.002 ; FPGA_BOARD_RESET-            ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.075      ; 2.554      ;
; -1.002 ; FPGA_BOARD_RESET-            ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.075      ; 2.554      ;
; -1.002 ; FPGA_BOARD_RESET-            ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.075      ; 2.554      ;
; -1.002 ; FPGA_BOARD_RESET-            ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.075      ; 2.554      ;
; -1.002 ; FPGA_BOARD_RESET-            ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.075      ; 2.554      ;
; -1.002 ; FPGA_BOARD_RESET-            ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.075      ; 2.554      ;
; -0.991 ; FPGA_BOARD_RESET-            ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.087      ; 2.555      ;
; -0.991 ; FPGA_BOARD_RESET-            ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.087      ; 2.555      ;
; -0.991 ; FPGA_BOARD_RESET-            ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.087      ; 2.555      ;
; -0.991 ; FPGA_BOARD_RESET-            ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.087      ; 2.555      ;
; -0.991 ; FPGA_BOARD_RESET-            ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.087      ; 2.555      ;
; -0.991 ; FPGA_BOARD_RESET-            ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.087      ; 2.555      ;
; -0.991 ; FPGA_BOARD_RESET-            ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.087      ; 2.555      ;
; -0.975 ; FPGA_BOARD_RESET-            ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.090      ; 2.542      ;
; -0.975 ; FPGA_BOARD_RESET-            ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.090      ; 2.542      ;
; -0.959 ; FPGA_BOARD_RESET-            ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.068      ; 2.504      ;
; -0.959 ; FPGA_BOARD_RESET-            ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.068      ; 2.504      ;
; -0.959 ; FPGA_BOARD_RESET-            ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.068      ; 2.504      ;
; -0.959 ; FPGA_BOARD_RESET-            ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.068      ; 2.504      ;
; -0.959 ; FPGA_BOARD_RESET-            ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.068      ; 2.504      ;
; -0.959 ; FPGA_BOARD_RESET-            ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.068      ; 2.504      ;
; -0.959 ; FPGA_BOARD_RESET-            ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.068      ; 2.504      ;
; -0.937 ; FPGA_BOARD_RESET-            ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.091      ; 2.505      ;
; -0.937 ; FPGA_BOARD_RESET-            ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.091      ; 2.505      ;
; -0.937 ; FPGA_BOARD_RESET-            ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.091      ; 2.505      ;
; -0.937 ; FPGA_BOARD_RESET-            ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.091      ; 2.505      ;
; -0.937 ; FPGA_BOARD_RESET-            ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.091      ; 2.505      ;
; -0.937 ; FPGA_BOARD_RESET-            ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.091      ; 2.505      ;
; -0.937 ; FPGA_BOARD_RESET-            ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.091      ; 2.505      ;
; -0.910 ; FPGA_BOARD_RESET-            ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.092      ; 2.479      ;
; -0.910 ; FPGA_BOARD_RESET-            ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.092      ; 2.479      ;
; -0.910 ; FPGA_BOARD_RESET-            ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.092      ; 2.479      ;
; -0.910 ; FPGA_BOARD_RESET-            ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.092      ; 2.479      ;
; -0.910 ; FPGA_BOARD_RESET-            ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.092      ; 2.479      ;
; -0.910 ; FPGA_BOARD_RESET-            ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.092      ; 2.479      ;
; -0.910 ; FPGA_BOARD_RESET-            ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.092      ; 2.479      ;
; 0.072  ; FPGA_BOARD_RESET-            ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.076      ; 1.981      ;
; 0.072  ; FPGA_BOARD_RESET-            ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.076      ; 1.981      ;
; 0.072  ; FPGA_BOARD_RESET-            ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.076      ; 1.981      ;
; 0.072  ; FPGA_BOARD_RESET-            ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.076      ; 1.981      ;
; 0.072  ; FPGA_BOARD_RESET-            ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.076      ; 1.981      ;
; 0.072  ; FPGA_BOARD_RESET-            ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.076      ; 1.981      ;
; 0.072  ; FPGA_BOARD_RESET-            ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.076      ; 1.981      ;
; 0.094  ; FPGA_BOARD_RESET-            ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.075      ; 1.958      ;
; 0.094  ; FPGA_BOARD_RESET-            ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.075      ; 1.958      ;
; 0.094  ; FPGA_BOARD_RESET-            ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.075      ; 1.958      ;
; 0.094  ; FPGA_BOARD_RESET-            ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.075      ; 1.958      ;
; 0.094  ; FPGA_BOARD_RESET-            ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.075      ; 1.958      ;
; 0.094  ; FPGA_BOARD_RESET-            ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.075      ; 1.958      ;
; 0.094  ; FPGA_BOARD_RESET-            ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.075      ; 1.958      ;
; 0.098  ; FPGA_BOARD_RESET-            ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.087      ; 1.966      ;
; 0.098  ; FPGA_BOARD_RESET-            ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.087      ; 1.966      ;
; 0.098  ; FPGA_BOARD_RESET-            ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.087      ; 1.966      ;
; 0.098  ; FPGA_BOARD_RESET-            ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.087      ; 1.966      ;
; 0.098  ; FPGA_BOARD_RESET-            ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.087      ; 1.966      ;
; 0.098  ; FPGA_BOARD_RESET-            ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.087      ; 1.966      ;
; 0.098  ; FPGA_BOARD_RESET-            ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.087      ; 1.966      ;
; 0.109  ; FPGA_BOARD_RESET-            ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.090      ; 1.958      ;
; 0.109  ; FPGA_BOARD_RESET-            ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.090      ; 1.958      ;
; 0.162  ; FPGA_BOARD_RESET-            ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.068      ; 1.883      ;
; 0.162  ; FPGA_BOARD_RESET-            ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.068      ; 1.883      ;
; 0.162  ; FPGA_BOARD_RESET-            ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.068      ; 1.883      ;
; 0.162  ; FPGA_BOARD_RESET-            ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.068      ; 1.883      ;
; 0.162  ; FPGA_BOARD_RESET-            ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.068      ; 1.883      ;
; 0.162  ; FPGA_BOARD_RESET-            ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.068      ; 1.883      ;
; 0.162  ; FPGA_BOARD_RESET-            ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.068      ; 1.883      ;
; 0.166  ; FPGA_BOARD_RESET-            ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.092      ; 1.903      ;
; 0.166  ; FPGA_BOARD_RESET-            ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.092      ; 1.903      ;
; 0.166  ; FPGA_BOARD_RESET-            ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.092      ; 1.903      ;
; 0.166  ; FPGA_BOARD_RESET-            ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.092      ; 1.903      ;
; 0.166  ; FPGA_BOARD_RESET-            ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.092      ; 1.903      ;
; 0.166  ; FPGA_BOARD_RESET-            ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.092      ; 1.903      ;
; 0.166  ; FPGA_BOARD_RESET-            ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.092      ; 1.903      ;
; 0.167  ; FPGA_BOARD_RESET-            ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.091      ; 1.901      ;
; 0.167  ; FPGA_BOARD_RESET-            ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.091      ; 1.901      ;
; 0.167  ; FPGA_BOARD_RESET-            ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.091      ; 1.901      ;
; 0.167  ; FPGA_BOARD_RESET-            ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.091      ; 1.901      ;
; 0.167  ; FPGA_BOARD_RESET-            ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.091      ; 1.901      ;
; 0.167  ; FPGA_BOARD_RESET-            ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.091      ; 1.901      ;
; 0.167  ; FPGA_BOARD_RESET-            ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.091      ; 1.901      ;
; 17.980 ; uart:inst13|tx_state.TX_IDLE ; 74164:inst129|4 ; CLK_50            ; CLK_50      ; 20.000       ; -0.037     ; 1.970      ;
; 17.980 ; uart:inst13|tx_state.TX_IDLE ; 74164:inst129|3 ; CLK_50            ; CLK_50      ; 20.000       ; -0.037     ; 1.970      ;
; 18.247 ; uart:inst14|tx_state.TX_IDLE ; 74164:inst47|3  ; CLK_50            ; CLK_50      ; 20.000       ; -0.025     ; 1.715      ;
; 18.247 ; uart:inst14|tx_state.TX_IDLE ; 74164:inst47|4  ; CLK_50            ; CLK_50      ; 20.000       ; -0.025     ; 1.715      ;
; 18.247 ; uart:inst14|tx_state.TX_IDLE ; 74164:inst47|5  ; CLK_50            ; CLK_50      ; 20.000       ; -0.025     ; 1.715      ;
; 18.247 ; uart:inst14|tx_state.TX_IDLE ; 74164:inst47|6  ; CLK_50            ; CLK_50      ; 20.000       ; -0.025     ; 1.715      ;
; 18.247 ; uart:inst14|tx_state.TX_IDLE ; 74164:inst47|7  ; CLK_50            ; CLK_50      ; 20.000       ; -0.025     ; 1.715      ;
; 18.247 ; uart:inst14|tx_state.TX_IDLE ; 74164:inst47|8  ; CLK_50            ; CLK_50      ; 20.000       ; -0.025     ; 1.715      ;
; 18.247 ; uart:inst14|tx_state.TX_IDLE ; 74164:inst47|9  ; CLK_50            ; CLK_50      ; 20.000       ; -0.025     ; 1.715      ;
; 18.262 ; uart:325|my_recv_state       ; 74164:inst43|9  ; CLK_50            ; CLK_50      ; 20.000       ; -0.236     ; 1.489      ;
; 18.262 ; uart:325|my_recv_state       ; 74164:inst43|8  ; CLK_50            ; CLK_50      ; 20.000       ; -0.236     ; 1.489      ;
; 18.262 ; uart:325|my_recv_state       ; 74164:inst43|7  ; CLK_50            ; CLK_50      ; 20.000       ; -0.236     ; 1.489      ;
+--------+------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.977 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.365      ; 3.319      ;
; -0.977 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.365      ; 3.319      ;
; -0.924 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.365      ; 2.766      ;
; -0.924 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.365      ; 2.766      ;
; -0.903 ; spi_16bit_master:inst74|busy ; inst379                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.039     ; 1.851      ;
; -0.903 ; spi_16bit_master:inst74|busy ; inst389                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.039     ; 1.851      ;
; -0.040 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.364      ; 2.381      ;
; -0.005 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.365      ; 2.347      ;
; -0.005 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.365      ; 2.347      ;
; 0.013  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.364      ; 2.328      ;
; 0.013  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.364      ; 2.328      ;
; 0.013  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.364      ; 2.328      ;
; 0.013  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.364      ; 2.328      ;
; 0.013  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.364      ; 2.328      ;
; 0.013  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.364      ; 2.328      ;
; 0.013  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.364      ; 2.328      ;
; 0.023  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.362      ; 2.316      ;
; 0.047  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.366      ; 2.296      ;
; 0.121  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.364      ; 1.720      ;
; 0.155  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.365      ; 1.687      ;
; 0.155  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.365      ; 1.687      ;
; 0.180  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.364      ; 1.661      ;
; 0.180  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.364      ; 1.661      ;
; 0.180  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.364      ; 1.661      ;
; 0.180  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.364      ; 1.661      ;
; 0.180  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.364      ; 1.661      ;
; 0.180  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.364      ; 1.661      ;
; 0.180  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.364      ; 1.661      ;
; 0.188  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.362      ; 1.651      ;
; 0.209  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.366      ; 1.634      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                              ;
+--------+------------------------------------------+-----------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; -1.062 ; FPGA_BOARD_RESET-                        ; inst232         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.518      ; 1.986      ;
; -0.789 ; FPGA_BOARD_RESET-                        ; inst232         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.518      ; 2.759      ;
; -0.295 ; FPGA_BOARD_RESET-                        ; inst194         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.598      ; 1.833      ;
; -0.276 ; FPGA_BOARD_RESET-                        ; inst195         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.487      ; 1.741      ;
; -0.262 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.690      ; 1.958      ;
; -0.239 ; FPGA_BOARD_RESET-                        ; inst196         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.323      ; 1.614      ;
; -0.216 ; FPGA_BOARD_RESET-                        ; inst236         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.580      ; 2.894      ;
; -0.131 ; FPGA_BOARD_RESET-                        ; inst201         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.324      ; 1.723      ;
; -0.121 ; FPGA_BOARD_RESET-                        ; inst225         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.537      ; 2.946      ;
; -0.117 ; FPGA_BOARD_RESET-                        ; inst408         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.343      ; 1.756      ;
; -0.110 ; FPGA_BOARD_RESET-                        ; inst542         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.611      ; 2.031      ;
; -0.070 ; FPGA_BOARD_RESET-                        ; inst244         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.532      ; 2.992      ;
; -0.059 ; FPGA_BOARD_RESET-                        ; inst245         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.535      ; 3.006      ;
; -0.058 ; FPGA_BOARD_RESET-                        ; inst407         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.347      ; 1.819      ;
; -0.057 ; FPGA_BOARD_RESET-                        ; inst411         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.346      ; 1.819      ;
; -0.055 ; FPGA_BOARD_RESET-                        ; inst406         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.345      ; 1.820      ;
; -0.055 ; FPGA_BOARD_RESET-                        ; inst413         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.345      ; 1.820      ;
; -0.055 ; FPGA_BOARD_RESET-                        ; inst242         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.534      ; 3.009      ;
; -0.046 ; FPGA_BOARD_RESET-                        ; inst414         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.340      ; 1.824      ;
; -0.045 ; FPGA_BOARD_RESET-                        ; inst410         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.340      ; 1.825      ;
; -0.042 ; FPGA_BOARD_RESET-                        ; inst377         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.585      ; 2.657      ;
; -0.040 ; FPGA_BOARD_RESET-                        ; inst195         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.487      ; 2.477      ;
; -0.017 ; FPGA_BOARD_RESET-                        ; inst226         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.520      ; 3.033      ;
; -0.011 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.690      ; 2.709      ;
; -0.011 ; FPGA_BOARD_RESET-                        ; inst194         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.598      ; 2.617      ;
; -0.010 ; FPGA_BOARD_RESET-                        ; inst387         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.534      ; 2.638      ;
; -0.004 ; FPGA_BOARD_RESET-                        ; inst196         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.323      ; 2.349      ;
; 0.008  ; FPGA_BOARD_RESET-                        ; inst409         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.167      ; 1.705      ;
; 0.029  ; FPGA_BOARD_RESET-                        ; inst240         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.524      ; 3.083      ;
; 0.031  ; FPGA_BOARD_RESET-                        ; inst439         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.052      ; 1.613      ;
; 0.042  ; FPGA_BOARD_RESET-                        ; inst433         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.090      ; 1.662      ;
; 0.043  ; FPGA_BOARD_RESET-                        ; inst430         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.090      ; 1.663      ;
; 0.045  ; FPGA_BOARD_RESET-                        ; inst432         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.087      ; 1.662      ;
; 0.045  ; FPGA_BOARD_RESET-                        ; inst429         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.087      ; 1.662      ;
; 0.061  ; FPGA_BOARD_RESET-                        ; inst539         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.027      ; 1.618      ;
; 0.065  ; FPGA_BOARD_RESET-                        ; inst533         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.024      ; 1.619      ;
; 0.065  ; FPGA_BOARD_RESET-                        ; inst541         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.024      ; 1.619      ;
; 0.067  ; FPGA_BOARD_RESET-                        ; inst431         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.089      ; 1.686      ;
; 0.068  ; FPGA_BOARD_RESET-                        ; inst445         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.060      ; 1.658      ;
; 0.069  ; FPGA_BOARD_RESET-                        ; inst443         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.059      ; 1.658      ;
; 0.069  ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.885      ; 1.484      ;
; 0.087  ; FPGA_BOARD_RESET-                        ; inst426         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.075      ; 1.692      ;
; 0.092  ; FPGA_BOARD_RESET-                        ; inst427         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.089      ; 1.711      ;
; 0.093  ; FPGA_BOARD_RESET-                        ; inst428         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.086      ; 1.709      ;
; 0.102  ; FPGA_BOARD_RESET-                        ; inst531         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.250      ; 1.882      ;
; 0.105  ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.849      ; 1.484      ;
; 0.111  ; FPGA_BOARD_RESET-                        ; 74273:inst76|19 ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.571      ; 2.796      ;
; 0.114  ; FPGA_BOARD_RESET-                        ; inst201         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.324      ; 2.468      ;
; 0.123  ; FPGA_BOARD_RESET-                        ; inst408         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.343      ; 2.496      ;
; 0.126  ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.060      ; 1.716      ;
; 0.127  ; FPGA_BOARD_RESET-                        ; 74273:inst76|16 ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.571      ; 2.812      ;
; 0.128  ; FPGA_BOARD_RESET-                        ; inst444         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.059      ; 1.717      ;
; 0.130  ; FPGA_BOARD_RESET-                        ; inst440         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.058      ; 1.718      ;
; 0.133  ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.056      ; 1.719      ;
; 0.138  ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.053      ; 1.721      ;
; 0.140  ; FPGA_BOARD_RESET-                        ; 74273:inst76|14 ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.577      ; 2.831      ;
; 0.145  ; FPGA_BOARD_RESET-                        ; 74273:inst76|13 ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.578      ; 2.837      ;
; 0.149  ; FPGA_BOARD_RESET-                        ; inst158[7]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.792      ; 1.471      ;
; 0.150  ; FPGA_BOARD_RESET-                        ; 74273:inst76|18 ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.568      ; 2.832      ;
; 0.150  ; FPGA_BOARD_RESET-                        ; 74273:inst76|17 ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.568      ; 2.832      ;
; 0.157  ; FPGA_BOARD_RESET-                        ; inst236         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.580      ; 3.767      ;
; 0.158  ; FPGA_BOARD_RESET-                        ; inst542         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.611      ; 2.799      ;
; 0.160  ; FPGA_BOARD_RESET-                        ; inst158[6]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.831      ; 1.521      ;
; 0.168  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.238      ; 1.510      ;
; 0.168  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.238      ; 1.510      ;
; 0.180  ; FPGA_BOARD_RESET-                        ; 74273:inst76|12 ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.563      ; 2.857      ;
; 0.190  ; FPGA_BOARD_RESET-                        ; inst158[2]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.827      ; 1.547      ;
; 0.192  ; FPGA_BOARD_RESET-                        ; inst158[4]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.826      ; 1.548      ;
; 0.195  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.238      ; 1.537      ;
; 0.195  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.238      ; 1.537      ;
; 0.197  ; FPGA_BOARD_RESET-                        ; inst544         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.026      ; 1.753      ;
; 0.201  ; FPGA_BOARD_RESET-                        ; inst158[5]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.821      ; 1.552      ;
; 0.202  ; FPGA_BOARD_RESET-                        ; inst532         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.024      ; 1.756      ;
; 0.204  ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.024      ; 1.758      ;
; 0.205  ; FPGA_BOARD_RESET-                        ; 74273:inst76|15 ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.560      ; 2.879      ;
; 0.207  ; FPGA_BOARD_RESET-                        ; inst158[3]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.818      ; 1.555      ;
; 0.210  ; FPGA_BOARD_RESET-                        ; inst158[0]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.816      ; 1.556      ;
; 0.212  ; FPGA_BOARD_RESET-                        ; inst407         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.347      ; 2.589      ;
; 0.214  ; FPGA_BOARD_RESET-                        ; inst411         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.346      ; 2.590      ;
; 0.216  ; FPGA_BOARD_RESET-                        ; inst406         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.345      ; 2.591      ;
; 0.216  ; FPGA_BOARD_RESET-                        ; inst413         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.345      ; 2.591      ;
; 0.222  ; FPGA_BOARD_RESET-                        ; inst158[1]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.817      ; 1.569      ;
; 0.225  ; FPGA_BOARD_RESET-                        ; inst414         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.340      ; 2.595      ;
; 0.226  ; FPGA_BOARD_RESET-                        ; inst410         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.340      ; 2.596      ;
; 0.257  ; FPGA_BOARD_RESET-                        ; inst439         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.052      ; 2.339      ;
; 0.266  ; FPGA_BOARD_RESET-                        ; inst409         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.167      ; 2.463      ;
; 0.268  ; FPGA_BOARD_RESET-                        ; inst225         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.537      ; 3.835      ;
; 0.271  ; FPGA_BOARD_RESET-                        ; inst430         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.090      ; 2.391      ;
; 0.273  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.961      ; 2.338      ;
; 0.286  ; FPGA_BOARD_RESET-                        ; inst433         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.090      ; 2.406      ;
; 0.289  ; FPGA_BOARD_RESET-                        ; inst432         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.087      ; 2.406      ;
; 0.289  ; FPGA_BOARD_RESET-                        ; inst429         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.087      ; 2.406      ;
; 0.302  ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.885      ; 2.217      ;
; 0.305  ; FPGA_BOARD_RESET-                        ; inst445         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.060      ; 2.395      ;
; 0.307  ; FPGA_BOARD_RESET-                        ; inst443         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.059      ; 2.396      ;
; 0.312  ; FPGA_BOARD_RESET-                        ; inst431         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.089      ; 2.431      ;
; 0.313  ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|9  ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.847      ; 2.274      ;
; 0.313  ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|10 ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.847      ; 2.274      ;
; 0.316  ; FPGA_BOARD_RESET-                        ; inst539         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.027      ; 2.373      ;
; 0.320  ; FPGA_BOARD_RESET-                        ; inst533         ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.024      ; 2.374      ;
+--------+------------------------------------------+-----------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_INTERFACE_PORTS-'                                                                                                                                                                                   ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.128 ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.767      ; 2.253      ;
; -0.128 ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.767      ; 2.253      ;
; 0.154  ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.767      ; 3.035      ;
; 0.154  ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.767      ; 3.035      ;
; 0.381  ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.773      ; 2.768      ;
; 0.388  ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.770      ; 2.772      ;
; 0.445  ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.777      ; 2.836      ;
; 0.453  ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.768      ; 2.835      ;
; 0.457  ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.772      ; 2.843      ;
; 0.457  ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.772      ; 2.843      ;
; 0.510  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.092      ; 2.216      ;
; 0.624  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.092      ; 2.330      ;
; 0.625  ; inst476                                  ; inst457         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS- ; -0.500       ; 1.989      ; 2.218      ;
; 0.661  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.112      ; 2.992      ;
; 0.726  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 1.530      ; 2.370      ;
; 0.738  ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.770      ; 3.622      ;
; 0.759  ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.773      ; 3.646      ;
; 0.762  ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.701      ; 3.067      ;
; 0.763  ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.701      ; 3.548      ;
; 0.788  ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.768      ; 3.670      ;
; 0.797  ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.777      ; 3.688      ;
; 0.799  ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.112      ; 3.025      ;
; 0.815  ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.772      ; 3.701      ;
; 0.815  ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.772      ; 3.701      ;
; 0.832  ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.701      ; 3.147      ;
; 0.878  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.701      ; 3.798      ;
; 0.934  ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.701      ; 3.749      ;
; 0.949  ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.851      ; 3.914      ;
; 0.962  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.701      ; 3.382      ;
; 1.000  ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.851      ; 3.465      ;
; 1.280  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 1.503      ; 2.897      ;
; 1.331  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 1.503      ; 2.948      ;
; 1.429  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 1.530      ; 3.073      ;
; 1.483  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 1.503      ; 3.100      ;
; 1.501  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.112      ; 3.332      ;
; 1.539  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.092      ; 3.245      ;
; 1.570  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 1.530      ; 3.214      ;
; 1.591  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 1.503      ; 3.208      ;
; 1.610  ; Microcomputer:inst|T80s:cpu1|RD_n        ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 1.288      ; 3.012      ;
; 1.622  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.119      ; 3.355      ;
; 1.674  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 1.530      ; 3.318      ;
; 1.675  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.119      ; 3.408      ;
; 1.701  ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 1.877      ; 3.192      ;
; 1.752  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.119      ; 3.485      ;
; 1.773  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.092      ; 3.479      ;
; 1.839  ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.112      ; 3.565      ;
; 1.856  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.119      ; 3.589      ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_SPI_I2C_PORTS-'                                                                        ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; -0.013 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.389      ; 1.406      ;
; -0.010 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.387      ; 1.407      ;
; -0.009 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.386      ; 1.407      ;
; -0.008 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.385      ; 1.407      ;
; -0.006 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.384      ; 1.408      ;
; 0.002  ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.377      ; 1.409      ;
; 0.101  ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.313      ; 1.444      ;
; 0.130  ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.245      ; 1.405      ;
; 1.173  ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.389      ; 2.092      ;
; 1.175  ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.387      ; 2.092      ;
; 1.176  ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.386      ; 2.092      ;
; 1.178  ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.385      ; 2.093      ;
; 1.179  ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.384      ; 2.093      ;
; 1.188  ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.377      ; 2.095      ;
; 1.315  ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.245      ; 2.090      ;
; 1.332  ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.313      ; 2.175      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_UART_8255_SELECT-'                                                                       ;
+-------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node    ; Launch Clock      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; 0.081 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.335      ; 1.446      ;
; 0.114 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.402      ; 1.546      ;
; 0.119 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.209      ; 1.358      ;
; 0.122 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.208      ; 1.360      ;
; 0.128 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.274      ; 1.432      ;
; 0.133 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.337      ; 1.500      ;
; 0.139 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.268      ; 1.437      ;
; 0.140 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.191      ; 1.361      ;
; 0.140 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.267      ; 1.437      ;
; 0.140 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.068      ; 1.238      ;
; 0.142 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.266      ; 1.438      ;
; 0.145 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.338      ; 1.513      ;
; 0.161 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.332      ; 1.523      ;
; 0.162 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.331      ; 1.523      ;
; 0.167 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.328      ; 1.525      ;
; 0.167 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.253      ; 1.450      ;
; 0.178 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.159      ; 1.367      ;
; 0.194 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.273      ; 1.497      ;
; 0.195 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.272      ; 1.497      ;
; 0.199 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.104      ; 1.333      ;
; 0.214 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.199      ; 1.443      ;
; 0.229 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.423      ; 1.682      ;
; 0.242 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.121      ; 1.393      ;
; 0.243 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.113      ; 1.386      ;
; 0.243 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.121      ; 1.394      ;
; 0.243 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.120      ; 1.393      ;
; 0.243 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.114      ; 1.387      ;
; 0.243 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.116      ; 1.389      ;
; 0.252 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.989      ; 1.271      ;
; 0.253 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.987      ; 1.270      ;
; 0.253 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.988      ; 1.271      ;
; 0.253 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.986      ; 1.269      ;
; 0.254 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.984      ; 1.268      ;
; 0.258 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.981      ; 1.269      ;
; 0.259 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.981      ; 1.270      ;
; 0.262 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.979      ; 1.271      ;
; 0.264 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.978      ; 1.272      ;
; 0.264 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.978      ; 1.272      ;
; 0.265 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.977      ; 1.272      ;
; 1.281 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.335      ; 2.146      ;
; 1.299 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.068      ; 1.897      ;
; 1.323 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.191      ; 2.044      ;
; 1.329 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.209      ; 2.068      ;
; 1.331 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.208      ; 2.069      ;
; 1.336 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.402      ; 2.268      ;
; 1.336 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.337      ; 2.203      ;
; 1.343 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.274      ; 2.147      ;
; 1.353 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.159      ; 2.042      ;
; 1.355 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.268      ; 2.153      ;
; 1.357 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.267      ; 2.154      ;
; 1.359 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.266      ; 2.155      ;
; 1.372 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.338      ; 2.240      ;
; 1.374 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.253      ; 2.157      ;
; 1.400 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.332      ; 2.262      ;
; 1.401 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.331      ; 2.262      ;
; 1.401 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.104      ; 2.035      ;
; 1.405 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.328      ; 2.263      ;
; 1.410 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.199      ; 2.139      ;
; 1.421 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.273      ; 2.224      ;
; 1.422 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.272      ; 2.224      ;
; 1.435 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.120      ; 2.085      ;
; 1.450 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.113      ; 2.093      ;
; 1.450 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.121      ; 2.101      ;
; 1.450 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.121      ; 2.101      ;
; 1.450 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.114      ; 2.094      ;
; 1.450 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.116      ; 2.096      ;
; 1.467 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.988      ; 1.985      ;
; 1.467 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.989      ; 1.986      ;
; 1.468 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.987      ; 1.985      ;
; 1.468 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.984      ; 1.982      ;
; 1.468 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.986      ; 1.984      ;
; 1.472 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.981      ; 1.983      ;
; 1.473 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.981      ; 1.984      ;
; 1.476 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.423      ; 2.429      ;
; 1.477 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.979      ; 1.986      ;
; 1.478 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.978      ; 1.986      ;
; 1.479 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.978      ; 1.987      ;
; 1.480 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.977      ; 1.987      ;
+-------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_S100_SERIAL_PORTS-'                                                                       ;
+-------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node    ; Launch Clock      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; 0.086 ; FPGA_BOARD_RESET- ; inst324    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.544      ; 1.660      ;
; 0.090 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.217      ; 1.337      ;
; 0.092 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.610      ; 1.732      ;
; 0.095 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.294      ; 1.419      ;
; 0.095 ; FPGA_BOARD_RESET- ; inst481[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.294      ; 1.419      ;
; 0.097 ; FPGA_BOARD_RESET- ; inst481[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.293      ; 1.420      ;
; 0.100 ; FPGA_BOARD_RESET- ; inst481[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.291      ; 1.421      ;
; 0.103 ; FPGA_BOARD_RESET- ; inst481[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.289      ; 1.422      ;
; 0.103 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.215      ; 1.348      ;
; 0.104 ; FPGA_BOARD_RESET- ; inst474    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.215      ; 1.349      ;
; 0.116 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.493      ; 1.639      ;
; 0.135 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.096      ; 1.261      ;
; 0.139 ; FPGA_BOARD_RESET- ; inst481[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.287      ; 1.456      ;
; 0.140 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.286      ; 1.456      ;
; 0.141 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.285      ; 1.456      ;
; 0.145 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.474      ; 1.649      ;
; 0.151 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.279      ; 1.460      ;
; 0.152 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.189      ; 1.371      ;
; 0.154 ; FPGA_BOARD_RESET- ; inst275    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.432      ; 1.616      ;
; 0.159 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.460      ; 1.649      ;
; 0.161 ; FPGA_BOARD_RESET- ; inst269    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.676      ; 1.867      ;
; 0.168 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.494      ; 1.692      ;
; 0.170 ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.493      ; 1.693      ;
; 0.171 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.492      ; 1.693      ;
; 0.171 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.509      ; 1.710      ;
; 0.171 ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.509      ; 1.710      ;
; 0.172 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.508      ; 1.710      ;
; 0.185 ; FPGA_BOARD_RESET- ; inst212    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.239      ; 1.454      ;
; 0.186 ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.431      ; 1.647      ;
; 0.186 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.494      ; 1.710      ;
; 0.187 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.492      ; 1.709      ;
; 0.187 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.492      ; 1.709      ;
; 0.188 ; FPGA_BOARD_RESET- ; inst223[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.506      ; 1.724      ;
; 0.189 ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.506      ; 1.725      ;
; 0.193 ; FPGA_BOARD_RESET- ; inst211    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.253      ; 1.476      ;
; 0.197 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.545      ; 1.772      ;
; 0.202 ; FPGA_BOARD_RESET- ; inst486    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.228      ; 1.460      ;
; 0.216 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.380      ; 1.626      ;
; 0.223 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.378      ; 1.631      ;
; 0.224 ; FPGA_BOARD_RESET- ; inst328    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.357      ; 1.611      ;
; 0.227 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.376      ; 1.633      ;
; 0.232 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.379      ; 1.641      ;
; 0.238 ; FPGA_BOARD_RESET- ; inst317[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.376      ; 1.644      ;
; 0.238 ; FPGA_BOARD_RESET- ; inst223[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.451      ; 1.719      ;
; 0.241 ; FPGA_BOARD_RESET- ; inst314[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.332      ; 1.603      ;
; 0.246 ; FPGA_BOARD_RESET- ; inst183[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.059      ; 1.335      ;
; 0.246 ; FPGA_BOARD_RESET- ; inst183[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.060      ; 1.336      ;
; 0.247 ; FPGA_BOARD_RESET- ; inst314[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.330      ; 1.607      ;
; 0.247 ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.454      ; 1.731      ;
; 0.247 ; FPGA_BOARD_RESET- ; inst183[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.058      ; 1.335      ;
; 0.248 ; FPGA_BOARD_RESET- ; inst183[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.056      ; 1.334      ;
; 0.248 ; FPGA_BOARD_RESET- ; inst183[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.057      ; 1.335      ;
; 0.251 ; FPGA_BOARD_RESET- ; inst479[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.135      ; 1.416      ;
; 0.252 ; FPGA_BOARD_RESET- ; inst314[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.326      ; 1.608      ;
; 0.255 ; FPGA_BOARD_RESET- ; inst270    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.630      ; 1.915      ;
; 0.258 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.377      ; 1.665      ;
; 0.260 ; FPGA_BOARD_RESET- ; inst317[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.375      ; 1.665      ;
; 0.264 ; FPGA_BOARD_RESET- ; inst218    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.097      ; 1.391      ;
; 0.265 ; FPGA_BOARD_RESET- ; inst223[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.524      ; 1.819      ;
; 0.274 ; FPGA_BOARD_RESET- ; inst507    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.024      ; 1.328      ;
; 0.276 ; FPGA_BOARD_RESET- ; inst509    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.023      ; 1.329      ;
; 0.277 ; FPGA_BOARD_RESET- ; inst513    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.023      ; 1.330      ;
; 0.281 ; FPGA_BOARD_RESET- ; inst508    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.021      ; 1.332      ;
; 0.285 ; FPGA_BOARD_RESET- ; inst317[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.595      ; 1.910      ;
; 0.287 ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.415      ; 1.732      ;
; 0.288 ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.413      ; 1.731      ;
; 0.294 ; FPGA_BOARD_RESET- ; inst183[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.233      ; 1.557      ;
; 0.296 ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.422      ; 1.748      ;
; 0.298 ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.419      ; 1.747      ;
; 0.298 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.419      ; 1.747      ;
; 0.314 ; FPGA_BOARD_RESET- ; inst183[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.065      ; 1.409      ;
; 0.315 ; FPGA_BOARD_RESET- ; inst183[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.064      ; 1.409      ;
; 0.374 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.006      ; 1.410      ;
; 0.413 ; FPGA_BOARD_RESET- ; inst185[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.033      ; 1.476      ;
; 0.413 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.029      ; 1.472      ;
; 0.413 ; FPGA_BOARD_RESET- ; inst185[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.029      ; 1.472      ;
; 0.414 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.031      ; 1.475      ;
; 0.414 ; FPGA_BOARD_RESET- ; inst185[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.032      ; 1.476      ;
; 0.414 ; FPGA_BOARD_RESET- ; inst185[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.031      ; 1.475      ;
; 0.414 ; FPGA_BOARD_RESET- ; inst185[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.029      ; 1.473      ;
; 0.415 ; FPGA_BOARD_RESET- ; inst185[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.029      ; 1.474      ;
; 0.526 ; FPGA_BOARD_RESET- ; inst479[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.061      ; 1.617      ;
; 0.563 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.017      ; 1.610      ;
; 0.565 ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.016      ; 1.611      ;
; 0.585 ; FPGA_BOARD_RESET- ; inst479[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.016      ; 1.631      ;
; 0.586 ; FPGA_BOARD_RESET- ; inst479[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.015      ; 1.631      ;
; 0.589 ; FPGA_BOARD_RESET- ; inst479[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.013      ; 1.632      ;
; 0.591 ; FPGA_BOARD_RESET- ; inst479[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.011      ; 1.632      ;
; 1.256 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.217      ; 2.003      ;
; 1.281 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.215      ; 2.026      ;
; 1.282 ; FPGA_BOARD_RESET- ; inst474    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.215      ; 2.027      ;
; 1.299 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.096      ; 1.925      ;
; 1.308 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.610      ; 2.448      ;
; 1.311 ; FPGA_BOARD_RESET- ; inst324    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.544      ; 2.385      ;
; 1.325 ; FPGA_BOARD_RESET- ; inst481[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.294      ; 2.149      ;
; 1.326 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.493      ; 2.349      ;
; 1.326 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.294      ; 2.150      ;
; 1.328 ; FPGA_BOARD_RESET- ; inst481[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.293      ; 2.151      ;
; 1.328 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.189      ; 2.047      ;
; 1.330 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.279      ; 2.139      ;
+-------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.493 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.435      ; 1.542      ;
; 0.514 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.430      ; 1.558      ;
; 0.521 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.568      ;
; 0.521 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.568      ;
; 0.521 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.568      ;
; 0.521 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.568      ;
; 0.521 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.568      ;
; 0.521 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.568      ;
; 0.521 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.568      ;
; 0.545 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.593      ;
; 0.545 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 1.593      ;
; 0.577 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.433      ; 1.624      ;
; 0.656 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.435      ; 2.205      ;
; 0.680 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.430      ; 2.224      ;
; 0.689 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.433      ; 2.236      ;
; 0.689 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.433      ; 2.236      ;
; 0.689 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.433      ; 2.236      ;
; 0.689 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.433      ; 2.236      ;
; 0.689 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.433      ; 2.236      ;
; 0.689 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.433      ; 2.236      ;
; 0.689 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.433      ; 2.236      ;
; 0.705 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.434      ; 2.253      ;
; 0.705 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.434      ; 2.253      ;
; 0.739 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.433      ; 2.286      ;
; 1.579 ; spi_16bit_master:inst74|busy ; inst379                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 1.702      ;
; 1.579 ; spi_16bit_master:inst74|busy ; inst389                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 1.702      ;
; 1.590 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 2.638      ;
; 1.590 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.434      ; 2.638      ;
; 1.638 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.434      ; 3.186      ;
; 1.638 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.434      ; 3.186      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ps2_keyboard_to_ascii:inst37|ascii_new'                                                                        ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node ; Launch Clock        ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; 0.534 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.000        ; 0.901      ; 1.539      ;
; 0.693 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.000        ; 0.901      ; 1.698      ;
; 1.610 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; -0.500       ; 0.901      ; 2.115      ;
; 1.786 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; -0.500       ; 0.901      ; 2.291      ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_BOARD_RESET-'                                                                                                                       ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node           ; Launch Clock                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; 0.541 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 0.000        ; 1.444      ; 2.204      ;
; 1.225 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.862      ; 2.201      ;
; 1.274 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; -0.500       ; 1.444      ; 2.437      ;
; 1.294 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.835      ; 2.243      ;
; 1.320 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.862      ; 2.296      ;
; 1.332 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.835      ; 2.281      ;
; 1.337 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.835      ; 2.286      ;
; 1.361 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.862      ; 2.337      ;
; 1.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.835      ; 2.331      ;
; 1.425 ; Microcomputer:inst|T80s:cpu1|WR_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.620      ; 2.159      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.862      ; 2.441      ;
; 1.649 ; Microcomputer:inst|T80s:cpu1|RD_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.620      ; 2.383      ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Microcomputer:inst|cpuClock'                                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                        ; Launch Clock                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; 0.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.976      ; 1.607      ;
; 0.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.976      ; 1.607      ;
; 0.548 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 2.342      ;
; 0.548 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 2.342      ;
; 0.710 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.970      ; 1.764      ;
; 0.710 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.970      ; 1.764      ;
; 0.711 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.579      ; 2.499      ;
; 0.711 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.579      ; 2.499      ;
; 0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[1]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.991      ; 1.792      ;
; 0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[3]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.991      ; 1.792      ;
; 0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[5]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.991      ; 1.792      ;
; 0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[8]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.991      ; 1.792      ;
; 0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.991      ; 1.792      ;
; 0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[12]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.991      ; 1.792      ;
; 0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[13]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.991      ; 1.792      ;
; 0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[14]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.991      ; 1.792      ;
; 0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[15]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.991      ; 1.792      ;
; 0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[6]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.991      ; 1.792      ;
; 0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.991      ; 1.792      ;
; 0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.991      ; 1.792      ;
; 0.718 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[1]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.600      ; 2.527      ;
; 0.718 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[3]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.600      ; 2.527      ;
; 0.718 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[5]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.600      ; 2.527      ;
; 0.718 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[8]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.600      ; 2.527      ;
; 0.718 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.600      ; 2.527      ;
; 0.718 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[12]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.600      ; 2.527      ;
; 0.718 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[13]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.600      ; 2.527      ;
; 0.718 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[14]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.600      ; 2.527      ;
; 0.718 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[15]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.600      ; 2.527      ;
; 0.718 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[6]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.600      ; 2.527      ;
; 0.718 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.600      ; 2.527      ;
; 0.718 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.600      ; 2.527      ;
; 0.720 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.981      ; 1.785      ;
; 0.720 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.981      ; 1.785      ;
; 0.720 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.981      ; 1.785      ;
; 0.721 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]      ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 2.420      ;
; 0.721 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]      ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 2.420      ;
; 0.721 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]       ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 2.520      ;
; 0.721 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 2.520      ;
; 0.721 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 2.520      ;
; 0.738 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.977      ; 1.799      ;
; 0.738 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.977      ; 1.799      ;
; 0.739 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 2.534      ;
; 0.739 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 2.534      ;
; 0.750 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]      ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 2.449      ;
; 0.750 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]      ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 2.449      ;
; 0.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.969      ; 1.805      ;
; 0.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.969      ; 1.805      ;
; 0.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.969      ; 1.805      ;
; 0.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[4]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.969      ; 1.805      ;
; 0.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.969      ; 1.805      ;
; 0.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.969      ; 1.805      ;
; 0.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.969      ; 1.805      ;
; 0.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.969      ; 1.805      ;
; 0.753 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.578      ; 2.540      ;
; 0.753 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.578      ; 2.540      ;
; 0.753 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.578      ; 2.540      ;
; 0.753 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[4]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.578      ; 2.540      ;
; 0.753 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.578      ; 2.540      ;
; 0.753 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.578      ; 2.540      ;
; 0.753 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.578      ; 2.540      ;
; 0.753 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.578      ; 2.540      ;
; 0.785 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.976      ; 1.845      ;
; 0.786 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 2.580      ;
; 0.787 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.974      ; 1.845      ;
; 0.787 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.974      ; 1.845      ;
; 0.788 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Arith16_r  ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.970      ; 1.842      ;
; 0.788 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.583      ; 2.580      ;
; 0.788 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.583      ; 2.580      ;
; 0.789 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|Arith16_r  ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.579      ; 2.577      ;
; 0.800 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.976      ; 1.860      ;
; 0.800 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.976      ; 1.860      ;
; 0.811 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.868      ;
; 0.811 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.868      ;
; 0.811 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.868      ;
; 0.812 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]       ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.603      ;
; 0.812 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]       ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.603      ;
; 0.812 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]       ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.603      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.878      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.878      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.878      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.878      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.878      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.878      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.878      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.878      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.878      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.878      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.878      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.973      ; 1.878      ;
; 0.822 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.613      ;
; 0.822 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.613      ;
; 0.822 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.613      ;
; 0.822 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.613      ;
; 0.822 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.613      ;
; 0.822 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.613      ;
; 0.822 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.613      ;
; 0.822 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.613      ;
; 0.822 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.613      ;
; 0.822 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.582      ; 2.613      ;
+-------+------------------------------------------+------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_50'                                                                                                ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node         ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; 0.569 ; FPGA_BOARD_RESET-                ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.820      ;
; 0.569 ; FPGA_BOARD_RESET-                ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.820      ;
; 0.569 ; FPGA_BOARD_RESET-                ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.820      ;
; 0.569 ; FPGA_BOARD_RESET-                ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.820      ;
; 0.569 ; FPGA_BOARD_RESET-                ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.820      ;
; 0.569 ; FPGA_BOARD_RESET-                ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.820      ;
; 0.569 ; FPGA_BOARD_RESET-                ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.820      ;
; 0.571 ; FPGA_BOARD_RESET-                ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.822      ;
; 0.571 ; FPGA_BOARD_RESET-                ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.822      ;
; 0.571 ; FPGA_BOARD_RESET-                ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.822      ;
; 0.571 ; FPGA_BOARD_RESET-                ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.822      ;
; 0.571 ; FPGA_BOARD_RESET-                ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.822      ;
; 0.571 ; FPGA_BOARD_RESET-                ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.822      ;
; 0.571 ; FPGA_BOARD_RESET-                ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.137      ; 1.822      ;
; 0.577 ; FPGA_BOARD_RESET-                ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.113      ; 1.804      ;
; 0.577 ; FPGA_BOARD_RESET-                ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.113      ; 1.804      ;
; 0.577 ; FPGA_BOARD_RESET-                ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.113      ; 1.804      ;
; 0.577 ; FPGA_BOARD_RESET-                ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.113      ; 1.804      ;
; 0.577 ; FPGA_BOARD_RESET-                ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.113      ; 1.804      ;
; 0.577 ; FPGA_BOARD_RESET-                ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.113      ; 1.804      ;
; 0.577 ; FPGA_BOARD_RESET-                ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.113      ; 1.804      ;
; 0.594 ; FPGA_BOARD_RESET-                ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.136      ; 1.844      ;
; 0.594 ; FPGA_BOARD_RESET-                ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.136      ; 1.844      ;
; 0.611 ; FPGA_BOARD_RESET-                ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.120      ; 1.845      ;
; 0.611 ; FPGA_BOARD_RESET-                ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.120      ; 1.845      ;
; 0.611 ; FPGA_BOARD_RESET-                ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.120      ; 1.845      ;
; 0.611 ; FPGA_BOARD_RESET-                ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.120      ; 1.845      ;
; 0.611 ; FPGA_BOARD_RESET-                ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.120      ; 1.845      ;
; 0.611 ; FPGA_BOARD_RESET-                ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.120      ; 1.845      ;
; 0.611 ; FPGA_BOARD_RESET-                ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.120      ; 1.845      ;
; 0.637 ; FPGA_BOARD_RESET-                ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.133      ; 1.884      ;
; 0.637 ; FPGA_BOARD_RESET-                ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.133      ; 1.884      ;
; 0.637 ; FPGA_BOARD_RESET-                ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.133      ; 1.884      ;
; 0.637 ; FPGA_BOARD_RESET-                ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.133      ; 1.884      ;
; 0.637 ; FPGA_BOARD_RESET-                ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.133      ; 1.884      ;
; 0.637 ; FPGA_BOARD_RESET-                ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.133      ; 1.884      ;
; 0.637 ; FPGA_BOARD_RESET-                ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.133      ; 1.884      ;
; 0.641 ; FPGA_BOARD_RESET-                ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.121      ; 1.876      ;
; 0.641 ; FPGA_BOARD_RESET-                ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.121      ; 1.876      ;
; 0.641 ; FPGA_BOARD_RESET-                ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.121      ; 1.876      ;
; 0.641 ; FPGA_BOARD_RESET-                ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.121      ; 1.876      ;
; 0.641 ; FPGA_BOARD_RESET-                ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.121      ; 1.876      ;
; 0.641 ; FPGA_BOARD_RESET-                ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.121      ; 1.876      ;
; 0.641 ; FPGA_BOARD_RESET-                ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.121      ; 1.876      ;
; 0.985 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|9  ; CLK_50            ; CLK_50      ; 0.000        ; 0.035      ; 1.104      ;
; 0.985 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|8  ; CLK_50            ; CLK_50      ; 0.000        ; 0.035      ; 1.104      ;
; 0.985 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|7  ; CLK_50            ; CLK_50      ; 0.000        ; 0.035      ; 1.104      ;
; 0.985 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|6  ; CLK_50            ; CLK_50      ; 0.000        ; 0.035      ; 1.104      ;
; 0.985 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|5  ; CLK_50            ; CLK_50      ; 0.000        ; 0.035      ; 1.104      ;
; 0.985 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|4  ; CLK_50            ; CLK_50      ; 0.000        ; 0.035      ; 1.104      ;
; 0.985 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|3  ; CLK_50            ; CLK_50      ; 0.000        ; 0.035      ; 1.104      ;
; 1.086 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|9  ; CLK_50            ; CLK_50      ; 0.000        ; 0.039      ; 1.209      ;
; 1.086 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|8  ; CLK_50            ; CLK_50      ; 0.000        ; 0.039      ; 1.209      ;
; 1.086 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|7  ; CLK_50            ; CLK_50      ; 0.000        ; 0.039      ; 1.209      ;
; 1.086 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|6  ; CLK_50            ; CLK_50      ; 0.000        ; 0.039      ; 1.209      ;
; 1.086 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|5  ; CLK_50            ; CLK_50      ; 0.000        ; 0.039      ; 1.209      ;
; 1.086 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|4  ; CLK_50            ; CLK_50      ; 0.000        ; 0.039      ; 1.209      ;
; 1.086 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|3  ; CLK_50            ; CLK_50      ; 0.000        ; 0.039      ; 1.209      ;
; 1.128 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|9 ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.256      ;
; 1.128 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|8 ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.256      ;
; 1.128 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|7 ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.256      ;
; 1.128 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|6 ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.256      ;
; 1.128 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|5 ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.256      ;
; 1.128 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|4 ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.256      ;
; 1.128 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|3 ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.256      ;
; 1.280 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|9 ; CLK_50            ; CLK_50      ; 0.000        ; 0.059      ; 1.423      ;
; 1.280 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|8 ; CLK_50            ; CLK_50      ; 0.000        ; 0.059      ; 1.423      ;
; 1.280 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|7 ; CLK_50            ; CLK_50      ; 0.000        ; 0.059      ; 1.423      ;
; 1.280 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|6 ; CLK_50            ; CLK_50      ; 0.000        ; 0.059      ; 1.423      ;
; 1.280 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|5 ; CLK_50            ; CLK_50      ; 0.000        ; 0.059      ; 1.423      ;
; 1.280 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|4 ; CLK_50            ; CLK_50      ; 0.000        ; 0.059      ; 1.423      ;
; 1.280 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|3 ; CLK_50            ; CLK_50      ; 0.000        ; 0.059      ; 1.423      ;
; 1.354 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|3  ; CLK_50            ; CLK_50      ; 0.000        ; 0.049      ; 1.487      ;
; 1.354 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|4  ; CLK_50            ; CLK_50      ; 0.000        ; 0.049      ; 1.487      ;
; 1.354 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|5  ; CLK_50            ; CLK_50      ; 0.000        ; 0.049      ; 1.487      ;
; 1.354 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|6  ; CLK_50            ; CLK_50      ; 0.000        ; 0.049      ; 1.487      ;
; 1.354 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|7  ; CLK_50            ; CLK_50      ; 0.000        ; 0.049      ; 1.487      ;
; 1.354 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|8  ; CLK_50            ; CLK_50      ; 0.000        ; 0.049      ; 1.487      ;
; 1.354 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|9  ; CLK_50            ; CLK_50      ; 0.000        ; 0.049      ; 1.487      ;
; 1.373 ; uart:325|my_recv_state           ; 74164:inst43|9  ; CLK_50            ; CLK_50      ; 0.000        ; -0.155     ; 1.302      ;
; 1.373 ; uart:325|my_recv_state           ; 74164:inst43|8  ; CLK_50            ; CLK_50      ; 0.000        ; -0.155     ; 1.302      ;
; 1.373 ; uart:325|my_recv_state           ; 74164:inst43|7  ; CLK_50            ; CLK_50      ; 0.000        ; -0.155     ; 1.302      ;
; 1.373 ; uart:325|my_recv_state           ; 74164:inst43|6  ; CLK_50            ; CLK_50      ; 0.000        ; -0.155     ; 1.302      ;
; 1.373 ; uart:325|my_recv_state           ; 74164:inst43|5  ; CLK_50            ; CLK_50      ; 0.000        ; -0.155     ; 1.302      ;
; 1.373 ; uart:325|my_recv_state           ; 74164:inst43|4  ; CLK_50            ; CLK_50      ; 0.000        ; -0.155     ; 1.302      ;
; 1.373 ; uart:325|my_recv_state           ; 74164:inst43|3  ; CLK_50            ; CLK_50      ; 0.000        ; -0.155     ; 1.302      ;
; 1.544 ; uart:inst13|tx_state.TX_IDLE     ; 74164:inst129|4 ; CLK_50            ; CLK_50      ; 0.000        ; 0.038      ; 1.666      ;
; 1.544 ; uart:inst13|tx_state.TX_IDLE     ; 74164:inst129|3 ; CLK_50            ; CLK_50      ; 0.000        ; 0.038      ; 1.666      ;
; 1.651 ; FPGA_BOARD_RESET-                ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.137      ; 2.402      ;
; 1.651 ; FPGA_BOARD_RESET-                ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.137      ; 2.402      ;
; 1.651 ; FPGA_BOARD_RESET-                ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.137      ; 2.402      ;
; 1.651 ; FPGA_BOARD_RESET-                ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.137      ; 2.402      ;
; 1.651 ; FPGA_BOARD_RESET-                ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.137      ; 2.402      ;
; 1.651 ; FPGA_BOARD_RESET-                ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.137      ; 2.402      ;
; 1.651 ; FPGA_BOARD_RESET-                ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.137      ; 2.402      ;
; 1.676 ; FPGA_BOARD_RESET-                ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.137      ; 2.427      ;
; 1.676 ; FPGA_BOARD_RESET-                ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.137      ; 2.427      ;
; 1.676 ; FPGA_BOARD_RESET-                ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.137      ; 2.427      ;
; 1.676 ; FPGA_BOARD_RESET-                ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.137      ; 2.427      ;
; 1.676 ; FPGA_BOARD_RESET-                ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.137      ; 2.427      ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                   ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.804 ; inst453           ; inst449 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.023      ; 0.911      ;
; 0.805 ; inst453           ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.022      ; 0.911      ;
; 0.895 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.977      ; 1.976      ;
; 0.895 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.977      ; 1.976      ;
; 2.031 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 0.977      ; 2.612      ;
; 2.031 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 0.977      ; 2.612      ;
; 2.110 ; inst476           ; inst461 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.024      ; 2.218      ;
; 2.112 ; inst476           ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.022      ; 2.218      ;
; 2.452 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.909      ; 3.465      ;
; 2.452 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.909      ; 3.465      ;
; 3.401 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 0.909      ; 3.914      ;
; 3.401 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 0.909      ; 3.914      ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+-----------+---------+-----------+---------+---------------------+
; Clock                                                                                             ; Setup     ; Hold    ; Recovery  ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------+-----------+---------+-----------+---------+---------------------+
; Worst-case Slack                                                                                  ; -13.795   ; -1.937  ; -5.628    ; -2.977  ; -3.201              ;
;  CLK_50                                                                                           ; -6.080    ; 0.063   ; -1.770    ; 0.569   ; 9.199               ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -3.891    ; 0.280   ; -5.628    ; 0.804   ; -1.487              ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -5.362    ; -0.134  ; -3.227    ; 0.493   ; -1.487              ;
;  FPGA_BOARD_RESET-                                                                                ; N/A       ; N/A     ; -3.693    ; 0.541   ; -3.000              ;
;  FPGA_INTERFACE_PORTS-                                                                            ; N/A       ; N/A     ; -4.849    ; -0.128  ; -3.000              ;
;  FPGA_S100_SERIAL_PORTS-                                                                          ; -2.115    ; -0.372  ; -2.625    ; 0.025   ; -3.000              ;
;  FPGA_SPI_I2C_PORTS-                                                                              ; -0.743    ; -0.528  ; -1.369    ; -0.144  ; -3.000              ;
;  FPGA_UART_8255_SELECT-                                                                           ; -1.573    ; -0.093  ; -2.239    ; 0.070   ; -3.000              ;
;  Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -5.318    ; -1.937  ; -4.805    ; -2.977  ; -2.178              ;
;  Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -2.108    ; 0.209   ; N/A       ; N/A     ; -3.201              ;
;  Microcomputer:inst|cpuClock                                                                      ; -13.795   ; -0.556  ; -5.325    ; 0.547   ; -1.487              ;
;  inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -2.004    ; 0.291   ; N/A       ; N/A     ; 249.716             ;
;  inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 46.523    ; 0.293   ; N/A       ; N/A     ; 24.715              ;
;  ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; N/A       ; N/A     ; -1.858    ; 0.534   ; -1.487              ;
;  ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -0.219    ; 0.203   ; N/A       ; N/A     ; -1.487              ;
; Design-wide TNS                                                                                   ; -5397.415 ; -24.268 ; -1155.366 ; -37.796 ; -1021.338           ;
;  CLK_50                                                                                           ; -1134.197 ; 0.000   ; -73.619   ; 0.000   ; 0.000               ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -5.266    ; 0.000   ; -15.786   ; 0.000   ; -6.042              ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -328.401  ; -0.258  ; -17.203   ; 0.000   ; -118.960            ;
;  FPGA_BOARD_RESET-                                                                                ; N/A       ; N/A     ; -3.693    ; 0.000   ; -4.551              ;
;  FPGA_INTERFACE_PORTS-                                                                            ; N/A       ; N/A     ; -22.873   ; -0.256  ; -20.744             ;
;  FPGA_S100_SERIAL_PORTS-                                                                          ; -33.836   ; -3.030  ; -123.696  ; 0.000   ; -29.139             ;
;  FPGA_SPI_I2C_PORTS-                                                                              ; -1.799    ; -3.545  ; -7.876    ; -0.828  ; -6.721              ;
;  FPGA_UART_8255_SELECT-                                                                           ; -18.893   ; -0.165  ; -50.930   ; 0.000   ; -15.197             ;
;  Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -155.799  ; -16.610 ; -117.081  ; -36.968 ; -225.795            ;
;  Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -59.653   ; 0.000   ; N/A       ; N/A     ; -105.406            ;
;  Microcomputer:inst|cpuClock                                                                      ; -3643.878 ; -1.538  ; -721.119  ; 0.000   ; -517.792            ;
;  inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -14.557   ; 0.000   ; N/A       ; N/A     ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 0.000     ; 0.000   ; N/A       ; N/A     ; 0.000               ;
;  ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; N/A       ; N/A     ; -1.858    ; 0.000   ; -1.487              ;
;  ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -1.136    ; 0.000   ; N/A       ; N/A     ; -16.357             ;
+---------------------------------------------------------------------------------------------------+-----------+---------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FPGA_DTR            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI0            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI1            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI3            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI4            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI5            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI6            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI7            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BOARD_ACTIVE-     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MONITOR_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR7-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR6-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR5-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR4-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR3-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR2-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR1-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR0-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DATA_OUT-      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DATA_IN-       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RTC_CS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RTC_SPI_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RTC_SPI_SI          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_0      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_5      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_6      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_7      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_STROBE ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUZZER              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FX_SOUND_PORT_RX    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FX_VOL_PLUS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FX_VOL_MINUS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DFP_SOUND_PORT_RX   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DFP_ADKEY1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DFP_ADKEY2          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DFP_IO1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DFP_IO2             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MONITOR_RX          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_PRN_ACK-        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_PRN_BUSY-       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FX_RST              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WIFI_RX             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WIFI_RST            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_SERIAL_DTR-    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_SERIAL_RX_A    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_SERIAL_CTS-    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_SPEECH_TX      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_SPEECH_CTS-    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_PORT_DTR        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_PORT_RX         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_PORT_CTS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_8255_SELECT-   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BI_OUTPUT_ENABLE-   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BI_INPUT_ENABLE-    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST2               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST1               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------------+
; Input Transition Times                                                      ;
+--------------------------+--------------+-----------------+-----------------+
; Pin                      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------------+--------------+-----------------+-----------------+
; FPGA_S100_SERIAL_PORTS-  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_sOUT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_pWR-                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_A3                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_sINP                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_HIGH_ADDRESS_LINES- ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_A1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_A0                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_A2                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_UART_8255_SELECT-   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_INTERFACE_PORTS-    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_pDBIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_SPI_I2C_PORTS-      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_PRN_BUSY         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_BOARD_RESET-        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO1                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO2                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO3                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_PRN_ACK          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO7                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DFP_BUSY                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MONITOR_TX               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FX_SOUND_PORT_TX         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DFP_SOUND_PORT_TX        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; WIFI_TX                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_SERIAL_TX_A         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; USB_PORT_TX              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_SPEECH_RX           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP4             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP2             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO5                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO4                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP3             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP7             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO6                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP1             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP0             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP6             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP5             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RTC_SPI_SO               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_PS2_CLK          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_PS2_DATA         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_DTR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI6            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI7            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; F_BOARD_ACTIVE-     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; MONITOR_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR7-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR6-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR5-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR4-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR3-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR2-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR1-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; BAR0-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DATA_OUT-      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; S100_DATA_IN-       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; RTC_CS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; RTC_SPI_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; RTC_SPI_SI          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_0      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_5      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_6      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_7      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_STROBE ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; BUZZER              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FX_SOUND_PORT_RX    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FX_VOL_PLUS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FX_VOL_MINUS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DFP_SOUND_PORT_RX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DFP_ADKEY1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; DFP_ADKEY2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DFP_IO1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DFP_IO2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MONITOR_RX          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_PRN_ACK-        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_PRN_BUSY-       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FX_RST              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; WIFI_RX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; WIFI_RST            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_SERIAL_DTR-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_SERIAL_RX_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_SERIAL_CTS-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_SPEECH_TX      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_SPEECH_CTS-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; USB_PORT_DTR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; USB_PORT_RX         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; USB_PORT_CTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FPGA_8255_SELECT-   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BI_OUTPUT_ENABLE-   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; BI_INPUT_ENABLE-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TEST2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TEST1               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_DTR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI6            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI7            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; F_BOARD_ACTIVE-     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; MONITOR_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR7-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR6-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR5-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR4-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR3-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR2-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR1-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; BAR0-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DATA_OUT-      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; S100_DATA_IN-       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; RTC_CS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_SI          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_0      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; FPGA_OUT_PRN_5      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FPGA_OUT_PRN_6      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FPGA_OUT_PRN_7      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FPGA_OUT_PRN_STROBE ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; BUZZER              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; FX_SOUND_PORT_RX    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FX_VOL_PLUS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FX_VOL_MINUS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DFP_SOUND_PORT_RX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DFP_ADKEY1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; DFP_ADKEY2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DFP_IO1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DFP_IO2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; MONITOR_RX          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_PRN_ACK-        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_PRN_BUSY-       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FX_RST              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; WIFI_RX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; WIFI_RST            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_SERIAL_DTR-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_SERIAL_RX_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_SERIAL_CTS-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_SPEECH_TX      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_SPEECH_CTS-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; USB_PORT_DTR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; USB_PORT_RX         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; USB_PORT_CTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FPGA_8255_SELECT-   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BI_OUTPUT_ENABLE-   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; BI_INPUT_ENABLE-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TEST2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TEST1               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_DTR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI6            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI7            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; F_BOARD_ACTIVE-     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MONITOR_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR7-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR6-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR5-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR4-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR3-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR2-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR1-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; BAR0-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DATA_OUT-      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; S100_DATA_IN-       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RTC_CS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RTC_SPI_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RTC_SPI_SI          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_OUT_PRN_0      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_OUT_PRN_1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_OUT_PRN_2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_OUT_PRN_3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_OUT_PRN_4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_5      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_6      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_7      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_STROBE ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; BUZZER              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; FX_SOUND_PORT_RX    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FX_VOL_PLUS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FX_VOL_MINUS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DFP_SOUND_PORT_RX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DFP_ADKEY1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DFP_ADKEY2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DFP_IO1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DFP_IO2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MONITOR_RX          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_PRN_ACK-        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_PRN_BUSY-       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FX_RST              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; WIFI_RX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; WIFI_RST            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_SERIAL_DTR-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_SERIAL_RX_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_SERIAL_CTS-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_SPEECH_TX      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_SPEECH_CTS-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; USB_PORT_DTR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; USB_PORT_RX         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; USB_PORT_CTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FPGA_8255_SELECT-   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BI_OUTPUT_ENABLE-   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; BI_INPUT_ENABLE-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TEST2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TEST1               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; 585140   ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; CLK_50                                                                                           ; 1064     ; 1064     ; 0        ; 0        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; CLK_50                                                                                           ; 40       ; 8        ; 0        ; 0        ;
; FPGA_UART_8255_SELECT-                                                                           ; CLK_50                                                                                           ; 19       ; 3        ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; CLK_50                                                                                           ; 178      ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; CLK_50                                                                                           ; 4        ; 12       ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; CLK_50                                                                                           ; 24       ; 24       ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; CLK_50                                                                                           ; 1        ; 1        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; CLK_50                                                                                           ; 25       ; 132      ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 0        ; 3658     ;
; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 65       ; 65       ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 2        ; 16       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2        ; 0        ; 0        ; 0        ;
; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0        ; 1        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_S100_SERIAL_PORTS-                                                                          ; 48       ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_SPI_I2C_PORTS-                                                                              ; 7        ; 0        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; FPGA_SPI_I2C_PORTS-                                                                              ; 1        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_UART_8255_SELECT-                                                                           ; 23       ; 0        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 9        ; 9        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 1        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 143      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 326      ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; Microcomputer:inst|cpuClock                                                                      ; 16       ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|cpuClock                                                                      ; 2        ; 0        ; 0        ; 0        ;
; FPGA_INTERFACE_PORTS-                                                                            ; Microcomputer:inst|cpuClock                                                                      ; 2        ; 18       ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; 5886830  ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|cpuClock                                                                      ; 469      ; 555      ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; Microcomputer:inst|cpuClock                                                                      ; 204      ; 92       ; 0        ; 0        ;
; CLK_50                                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 0        ; 0        ; 12       ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 0        ; 0        ; 0        ; 9        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 10       ; 0        ; 42       ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; 482      ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0        ; 0        ; 1        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0        ; 0        ; 0        ; 10       ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; 585140   ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; CLK_50                                                                                           ; 1064     ; 1064     ; 0        ; 0        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; CLK_50                                                                                           ; 40       ; 8        ; 0        ; 0        ;
; FPGA_UART_8255_SELECT-                                                                           ; CLK_50                                                                                           ; 19       ; 3        ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; CLK_50                                                                                           ; 178      ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; CLK_50                                                                                           ; 4        ; 12       ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; CLK_50                                                                                           ; 24       ; 24       ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; CLK_50                                                                                           ; 1        ; 1        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; CLK_50                                                                                           ; 25       ; 132      ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 0        ; 3658     ;
; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 65       ; 65       ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 2        ; 16       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2        ; 0        ; 0        ; 0        ;
; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0        ; 1        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_S100_SERIAL_PORTS-                                                                          ; 48       ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_SPI_I2C_PORTS-                                                                              ; 7        ; 0        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; FPGA_SPI_I2C_PORTS-                                                                              ; 1        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_UART_8255_SELECT-                                                                           ; 23       ; 0        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 9        ; 9        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 1        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 143      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 326      ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; Microcomputer:inst|cpuClock                                                                      ; 16       ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|cpuClock                                                                      ; 2        ; 0        ; 0        ; 0        ;
; FPGA_INTERFACE_PORTS-                                                                            ; Microcomputer:inst|cpuClock                                                                      ; 2        ; 18       ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; 5886830  ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|cpuClock                                                                      ; 469      ; 555      ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; Microcomputer:inst|cpuClock                                                                      ; 204      ; 92       ; 0        ; 0        ;
; CLK_50                                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 0        ; 0        ; 12       ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 0        ; 0        ; 0        ; 9        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 10       ; 0        ; 42       ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; 482      ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0        ; 0        ; 1        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0        ; 0        ; 0        ; 10       ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; 44       ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; CLK_50                                                                                           ; 44       ; 44       ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 0        ; 2        ;
; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 14       ; 14       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 4        ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 4        ; 4        ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_BOARD_RESET-                                                                                ; 11       ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_BOARD_RESET-                                                                                ; 2        ; 2        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS-                                                                            ; 0        ; 0        ; 1        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS-                                                                            ; 1        ; 1        ; 10       ; 10       ;
; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS-                                                                            ; 0        ; 0        ; 2        ; 2        ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS-                                                                            ; 9        ; 0        ; 9        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS-                                                                            ; 2        ; 2        ; 1        ; 1        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_S100_SERIAL_PORTS-                                                                          ; 88       ; 88       ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_SPI_I2C_PORTS-                                                                              ; 8        ; 8        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_UART_8255_SELECT-                                                                           ; 39       ; 39       ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|cpuClock                                                                      ; 176      ; 176      ; 0        ; 0        ;
; FPGA_INTERFACE_PORTS-                                                                            ; Microcomputer:inst|cpuClock                                                                      ; 176      ; 176      ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; 1584     ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|cpuClock                                                                      ; 176      ; 176      ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 0        ; 2        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 1        ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 14       ; 14       ; 63       ; 63       ;
; FPGA_INTERFACE_PORTS-                                                                            ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 6        ; 6        ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 27       ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 3        ; 3        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 1        ; 1        ; 0        ; 0        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; 44       ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; CLK_50                                                                                           ; 44       ; 44       ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 0        ; 2        ;
; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 14       ; 14       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 4        ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 4        ; 4        ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_BOARD_RESET-                                                                                ; 11       ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_BOARD_RESET-                                                                                ; 2        ; 2        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS-                                                                            ; 0        ; 0        ; 1        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS-                                                                            ; 1        ; 1        ; 10       ; 10       ;
; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS-                                                                            ; 0        ; 0        ; 2        ; 2        ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS-                                                                            ; 9        ; 0        ; 9        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS-                                                                            ; 2        ; 2        ; 1        ; 1        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_S100_SERIAL_PORTS-                                                                          ; 88       ; 88       ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_SPI_I2C_PORTS-                                                                              ; 8        ; 8        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_UART_8255_SELECT-                                                                           ; 39       ; 39       ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|cpuClock                                                                      ; 176      ; 176      ; 0        ; 0        ;
; FPGA_INTERFACE_PORTS-                                                                            ; Microcomputer:inst|cpuClock                                                                      ; 176      ; 176      ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; 1584     ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|cpuClock                                                                      ; 176      ; 176      ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 0        ; 2        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 1        ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 14       ; 14       ; 63       ; 63       ;
; FPGA_INTERFACE_PORTS-                                                                            ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 6        ; 6        ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 27       ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 3        ; 3        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 1        ; 1        ; 0        ; 0        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 43    ; 43   ;
; Unconstrained Input Port Paths  ; 1960  ; 1960 ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 295   ; 295  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                           ; Clock                                                                                            ; Type      ; Status      ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+-------------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; Base      ; Constrained ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Base      ; Constrained ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Base      ; Constrained ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_BOARD_RESET-                                                                                ; Base      ; Constrained ;
; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS-                                                                            ; Base      ; Constrained ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; FPGA_S100_SERIAL_PORTS-                                                                          ; Base      ; Constrained ;
; FPGA_SPI_I2C_PORTS-                                                                              ; FPGA_SPI_I2C_PORTS-                                                                              ; Base      ; Constrained ;
; FPGA_UART_8255_SELECT-                                                                           ; FPGA_UART_8255_SELECT-                                                                           ; Base      ; Constrained ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Base      ; Constrained ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; Base      ; Constrained ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; Base      ; Constrained ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Generated ; Constrained ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; Generated ; Constrained ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; Base      ; Constrained ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; Base      ; Constrained ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                       ;
+--------------------------+--------------------------------------------------------------------------------------+
; Input Port               ; Comment                                                                              ;
+--------------------------+--------------------------------------------------------------------------------------+
; DFP_BUSY                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_SOUND_PORT_TX        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BOARD_RESET-        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_INTERFACE_PORTS-    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP0             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP1             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP2             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP3             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP4             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP5             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP6             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP7             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_ACK          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_BUSY         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_CLK          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_DATA         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_S100_SERIAL_PORTS-  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_TX_A         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPEECH_RX           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPI_I2C_PORTS-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_UART_8255_SELECT-   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_SOUND_PORT_TX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MONITOR_TX               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SO               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A0                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A1                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A2                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A3                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO0                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO1                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO2                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO3                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO4                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO5                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO6                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO7                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_HIGH_ADDRESS_LINES- ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_pDBIN               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_pWR-                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_sINP                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_sOUT                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_TX              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WIFI_TX                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; BAR0-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR1-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR2-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR3-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR4-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR5-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR6-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR7-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BI_INPUT_ENABLE-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BI_OUTPUT_ENABLE-   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUZZER              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_ADKEY1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_ADKEY2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_IO1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_IO2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_SOUND_PORT_RX   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_8255_SELECT-   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DTR            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_3      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_4      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_5      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_6      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_7      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_STROBE ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_CTS-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_DTR-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_RX_A    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPEECH_CTS-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPEECH_TX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_RST              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_SOUND_PORT_RX    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_VOL_MINUS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_VOL_PLUS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BOARD_ACTIVE-     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PRN_ACK-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PRN_BUSY-       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MONITOR_CTS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MONITOR_RX          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_CS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_CLK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SI          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DATA_IN-       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DATA_OUT-      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI0            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI2            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI4            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI5            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI6            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI7            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_CTS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_DTR        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_RX         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WIFI_RST            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WIFI_RX             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                       ;
+--------------------------+--------------------------------------------------------------------------------------+
; Input Port               ; Comment                                                                              ;
+--------------------------+--------------------------------------------------------------------------------------+
; DFP_BUSY                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_SOUND_PORT_TX        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BOARD_RESET-        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_INTERFACE_PORTS-    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP0             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP1             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP2             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP3             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP4             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP5             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP6             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP7             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_ACK          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_BUSY         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_CLK          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_DATA         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_S100_SERIAL_PORTS-  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_TX_A         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPEECH_RX           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPI_I2C_PORTS-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_UART_8255_SELECT-   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_SOUND_PORT_TX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MONITOR_TX               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SO               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A0                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A1                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A2                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A3                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO0                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO1                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO2                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO3                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO4                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO5                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO6                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO7                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_HIGH_ADDRESS_LINES- ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_pDBIN               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_pWR-                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_sINP                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_sOUT                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_TX              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WIFI_TX                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; BAR0-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR1-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR2-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR3-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR4-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR5-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR6-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR7-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BI_INPUT_ENABLE-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BI_OUTPUT_ENABLE-   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUZZER              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_ADKEY1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_ADKEY2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_IO1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_IO2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_SOUND_PORT_RX   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_8255_SELECT-   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DTR            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_3      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_4      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_5      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_6      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_7      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_STROBE ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_CTS-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_DTR-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_RX_A    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPEECH_CTS-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPEECH_TX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_RST              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_SOUND_PORT_RX    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_VOL_MINUS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_VOL_PLUS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BOARD_ACTIVE-     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PRN_ACK-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PRN_BUSY-       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MONITOR_CTS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MONITOR_RX          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_CS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_CLK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SI          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DATA_IN-       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DATA_OUT-      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI0            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI2            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI4            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI5            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI6            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI7            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_CTS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_DTR        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_RX         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WIFI_RST            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WIFI_RX             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat Nov 18 16:53:01 2023
Info: Command: quartus_sta SUPER_IO_BOARD -c SUPER_IO_BOARD
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 208 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SUPER_IO_BOARD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK_50 CLK_50
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[0]} {inst4|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[2]} {inst4|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Microcomputer:inst|cpuClock Microcomputer:inst|cpuClock
    Info (332105): create_clock -period 1.000 -name FPGA_INTERFACE_PORTS- FPGA_INTERFACE_PORTS-
    Info (332105): create_clock -period 1.000 -name Microcomputer:inst|T80s:cpu1|IORQ_n Microcomputer:inst|T80s:cpu1|IORQ_n
    Info (332105): create_clock -period 1.000 -name Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]
    Info (332105): create_clock -period 1.000 -name FPGA_BOARD_RESET- FPGA_BOARD_RESET-
    Info (332105): create_clock -period 1.000 -name FPGA_S100_SERIAL_PORTS- FPGA_S100_SERIAL_PORTS-
    Info (332105): create_clock -period 1.000 -name Microcomputer:inst|T80s:cpu1|MREQ_n Microcomputer:inst|T80s:cpu1|MREQ_n
    Info (332105): create_clock -period 1.000 -name FPGA_UART_8255_SELECT- FPGA_UART_8255_SELECT-
    Info (332105): create_clock -period 1.000 -name FPGA_SPI_I2C_PORTS- FPGA_SPI_I2C_PORTS-
    Info (332105): create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
    Info (332105): create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37|ascii_new ps2_keyboard_to_ascii:inst37|ascii_new
    Info (332105): create_clock -period 1.000 -name Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.795
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.795           -3643.878 Microcomputer:inst|cpuClock 
    Info (332119):    -6.080           -1134.197 CLK_50 
    Info (332119):    -5.362            -328.401 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -5.318            -155.799 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -3.891              -5.266 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -2.115             -33.836 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -2.108             -59.653 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):    -2.004             -14.557 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.573             -18.893 FPGA_UART_8255_SELECT- 
    Info (332119):    -0.743              -1.799 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -0.212              -1.136 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    46.523               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.937             -16.610 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -0.556              -1.538 Microcomputer:inst|cpuClock 
    Info (332119):    -0.403              -2.670 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -0.226              -1.771 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -0.134              -0.258 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):     0.063               0.000 CLK_50 
    Info (332119):     0.078               0.000 FPGA_UART_8255_SELECT- 
    Info (332119):     0.487               0.000 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.555               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.585               0.000 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):     0.724               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):     0.737               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is -5.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.628             -15.786 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -5.325            -721.119 Microcomputer:inst|cpuClock 
    Info (332119):    -4.849             -22.871 FPGA_INTERFACE_PORTS- 
    Info (332119):    -4.805            -117.081 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -3.693              -3.693 FPGA_BOARD_RESET- 
    Info (332119):    -3.227             -16.837 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -2.625            -123.696 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -2.239             -50.930 FPGA_UART_8255_SELECT- 
    Info (332119):    -1.858              -1.858 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):    -1.770             -73.619 CLK_50 
    Info (332119):    -1.369              -7.876 FPGA_SPI_I2C_PORTS- 
Info (332146): Worst-case removal slack is -2.977
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.977             -35.694 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -0.087              -0.488 FPGA_SPI_I2C_PORTS- 
    Info (332119):     0.101               0.000 FPGA_INTERFACE_PORTS- 
    Info (332119):     0.102               0.000 FPGA_S100_SERIAL_PORTS- 
    Info (332119):     0.122               0.000 FPGA_UART_8255_SELECT- 
    Info (332119):     0.571               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):     1.325               0.000 FPGA_BOARD_RESET- 
    Info (332119):     1.381               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     1.478               0.000 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):     1.636               0.000 CLK_50 
    Info (332119):     1.879               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -105.406 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):    -3.000             -19.396 FPGA_INTERFACE_PORTS- 
    Info (332119):    -3.000              -4.487 FPGA_BOARD_RESET- 
    Info (332119):    -3.000              -3.000 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -3.000              -3.000 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -3.000              -3.000 FPGA_UART_8255_SELECT- 
    Info (332119):    -2.178            -225.795 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -1.487            -514.502 Microcomputer:inst|cpuClock 
    Info (332119):    -1.487            -118.960 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -1.487             -16.357 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -1.487              -5.948 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.487              -1.487 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):     9.598               0.000 CLK_50 
    Info (332119):    24.715               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   249.718               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.891           -3409.070 Microcomputer:inst|cpuClock 
    Info (332119):    -5.834           -1010.907 CLK_50 
    Info (332119):    -5.100            -149.732 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -5.034            -304.919 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -3.565              -4.612 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.925             -56.215 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):    -1.808             -25.299 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -1.586             -11.204 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.347             -13.693 FPGA_UART_8255_SELECT- 
    Info (332119):    -0.639              -1.011 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -0.219              -0.632 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    46.928               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.918             -16.158 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -0.528              -3.545 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -0.452              -1.133 Microcomputer:inst|cpuClock 
    Info (332119):    -0.372              -3.030 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -0.123              -0.237 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -0.093              -0.165 FPGA_UART_8255_SELECT- 
    Info (332119):     0.091               0.000 CLK_50 
    Info (332119):     0.430               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.494               0.000 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.533               0.000 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):     0.667               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):     0.685               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is -5.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.171             -14.300 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -4.995            -678.282 Microcomputer:inst|cpuClock 
    Info (332119):    -4.622             -22.873 FPGA_INTERFACE_PORTS- 
    Info (332119):    -4.484            -114.303 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -3.427              -3.427 FPGA_BOARD_RESET- 
    Info (332119):    -2.972             -17.203 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -2.272             -94.118 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -1.940             -38.523 FPGA_UART_8255_SELECT- 
    Info (332119):    -1.610              -1.610 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):    -1.581             -65.822 CLK_50 
    Info (332119):    -1.058              -5.322 FPGA_SPI_I2C_PORTS- 
Info (332146): Worst-case removal slack is -2.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.758             -36.968 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -0.144              -0.828 FPGA_SPI_I2C_PORTS- 
    Info (332119):     0.025               0.000 FPGA_S100_SERIAL_PORTS- 
    Info (332119):     0.056               0.000 FPGA_INTERFACE_PORTS- 
    Info (332119):     0.070               0.000 FPGA_UART_8255_SELECT- 
    Info (332119):     0.519               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):     1.156               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     1.221               0.000 FPGA_BOARD_RESET- 
    Info (332119):     1.350               0.000 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):     1.599               0.000 CLK_50 
    Info (332119):     1.678               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -105.406 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):    -3.000             -19.478 FPGA_INTERFACE_PORTS- 
    Info (332119):    -3.000              -4.527 FPGA_BOARD_RESET- 
    Info (332119):    -3.000              -3.000 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -3.000              -3.000 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -3.000              -3.000 FPGA_UART_8255_SELECT- 
    Info (332119):    -2.094            -203.105 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -1.487            -517.792 Microcomputer:inst|cpuClock 
    Info (332119):    -1.487            -118.960 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -1.487             -16.357 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -1.487              -6.042 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.487              -1.487 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):     9.595               0.000 CLK_50 
    Info (332119):    24.716               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   249.716               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.398           -1379.521 Microcomputer:inst|cpuClock 
    Info (332119):    -2.313            -631.735 CLK_50 
    Info (332119):    -2.002             -46.879 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -1.887              -1.887 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.701             -94.446 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -0.847              -6.111 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.507              -0.649 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -0.398             -10.727 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):    -0.219              -0.470 FPGA_UART_8255_SELECT- 
    Info (332119):     0.145               0.000 FPGA_SPI_I2C_PORTS- 
    Info (332119):     0.362               0.000 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    48.453               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.727
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.727              -5.759 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -0.290              -0.906 Microcomputer:inst|cpuClock 
    Info (332119):    -0.062              -0.346 FPGA_SPI_I2C_PORTS- 
    Info (332119):     0.039               0.000 FPGA_S100_SERIAL_PORTS- 
    Info (332119):     0.081               0.000 CLK_50 
    Info (332119):     0.135               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):     0.166               0.000 FPGA_UART_8255_SELECT- 
    Info (332119):     0.203               0.000 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.209               0.000 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):     0.280               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):     0.291               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.293               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is -2.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.749              -8.064 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -2.095            -273.004 Microcomputer:inst|cpuClock 
    Info (332119):    -1.760             -43.253 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -1.605              -4.408 FPGA_INTERFACE_PORTS- 
    Info (332119):    -1.596             -94.247 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -1.354             -39.590 FPGA_UART_8255_SELECT- 
    Info (332119):    -1.205              -1.205 FPGA_BOARD_RESET- 
    Info (332119):    -1.042              -7.094 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -1.024              -1.024 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):    -1.017             -42.662 CLK_50 
    Info (332119):    -0.977              -2.004 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
Info (332146): Worst-case removal slack is -1.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.062              -3.398 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -0.128              -0.256 FPGA_INTERFACE_PORTS- 
    Info (332119):    -0.013              -0.046 FPGA_SPI_I2C_PORTS- 
    Info (332119):     0.081               0.000 FPGA_UART_8255_SELECT- 
    Info (332119):     0.086               0.000 FPGA_S100_SERIAL_PORTS- 
    Info (332119):     0.493               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):     0.534               0.000 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):     0.541               0.000 FPGA_BOARD_RESET- 
    Info (332119):     0.547               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     0.569               0.000 CLK_50 
    Info (332119):     0.804               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.139 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -3.000             -20.744 FPGA_INTERFACE_PORTS- 
    Info (332119):    -3.000             -15.197 FPGA_UART_8255_SELECT- 
    Info (332119):    -3.000              -6.721 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -3.000              -4.551 FPGA_BOARD_RESET- 
    Info (332119):    -1.000            -346.000 Microcomputer:inst|cpuClock 
    Info (332119):    -1.000             -80.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -1.000             -46.410 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -1.000             -34.000 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):    -1.000             -11.000 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -1.000              -4.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.000              -1.000 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):     9.199               0.000 CLK_50 
    Info (332119):    24.798               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   249.798               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Sat Nov 18 16:53:06 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


