

================================================================
== Vitis HLS Report for 'sha_init'
================================================================
* Date:           Wed Jul  9 04:09:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  0.699 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  16.000 ns|  16.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      88|    -|
|Register             |        -|     -|        3|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        3|      88|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |sha_info_digest_address0  |  20|          4|    3|         12|
    |sha_info_digest_address1  |  14|          3|    3|          9|
    |sha_info_digest_d0        |  20|          4|   32|        128|
    |sha_info_digest_d1        |  14|          3|   32|         96|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  88|         18|   71|        249|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  3|   0|    3|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  3|   0|    3|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|           sha_init|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|           sha_init|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|           sha_init|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|           sha_init|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|           sha_init|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|           sha_init|  return value|
|sha_info_count_lo         |  out|   32|      ap_vld|  sha_info_count_lo|       pointer|
|sha_info_count_lo_ap_vld  |  out|    1|      ap_vld|  sha_info_count_lo|       pointer|
|sha_info_count_hi         |  out|   32|      ap_vld|  sha_info_count_hi|       pointer|
|sha_info_count_hi_ap_vld  |  out|    1|      ap_vld|  sha_info_count_hi|       pointer|
|sha_info_digest_address0  |  out|    3|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_ce0       |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_we0       |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_d0        |  out|   32|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_address1  |  out|    3|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_ce1       |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_we1       |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_d1        |  out|   32|   ap_memory|    sha_info_digest|         array|
+--------------------------+-----+-----+------------+-------------------+--------------+

