Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Feb  1 16:37:54 2022
| Host         : mateus-ufrgs-ubuntu14 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_utilization -hierarchical -file /home/jonatas/report2.txt
| Design       : top
| Device       : 7vx690tffg1761-3
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                                                                                 Instance                                                                                 |                                                                           Module                                                                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| top                                                                                                                                                                      |                                                                                                                                                      (top) |     119086 |     103915 |    8462 | 6709 | 272776 |   1171 |     68 |            0 |
|   (top)                                                                                                                                                                  |                                                                                                                                                      (top) |         15 |         15 |       0 |    0 |     58 |      0 |      0 |            0 |
|   axi_clocking_i                                                                                                                                                         |                                                                                                                                               axi_clocking |          1 |          1 |       0 |    0 |      8 |      0 |      0 |            0 |
|     (axi_clocking_i)                                                                                                                                                     |                                                                                                                                               axi_clocking |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     clk_wiz_i                                                                                                                                                            |                                                                                                                                                 clk_wiz_ip |          1 |          1 |       0 |    0 |      8 |      0 |      0 |            0 |
|       inst                                                                                                                                                               |                                                                                                                                         clk_wiz_ip_clk_wiz |          1 |          1 |       0 |    0 |      8 |      0 |      0 |            0 |
|   control_sub_i                                                                                                                                                          |                                                                                                                                                control_sub |      17121 |      16069 |     762 |  290 |  25658 |     71 |      6 |            0 |
|     dma_sub                                                                                                                                                              |                                                                                                                                         dma_sub_imp_ETY9Q3 |      15118 |      14246 |     666 |  206 |  23732 |     55 |      6 |            0 |
|       axi_clock_converter_0                                                                                                                                              |                                                                                                                        control_sub_axi_clock_converter_0_0 |         52 |         52 |       0 |    0 |    276 |      0 |      0 |            0 |
|         inst                                                                                                                                                             |                                                                        control_sub_axi_clock_converter_0_0_axi_clock_converter_v2_1_16_axi_clock_converter |         52 |         52 |       0 |    0 |    276 |      0 |      0 |            0 |
|           gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                                                                                      |                                                                                 control_sub_axi_clock_converter_0_0_axi_clock_converter_v2_1_16_lite_async |         10 |         10 |       0 |    0 |     40 |      0 |      0 |            0 |
|             (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar)                                                                                                  |                                                                                 control_sub_axi_clock_converter_0_0_axi_clock_converter_v2_1_16_lite_async |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|             handshake                                                                                                                                                    |                                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_handshake |          2 |          2 |       0 |    0 |     32 |      0 |      0 |            0 |
|               (handshake)                                                                                                                                                |                                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_handshake |          2 |          2 |       0 |    0 |     26 |      0 |      0 |            0 |
|               xpm_cdc_single_dest2src_inst                                                                                                                               |                                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_single__5 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               xpm_cdc_single_src2dest_inst                                                                                                                               |                                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_single__4 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                                                                                      |                                                                      control_sub_axi_clock_converter_0_0_axi_clock_converter_v2_1_16_lite_async__xdcDup__1 |         14 |         14 |       0 |    0 |     48 |      0 |      0 |            0 |
|             (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw)                                                                                                  |                                                                      control_sub_axi_clock_converter_0_0_axi_clock_converter_v2_1_16_lite_async__xdcDup__1 |         12 |         12 |       0 |    0 |     16 |      0 |      0 |            0 |
|             handshake                                                                                                                                                    |                                                                                           control_sub_axi_clock_converter_0_0_xpm_cdc_handshake__xdcDup__1 |          2 |          2 |       0 |    0 |     32 |      0 |      0 |            0 |
|               (handshake)                                                                                                                                                |                                                                                           control_sub_axi_clock_converter_0_0_xpm_cdc_handshake__xdcDup__1 |          2 |          2 |       0 |    0 |     26 |      0 |      0 |            0 |
|               xpm_cdc_single_dest2src_inst                                                                                                                               |                                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_single__3 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               xpm_cdc_single_src2dest_inst                                                                                                                               |                                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_single__2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                                                                                       |                                                                 control_sub_axi_clock_converter_0_0_axi_clock_converter_v2_1_16_lite_async__parameterized0 |         10 |         10 |       0 |    0 |     88 |      0 |      0 |            0 |
|             (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w)                                                                                                   |                                                                 control_sub_axi_clock_converter_0_0_axi_clock_converter_v2_1_16_lite_async__parameterized0 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|             handshake                                                                                                                                                    |                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_handshake__parameterized0 |          2 |          2 |       0 |    0 |     80 |      0 |      0 |            0 |
|               (handshake)                                                                                                                                                |                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_handshake__parameterized0 |          2 |          2 |       0 |    0 |     74 |      0 |      0 |            0 |
|               xpm_cdc_single_dest2src_inst                                                                                                                               |                                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_single__7 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               xpm_cdc_single_src2dest_inst                                                                                                                               |                                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_single__6 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                                                                                      |                                                                 control_sub_axi_clock_converter_0_0_axi_clock_converter_v2_1_16_lite_async__parameterized1 |          8 |          8 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b)                                                                                                  |                                                                 control_sub_axi_clock_converter_0_0_axi_clock_converter_v2_1_16_lite_async__parameterized1 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|             handshake                                                                                                                                                    |                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_handshake__parameterized1 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|               (handshake)                                                                                                                                                |                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_handshake__parameterized1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               xpm_cdc_single_dest2src_inst                                                                                                                               |                                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_single__9 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               xpm_cdc_single_src2dest_inst                                                                                                                               |                                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_single__8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                                                                                      |                                                                 control_sub_axi_clock_converter_0_0_axi_clock_converter_v2_1_16_lite_async__parameterized2 |         10 |         10 |       0 |    0 |     84 |      0 |      0 |            0 |
|             (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r)                                                                                                  |                                                                 control_sub_axi_clock_converter_0_0_axi_clock_converter_v2_1_16_lite_async__parameterized2 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|             handshake                                                                                                                                                    |                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_handshake__parameterized2 |          2 |          2 |       0 |    0 |     76 |      0 |      0 |            0 |
|               (handshake)                                                                                                                                                |                                                                                      control_sub_axi_clock_converter_0_0_xpm_cdc_handshake__parameterized2 |          2 |          2 |       0 |    0 |     70 |      0 |      0 |            0 |
|               xpm_cdc_single_dest2src_inst                                                                                                                               |                                                                                                         control_sub_axi_clock_converter_0_0_xpm_cdc_single |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               xpm_cdc_single_src2dest_inst                                                                                                                               |                                                                                                     control_sub_axi_clock_converter_0_0_xpm_cdc_single__10 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|       axi_interconnect_0                                                                                                                                                 |                                                                                                                           control_sub_axi_interconnect_0_0 |        374 |        374 |       0 |    0 |    495 |      0 |      0 |            0 |
|         m00_couplers                                                                                                                                                     |                                                                                                                                   m00_couplers_imp_1CKXUZB |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           m00_data_fifo                                                                                                                                                  |                                                                                                                                control_sub_m00_data_fifo_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                                                                                                                         |                                                                                           control_sub_m00_data_fifo_0__axi_data_fifo_v2_1_16_axi_data_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         m01_couplers                                                                                                                                                     |                                                                                                                                    m01_couplers_imp_DJHRIH |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           m01_data_fifo                                                                                                                                                  |                                                                                                                                control_sub_m01_data_fifo_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                                                                                                                         |                                                                                           control_sub_m01_data_fifo_0__axi_data_fifo_v2_1_16_axi_data_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         m02_couplers                                                                                                                                                     |                                                                                                                                    m02_couplers_imp_L1EJCA |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           m02_data_fifo                                                                                                                                                  |                                                                                                                                control_sub_m02_data_fifo_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                                                                                                                         |                                                                                           control_sub_m02_data_fifo_0__axi_data_fifo_v2_1_16_axi_data_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         m03_couplers                                                                                                                                                     |                                                                                                                                   m03_couplers_imp_1MTZV90 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           m03_data_fifo                                                                                                                                                  |                                                                                                                                control_sub_m03_data_fifo_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                                                                                                                         |                                                                                           control_sub_m03_data_fifo_0__axi_data_fifo_v2_1_16_axi_data_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         m04_couplers                                                                                                                                                     |                                                                                                                                   m04_couplers_imp_1GP65RG |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           m04_data_fifo                                                                                                                                                  |                                                                                                                                control_sub_m04_data_fifo_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                                                                                                                         |                                                                                           control_sub_m04_data_fifo_0__axi_data_fifo_v2_1_16_axi_data_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         m05_couplers                                                                                                                                                     |                                                                                                                                    m05_couplers_imp_9HOIEQ |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           m05_data_fifo                                                                                                                                                  |                                                                                                                                control_sub_m05_data_fifo_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                                                                                                                         |                                                                                           control_sub_m05_data_fifo_0__axi_data_fifo_v2_1_16_axi_data_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         m06_couplers                                                                                                                                                     |                                                                                                                                    m06_couplers_imp_OQNG0H |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           m06_data_fifo                                                                                                                                                  |                                                                                                                                control_sub_m06_data_fifo_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                                                                                                                         |                                                                                           control_sub_m06_data_fifo_0__axi_data_fifo_v2_1_16_axi_data_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         m07_couplers                                                                                                                                                     |                                                                                                                                   m07_couplers_imp_1J7605R |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           m07_data_fifo                                                                                                                                                  |                                                                                                                                control_sub_m07_data_fifo_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                                                                                                                         |                                                                                            control_sub_m07_data_fifo_0_axi_data_fifo_v2_1_16_axi_data_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         m08_couplers                                                                                                                                                     |                                                                                                                                   m08_couplers_imp_12JE735 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           m08_data_fifo                                                                                                                                                  |                                                                                                                                control_sub_m08_data_fifo_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                                                                                                                         |                                                                                            control_sub_m08_data_fifo_0_axi_data_fifo_v2_1_16_axi_data_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         s00_couplers                                                                                                                                                     |                                                                                                                                    s00_couplers_imp_IM4VT3 |         52 |         52 |       0 |    0 |    356 |      0 |      0 |            0 |
|           auto_cc                                                                                                                                                        |                                                                                                                                      control_sub_auto_cc_0 |         52 |         52 |       0 |    0 |    356 |      0 |      0 |            0 |
|             inst                                                                                                                                                         |                                                                                      control_sub_auto_cc_0_axi_clock_converter_v2_1_16_axi_clock_converter |         52 |         52 |       0 |    0 |    356 |      0 |      0 |            0 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                                                                                  |                                                                                               control_sub_auto_cc_0_axi_clock_converter_v2_1_16_lite_async |         10 |         10 |       0 |    0 |     80 |      0 |      0 |            0 |
|                 (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar)                                                                                              |                                                                                               control_sub_auto_cc_0_axi_clock_converter_v2_1_16_lite_async |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 handshake                                                                                                                                                |                                                                                                                    control_sub_auto_cc_0_xpm_cdc_handshake |          2 |          2 |       0 |    0 |     72 |      0 |      0 |            0 |
|                   (handshake)                                                                                                                                            |                                                                                                                    control_sub_auto_cc_0_xpm_cdc_handshake |          2 |          2 |       0 |    0 |     66 |      0 |      0 |            0 |
|                   xpm_cdc_single_dest2src_inst                                                                                                                           |                                                                                                                    control_sub_auto_cc_0_xpm_cdc_single__5 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                   xpm_cdc_single_src2dest_inst                                                                                                                           |                                                                                                                    control_sub_auto_cc_0_xpm_cdc_single__4 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                                                                                  |                                                                                    control_sub_auto_cc_0_axi_clock_converter_v2_1_16_lite_async__xdcDup__1 |         14 |         14 |       0 |    0 |     88 |      0 |      0 |            0 |
|                 (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw)                                                                                              |                                                                                    control_sub_auto_cc_0_axi_clock_converter_v2_1_16_lite_async__xdcDup__1 |         12 |         12 |       0 |    0 |     16 |      0 |      0 |            0 |
|                 handshake                                                                                                                                                |                                                                                                         control_sub_auto_cc_0_xpm_cdc_handshake__xdcDup__1 |          2 |          2 |       0 |    0 |     72 |      0 |      0 |            0 |
|                   (handshake)                                                                                                                                            |                                                                                                         control_sub_auto_cc_0_xpm_cdc_handshake__xdcDup__1 |          2 |          2 |       0 |    0 |     66 |      0 |      0 |            0 |
|                   xpm_cdc_single_dest2src_inst                                                                                                                           |                                                                                                                    control_sub_auto_cc_0_xpm_cdc_single__3 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                   xpm_cdc_single_src2dest_inst                                                                                                                           |                                                                                                                    control_sub_auto_cc_0_xpm_cdc_single__2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                                                                                   |                                                                               control_sub_auto_cc_0_axi_clock_converter_v2_1_16_lite_async__parameterized0 |         10 |         10 |       0 |    0 |     88 |      0 |      0 |            0 |
|                 (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w)                                                                                               |                                                                               control_sub_auto_cc_0_axi_clock_converter_v2_1_16_lite_async__parameterized0 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 handshake                                                                                                                                                |                                                                                                    control_sub_auto_cc_0_xpm_cdc_handshake__parameterized0 |          2 |          2 |       0 |    0 |     80 |      0 |      0 |            0 |
|                   (handshake)                                                                                                                                            |                                                                                                    control_sub_auto_cc_0_xpm_cdc_handshake__parameterized0 |          2 |          2 |       0 |    0 |     74 |      0 |      0 |            0 |
|                   xpm_cdc_single_dest2src_inst                                                                                                                           |                                                                                                                    control_sub_auto_cc_0_xpm_cdc_single__7 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                   xpm_cdc_single_src2dest_inst                                                                                                                           |                                                                                                                    control_sub_auto_cc_0_xpm_cdc_single__6 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                                                                                  |                                                                               control_sub_auto_cc_0_axi_clock_converter_v2_1_16_lite_async__parameterized1 |          8 |          8 |       0 |    0 |     16 |      0 |      0 |            0 |
|                 (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b)                                                                                              |                                                                               control_sub_auto_cc_0_axi_clock_converter_v2_1_16_lite_async__parameterized1 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 handshake                                                                                                                                                |                                                                                                    control_sub_auto_cc_0_xpm_cdc_handshake__parameterized1 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                   (handshake)                                                                                                                                            |                                                                                                    control_sub_auto_cc_0_xpm_cdc_handshake__parameterized1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   xpm_cdc_single_dest2src_inst                                                                                                                           |                                                                                                                    control_sub_auto_cc_0_xpm_cdc_single__9 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                   xpm_cdc_single_src2dest_inst                                                                                                                           |                                                                                                                    control_sub_auto_cc_0_xpm_cdc_single__8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                                                                                  |                                                                               control_sub_auto_cc_0_axi_clock_converter_v2_1_16_lite_async__parameterized2 |         10 |         10 |       0 |    0 |     84 |      0 |      0 |            0 |
|                 (gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r)                                                                                              |                                                                               control_sub_auto_cc_0_axi_clock_converter_v2_1_16_lite_async__parameterized2 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 handshake                                                                                                                                                |                                                                                                    control_sub_auto_cc_0_xpm_cdc_handshake__parameterized2 |          2 |          2 |       0 |    0 |     76 |      0 |      0 |            0 |
|                   (handshake)                                                                                                                                            |                                                                                                    control_sub_auto_cc_0_xpm_cdc_handshake__parameterized2 |          2 |          2 |       0 |    0 |     70 |      0 |      0 |            0 |
|                   xpm_cdc_single_dest2src_inst                                                                                                                           |                                                                                                                       control_sub_auto_cc_0_xpm_cdc_single |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                   xpm_cdc_single_src2dest_inst                                                                                                                           |                                                                                                                   control_sub_auto_cc_0_xpm_cdc_single__10 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           s00_data_fifo                                                                                                                                                  |                                                                                                                                control_sub_s00_data_fifo_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                                                                                                                         |                                                                                            control_sub_s00_data_fifo_0_axi_data_fifo_v2_1_16_axi_data_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         xbar                                                                                                                                                             |                                                                                                                                         control_sub_xbar_0 |        322 |        322 |       0 |    0 |    139 |      0 |      0 |            0 |
|           inst                                                                                                                                                           |                                                                                                       control_sub_xbar_0_axi_crossbar_v2_1_18_axi_crossbar |        322 |        322 |       0 |    0 |    139 |      0 |      0 |            0 |
|             gen_sasd.crossbar_sasd_0                                                                                                                                     |                                                                                                      control_sub_xbar_0_axi_crossbar_v2_1_18_crossbar_sasd |        322 |        322 |       0 |    0 |    139 |      0 |      0 |            0 |
|               (gen_sasd.crossbar_sasd_0)                                                                                                                                 |                                                                                                      control_sub_xbar_0_axi_crossbar_v2_1_18_crossbar_sasd |          0 |          0 |       0 |    0 |     17 |      0 |      0 |            0 |
|               addr_arbiter_inst                                                                                                                                          |                                                                                                  control_sub_xbar_0_axi_crossbar_v2_1_18_addr_arbiter_sasd |        108 |        108 |       0 |    0 |     39 |      0 |      0 |            0 |
|               gen_decerr.decerr_slave_inst                                                                                                                               |                                                                                                       control_sub_xbar_0_axi_crossbar_v2_1_18_decerr_slave |         11 |         11 |       0 |    0 |      4 |      0 |      0 |            0 |
|               reg_slice_r                                                                                                                                                |                                                                                          control_sub_xbar_0_axi_register_slice_v2_1_17_axic_register_slice |        183 |        183 |       0 |    0 |     74 |      0 |      0 |            0 |
|               splitter_ar                                                                                                                                                |                                                                                           control_sub_xbar_0_axi_crossbar_v2_1_18_splitter__parameterized0 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|               splitter_aw                                                                                                                                                |                                                                                                           control_sub_xbar_0_axi_crossbar_v2_1_18_splitter |         16 |         16 |       0 |    0 |      3 |      0 |      0 |            0 |
|       axis_dwidth_dma_rx                                                                                                                                                 |                                                                                                                           control_sub_axis_dwidth_dma_rx_0 |        145 |        145 |       0 |    0 |    532 |      0 |      0 |            0 |
|         (axis_dwidth_dma_rx)                                                                                                                                             |                                                                                                                           control_sub_axis_dwidth_dma_rx_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                                                                                                                             |                                                                       control_sub_axis_dwidth_dma_rx_0_axis_dwidth_converter_v1_1_16_axis_dwidth_converter |        145 |        145 |       0 |    0 |    532 |      0 |      0 |            0 |
|           (inst)                                                                                                                                                         |                                                                       control_sub_axis_dwidth_dma_rx_0_axis_dwidth_converter_v1_1_16_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_downsizer_conversion.axisc_downsizer_0                                                                                                                     |                                                                             control_sub_axis_dwidth_dma_rx_0_axis_dwidth_converter_v1_1_16_axisc_downsizer |        144 |        144 |       0 |    0 |    531 |      0 |      0 |            0 |
|       axis_dwidth_dma_tx                                                                                                                                                 |                                                                                                                           control_sub_axis_dwidth_dma_tx_0 |         17 |         17 |       0 |    0 |    696 |      0 |      0 |            0 |
|         inst                                                                                                                                                             |                                                                       control_sub_axis_dwidth_dma_tx_0_axis_dwidth_converter_v1_1_16_axis_dwidth_converter |         17 |         17 |       0 |    0 |    696 |      0 |      0 |            0 |
|           (inst)                                                                                                                                                         |                                                                       control_sub_axis_dwidth_dma_tx_0_axis_dwidth_converter_v1_1_16_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0                                                                                                                         |                                                                               control_sub_axis_dwidth_dma_tx_0_axis_dwidth_converter_v1_1_16_axisc_upsizer |         16 |         16 |       0 |    0 |    695 |      0 |      0 |            0 |
|       axis_fifo_10g_rx                                                                                                                                                   |                                                                                                                             control_sub_axis_fifo_10g_rx_0 |        225 |         49 |     176 |    0 |    618 |      0 |      0 |            0 |
|         inst                                                                                                                                                             |                                                                                       control_sub_axis_fifo_10g_rx_0_axis_data_fifo_v1_1_18_axis_data_fifo |        225 |         49 |     176 |    0 |    618 |      0 |      0 |            0 |
|           (inst)                                                                                                                                                         |                                                                                       control_sub_axis_fifo_10g_rx_0_axis_data_fifo_v1_1_18_axis_data_fifo |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                                                                                                |                                                                                                            control_sub_axis_fifo_10g_rx_0_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_fifo_generator.fifo_generator_inst                                                                                                                         |                                                                                                      control_sub_axis_fifo_10g_rx_0_fifo_generator_v13_2_2 |        224 |         48 |     176 |    0 |    615 |      0 |      0 |            0 |
|             inst_fifo_gen                                                                                                                                                |                                                                                                control_sub_axis_fifo_10g_rx_0_fifo_generator_v13_2_2_synth |        224 |         48 |     176 |    0 |    615 |      0 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                                                                                                                                    |                                                                                                          control_sub_axis_fifo_10g_rx_0_fifo_generator_top |        224 |         48 |     176 |    0 |    615 |      0 |      0 |            0 |
|                 grf.rf                                                                                                                                                   |                                                                                                      control_sub_axis_fifo_10g_rx_0_fifo_generator_ramfifo |        224 |         48 |     176 |    0 |    615 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                                             |                                                                                                                 control_sub_axis_fifo_10g_rx_0_clk_x_pntrs |         16 |         16 |       0 |    0 |     40 |      0 |      0 |            0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                                         |                                                                                                                 control_sub_axis_fifo_10g_rx_0_clk_x_pntrs |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     rd_pntr_cdc_inst                                                                                                                                     |                                                                                                                control_sub_axis_fifo_10g_rx_0_xpm_cdc_gray |          6 |          6 |       0 |    0 |     20 |      0 |      0 |            0 |
|                     wr_pntr_cdc_inst                                                                                                                                     |                                                                                                             control_sub_axis_fifo_10g_rx_0_xpm_cdc_gray__1 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                               |                                                                                                                    control_sub_axis_fifo_10g_rx_0_rd_logic |         19 |         19 |       0 |    0 |     20 |      0 |      0 |            0 |
|                     gr1.gr1_int.rfwft                                                                                                                                    |                                                                                                                     control_sub_axis_fifo_10g_rx_0_rd_fwft |         13 |         13 |       0 |    0 |      8 |      0 |      0 |            0 |
|                     gras.rsts                                                                                                                                            |                                                                                                          control_sub_axis_fifo_10g_rx_0_rd_status_flags_as |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     rpntr                                                                                                                                                |                                                                                                                 control_sub_axis_fifo_10g_rx_0_rd_bin_cntr |          6 |          6 |       0 |    0 |     10 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                               |                                                                                                                    control_sub_axis_fifo_10g_rx_0_wr_logic |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|                     gwas.wsts                                                                                                                                            |                                                                                                          control_sub_axis_fifo_10g_rx_0_wr_status_flags_as |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     wpntr                                                                                                                                                |                                                                                                                 control_sub_axis_fifo_10g_rx_0_wr_bin_cntr |          6 |          6 |       0 |    0 |     15 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.mem                                                                                                                                  |                                                                                                                      control_sub_axis_fifo_10g_rx_0_memory |        176 |          0 |     176 |    0 |    514 |      0 |      0 |            0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                                              |                                                                                                                      control_sub_axis_fifo_10g_rx_0_memory |          0 |          0 |       0 |    0 |    257 |      0 |      0 |            0 |
|                     gdm.dm_gen.dm                                                                                                                                        |                                                                                                                        control_sub_axis_fifo_10g_rx_0_dmem |        176 |          0 |     176 |    0 |    257 |      0 |      0 |            0 |
|                   rstblk                                                                                                                                                 |                                                                                                           control_sub_axis_fifo_10g_rx_0_reset_blk_ramfifo |          5 |          5 |       0 |    0 |     24 |      0 |      0 |            0 |
|                     (rstblk)                                                                                                                                             |                                                                                                           control_sub_axis_fifo_10g_rx_0_reset_blk_ramfifo |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                                          |                                                                                                           control_sub_axis_fifo_10g_rx_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                               |                                                                                                              control_sub_axis_fifo_10g_rx_0_xpm_cdc_single |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                               |                                                                                                           control_sub_axis_fifo_10g_rx_0_xpm_cdc_single__1 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                                                  |                                                                                                        control_sub_axis_fifo_10g_rx_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       axis_fifo_10g_tx                                                                                                                                                   |                                                                                                                             control_sub_axis_fifo_10g_tx_0 |        234 |         50 |     184 |    0 |    650 |      0 |      0 |            0 |
|         inst                                                                                                                                                             |                                                                                       control_sub_axis_fifo_10g_tx_0_axis_data_fifo_v1_1_18_axis_data_fifo |        234 |         50 |     184 |    0 |    650 |      0 |      0 |            0 |
|           (inst)                                                                                                                                                         |                                                                                       control_sub_axis_fifo_10g_tx_0_axis_data_fifo_v1_1_18_axis_data_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                                                                                                |                                                                                                            control_sub_axis_fifo_10g_tx_0_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_fifo_generator.fifo_generator_inst                                                                                                                         |                                                                                                      control_sub_axis_fifo_10g_tx_0_fifo_generator_v13_2_2 |        232 |         48 |     184 |    0 |    647 |      0 |      0 |            0 |
|             inst_fifo_gen                                                                                                                                                |                                                                                                control_sub_axis_fifo_10g_tx_0_fifo_generator_v13_2_2_synth |        232 |         48 |     184 |    0 |    647 |      0 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                                                                                                                                    |                                                                                                          control_sub_axis_fifo_10g_tx_0_fifo_generator_top |        232 |         48 |     184 |    0 |    647 |      0 |      0 |            0 |
|                 grf.rf                                                                                                                                                   |                                                                                                      control_sub_axis_fifo_10g_tx_0_fifo_generator_ramfifo |        232 |         48 |     184 |    0 |    647 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                                             |                                                                                                                 control_sub_axis_fifo_10g_tx_0_clk_x_pntrs |         16 |         16 |       0 |    0 |     40 |      0 |      0 |            0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                                         |                                                                                                                 control_sub_axis_fifo_10g_tx_0_clk_x_pntrs |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     rd_pntr_cdc_inst                                                                                                                                     |                                                                                                                control_sub_axis_fifo_10g_tx_0_xpm_cdc_gray |          6 |          6 |       0 |    0 |     20 |      0 |      0 |            0 |
|                     wr_pntr_cdc_inst                                                                                                                                     |                                                                                                             control_sub_axis_fifo_10g_tx_0_xpm_cdc_gray__1 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                               |                                                                                                                    control_sub_axis_fifo_10g_tx_0_rd_logic |         19 |         19 |       0 |    0 |     20 |      0 |      0 |            0 |
|                     gr1.gr1_int.rfwft                                                                                                                                    |                                                                                                                     control_sub_axis_fifo_10g_tx_0_rd_fwft |         13 |         13 |       0 |    0 |      8 |      0 |      0 |            0 |
|                     gras.rsts                                                                                                                                            |                                                                                                          control_sub_axis_fifo_10g_tx_0_rd_status_flags_as |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     rpntr                                                                                                                                                |                                                                                                                 control_sub_axis_fifo_10g_tx_0_rd_bin_cntr |          6 |          6 |       0 |    0 |     10 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                               |                                                                                                                    control_sub_axis_fifo_10g_tx_0_wr_logic |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|                     gwas.wsts                                                                                                                                            |                                                                                                          control_sub_axis_fifo_10g_tx_0_wr_status_flags_as |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     wpntr                                                                                                                                                |                                                                                                                 control_sub_axis_fifo_10g_tx_0_wr_bin_cntr |          6 |          6 |       0 |    0 |     15 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.mem                                                                                                                                  |                                                                                                                      control_sub_axis_fifo_10g_tx_0_memory |        184 |          0 |     184 |    0 |    546 |      0 |      0 |            0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                                              |                                                                                                                      control_sub_axis_fifo_10g_tx_0_memory |          0 |          0 |       0 |    0 |    273 |      0 |      0 |            0 |
|                     gdm.dm_gen.dm                                                                                                                                        |                                                                                                                        control_sub_axis_fifo_10g_tx_0_dmem |        184 |          0 |     184 |    0 |    273 |      0 |      0 |            0 |
|                   rstblk                                                                                                                                                 |                                                                                                           control_sub_axis_fifo_10g_tx_0_reset_blk_ramfifo |          5 |          5 |       0 |    0 |     24 |      0 |      0 |            0 |
|                     (rstblk)                                                                                                                                             |                                                                                                           control_sub_axis_fifo_10g_tx_0_reset_blk_ramfifo |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                                          |                                                                                                           control_sub_axis_fifo_10g_tx_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                               |                                                                                                              control_sub_axis_fifo_10g_tx_0_xpm_cdc_single |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                               |                                                                                                           control_sub_axis_fifo_10g_tx_0_xpm_cdc_single__1 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                                                  |                                                                                                        control_sub_axis_fifo_10g_tx_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       nf_riffa_dma_1                                                                                                                                                     |                                                                                                                               control_sub_nf_riffa_dma_1_0 |      10577 |      10121 |     306 |  150 |  16907 |     48 |      2 |            0 |
|         (nf_riffa_dma_1)                                                                                                                                                 |                                                                                                                               control_sub_nf_riffa_dma_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                                                                                                                             |                                                                                                                  control_sub_nf_riffa_dma_1_0_nf_riffa_dma |      10577 |      10121 |     306 |  150 |  16907 |     48 |      2 |            0 |
|           (inst)                                                                                                                                                         |                                                                                                                  control_sub_nf_riffa_dma_1_0_nf_riffa_dma |          2 |          2 |       0 |    0 |    481 |      0 |      0 |            0 |
|           nf_riffa_dma_cpu_regs_inst                                                                                                                                     |                                                                                                         control_sub_nf_riffa_dma_1_0_nf_riffa_dma_cpu_regs |        296 |        296 |       0 |    0 |    143 |      0 |      0 |            0 |
|           riffa                                                                                                                                                          |                                                                                                            control_sub_nf_riffa_dma_1_0_riffa_wrapper_sume |       9220 |       8884 |     186 |  150 |  14410 |     39 |      1 |            0 |
|             engine_layer_inst                                                                                                                                            |                                                                                                                  control_sub_nf_riffa_dma_1_0_engine_layer |       1003 |        832 |     148 |   23 |   4002 |      8 |      0 |            0 |
|               rx_engine_ultrascale_inst                                                                                                                                  |                                                                                                          control_sub_nf_riffa_dma_1_0_rx_engine_ultrascale |         95 |         72 |       0 |   23 |    507 |      0 |      0 |            0 |
|                 rxc_engine_inst                                                                                                                                          |                                                                                                         control_sub_nf_riffa_dma_1_0_rxc_engine_ultrascale |         83 |         66 |       0 |   17 |    425 |      0 |      0 |            0 |
|                   (rxc_engine_inst)                                                                                                                                      |                                                                                                         control_sub_nf_riffa_dma_1_0_rxc_engine_ultrascale |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   data_shiftreg_inst                                                                                                                                     |                                                                                                                  control_sub_nf_riffa_dma_1_0_shiftreg_208 |         33 |         16 |       0 |   17 |    328 |      0 |      0 |            0 |
|                   dw_enable                                                                                                                                              |                                                                                                                      control_sub_nf_riffa_dma_1_0_register |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                   dw_pipeline                                                                                                                                            |                                                                                                                      control_sub_nf_riffa_dma_1_0_pipeline |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|                     pipeline_inst                                                                                                                                        |                                                                                                                  control_sub_nf_riffa_dma_1_0_reg_pipeline |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|                   eop_shiftreg_inst                                                                                                                                      |                                                                                                  control_sub_nf_riffa_dma_1_0_shiftreg__parameterized0_209 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   meta_DW1_register                                                                                                                                      |                                                                                                      control_sub_nf_riffa_dma_1_0_register__parameterized2 |          4 |          4 |       0 |    0 |     12 |      0 |      0 |            0 |
|                   meta_DW2_register                                                                                                                                      |                                                                                                  control_sub_nf_riffa_dma_1_0_register__parameterized1_210 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   metadata_DW0_register                                                                                                                                  |                                                                                                  control_sub_nf_riffa_dma_1_0_register__parameterized1_211 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |            0 |
|                   output_pipeline                                                                                                                                        |                                                                                                      control_sub_nf_riffa_dma_1_0_pipeline__parameterized0 |         39 |         39 |       0 |    0 |     58 |      0 |      0 |            0 |
|                     pipeline_inst                                                                                                                                        |                                                                                                  control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized0 |         39 |         39 |       0 |    0 |     58 |      0 |      0 |            0 |
|                   start_flag_register                                                                                                                                    |                                                                                                      control_sub_nf_riffa_dma_1_0_register__parameterized0 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 rxr_engine_inst                                                                                                                                          |                                                                                                         control_sub_nf_riffa_dma_1_0_rxr_engine_ultrascale |         12 |          6 |       0 |    6 |     82 |      0 |      0 |            0 |
|                   (rxr_engine_inst)                                                                                                                                      |                                                                                                         control_sub_nf_riffa_dma_1_0_rxr_engine_ultrascale |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   addr_DW0_register                                                                                                                                      |                                                                                                      control_sub_nf_riffa_dma_1_0_register__parameterized1 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                   data_shiftreg_inst                                                                                                                                     |                                                                                                                      control_sub_nf_riffa_dma_1_0_shiftreg |          0 |          0 |       0 |    0 |     27 |      0 |      0 |            0 |
|                   eop_shiftreg_inst                                                                                                                                      |                                                                                                      control_sub_nf_riffa_dma_1_0_shiftreg__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   meta_DW1_register                                                                                                                                      |                                                                                                  control_sub_nf_riffa_dma_1_0_register__parameterized1_205 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |            0 |
|                   metadata_DW0_register                                                                                                                                  |                                                                                                  control_sub_nf_riffa_dma_1_0_register__parameterized1_206 |          5 |          5 |       0 |    0 |     31 |      0 |      0 |            0 |
|                   output_pipeline                                                                                                                                        |                                                                                                      control_sub_nf_riffa_dma_1_0_pipeline__parameterized1 |          6 |          0 |       0 |    6 |      2 |      0 |      0 |            0 |
|                     pipeline_inst                                                                                                                                        |                                                                                                  control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized1 |          6 |          0 |       0 |    6 |      2 |      0 |      0 |            0 |
|                   sop_shiftreg_inst                                                                                                                                      |                                                                                                  control_sub_nf_riffa_dma_1_0_shiftreg__parameterized0_207 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               tx_engine_ultrascale_inst                                                                                                                                  |                                                                                                          control_sub_nf_riffa_dma_1_0_tx_engine_ultrascale |        908 |        760 |     148 |    0 |   3495 |      8 |      0 |            0 |
|                 (tx_engine_ultrascale_inst)                                                                                                                              |                                                                                                          control_sub_nf_riffa_dma_1_0_tx_engine_ultrascale |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 txc_engine_inst                                                                                                                                          |                                                                                                         control_sub_nf_riffa_dma_1_0_txc_engine_ultrascale |        398 |        346 |      52 |    0 |   1393 |      4 |      0 |            0 |
|                   (txc_engine_inst)                                                                                                                                      |                                                                                                         control_sub_nf_riffa_dma_1_0_txc_engine_ultrascale |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   txc_engine_inst                                                                                                                                        |                                                                                                                 control_sub_nf_riffa_dma_1_0_tx_engine_148 |        371 |        319 |      52 |    0 |   1056 |      4 |      0 |            0 |
|                     tx_alignment_inst                                                                                                                                    |                                                                                                     control_sub_nf_riffa_dma_1_0_tx_alignment_pipeline_153 |        192 |        192 |       0 |    0 |    527 |      0 |      0 |            0 |
|                       (tx_alignment_inst)                                                                                                                                |                                                                                                     control_sub_nf_riffa_dma_1_0_tx_alignment_pipeline_153 |        130 |        130 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       compute_reg                                                                                                                                        |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized8_184 |         16 |         16 |       0 |    0 |     89 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized8_204 |         16 |         16 |       0 |    0 |     89 |      0 |      0 |            0 |
|                       gen_data_input_regs[0].data_register_                                                                                                              |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized7_185 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized7_203 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                       gen_data_input_regs[1].data_register_                                                                                                              |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized7_186 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized7_202 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                       gen_data_input_regs[2].data_register_                                                                                                              |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized7_187 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized7_201 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                       gen_data_input_regs[3].data_register_                                                                                                              |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized7_188 |          5 |          5 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized7_200 |          5 |          5 |       0 |    0 |     33 |      0 |      0 |            0 |
|                       hdr_input_reg                                                                                                                                      |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized3_189 |          1 |          1 |       0 |    0 |     79 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized3_199 |          1 |          1 |       0 |    0 |     79 |      0 |      0 |            0 |
|                       output_register_inst                                                                                                                               |                                                                                                 control_sub_nf_riffa_dma_1_0_pipeline__parameterized10_190 |          0 |          0 |       0 |    0 |    132 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                             control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized10_198 |          0 |          0 |       0 |    0 |    132 |      0 |      0 |            0 |
|                       pktctr_inst                                                                                                                                        |                                                                                                   control_sub_nf_riffa_dma_1_0_counter__parameterized0_191 |         24 |         24 |       0 |    0 |     15 |      0 |      0 |            0 |
|                       ready_reg                                                                                                                                          |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized3_192 |          1 |          1 |       0 |    0 |     68 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized3_197 |          1 |          1 |       0 |    0 |     68 |      0 |      0 |            0 |
|                       rot_inst                                                                                                                                           |                                                                                                    control_sub_nf_riffa_dma_1_0_rotate__parameterized0_193 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       satctr_inst                                                                                                                                        |                                                                                                                   control_sub_nf_riffa_dma_1_0_counter_194 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                       select_reg                                                                                                                                         |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized9_195 |         17 |         17 |       0 |    0 |     10 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized9_196 |         17 |         17 |       0 |    0 |     10 |      0 |      0 |            0 |
|                     tx_data_pipeline_inst                                                                                                                                |                                                                                                          control_sub_nf_riffa_dma_1_0_tx_data_pipeline_154 |        110 |        110 |       0 |    0 |    321 |      4 |      0 |            0 |
|                       tx_shift_inst                                                                                                                                      |                                                                                                             control_sub_nf_riffa_dma_1_0_tx_data_shift_162 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         input_register                                                                                                                                   |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized4_182 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized4_183 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                       txdf_inst                                                                                                                                          |                                                                                                              control_sub_nf_riffa_dma_1_0_tx_data_fifo_163 |        110 |        110 |       0 |    0 |    288 |      4 |      0 |            0 |
|                         (txdf_inst)                                                                                                                                      |                                                                                                              control_sub_nf_riffa_dma_1_0_tx_data_fifo_163 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         gen_regs_fifos[0].fifo_inst_                                                                                                                     |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_164 |         39 |         39 |       0 |    0 |     47 |      1 |      0 |            0 |
|                           (gen_regs_fifos[0].fifo_inst_)                                                                                                                 |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_164 |         33 |         33 |       0 |    0 |     47 |      0 |      0 |            0 |
|                           mem                                                                                                                                            |                                                                                                                  control_sub_nf_riffa_dma_1_0_scsdpram_181 |          6 |          6 |       0 |    0 |      0 |      1 |      0 |            0 |
|                         gen_regs_fifos[0].fifo_pipeline_inst_                                                                                                            |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized6_165 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized6_180 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         gen_regs_fifos[0].input_pipeline_inst_                                                                                                           |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized6_166 |          6 |          6 |       0 |    0 |     33 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized6_179 |          6 |          6 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         gen_regs_fifos[1].fifo_inst_                                                                                                                     |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_167 |         21 |         21 |       0 |    0 |     24 |      1 |      0 |            0 |
|                           (gen_regs_fifos[1].fifo_inst_)                                                                                                                 |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_167 |         15 |         15 |       0 |    0 |     24 |      0 |      0 |            0 |
|                           mem                                                                                                                                            |                                                                                                                  control_sub_nf_riffa_dma_1_0_scsdpram_178 |          6 |          6 |       0 |    0 |      0 |      1 |      0 |            0 |
|                         gen_regs_fifos[1].fifo_pipeline_inst_                                                                                                            |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized6_168 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized6_177 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         gen_regs_fifos[2].fifo_inst_                                                                                                                     |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_169 |         20 |         20 |       0 |    0 |     24 |      1 |      0 |            0 |
|                           (gen_regs_fifos[2].fifo_inst_)                                                                                                                 |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_169 |         15 |         15 |       0 |    0 |     24 |      0 |      0 |            0 |
|                           mem                                                                                                                                            |                                                                                                                  control_sub_nf_riffa_dma_1_0_scsdpram_176 |          5 |          5 |       0 |    0 |      0 |      1 |      0 |            0 |
|                         gen_regs_fifos[2].fifo_pipeline_inst_                                                                                                            |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized6_170 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized6_175 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         gen_regs_fifos[3].fifo_inst_                                                                                                                     |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_171 |         20 |         20 |       0 |    0 |     24 |      1 |      0 |            0 |
|                           (gen_regs_fifos[3].fifo_inst_)                                                                                                                 |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_171 |         15 |         15 |       0 |    0 |     24 |      0 |      0 |            0 |
|                           mem                                                                                                                                            |                                                                                                                  control_sub_nf_riffa_dma_1_0_scsdpram_174 |          5 |          5 |       0 |    0 |      0 |      1 |      0 |            0 |
|                         gen_regs_fifos[3].fifo_pipeline_inst_                                                                                                            |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized6_172 |          1 |          1 |       0 |    0 |     33 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized6_173 |          1 |          1 |       0 |    0 |     33 |      0 |      0 |            0 |
|                     txhf_inst                                                                                                                                            |                                                                                                               control_sub_nf_riffa_dma_1_0_tx_hdr_fifo_155 |         69 |         17 |      52 |    0 |    208 |      0 |      0 |            0 |
|                       fifo_inst                                                                                                                                          |                                                                                                      control_sub_nf_riffa_dma_1_0_fifo__parameterized0_156 |         65 |         13 |      52 |    0 |     93 |      0 |      0 |            0 |
|                         (fifo_inst)                                                                                                                                      |                                                                                                      control_sub_nf_riffa_dma_1_0_fifo__parameterized0_156 |         11 |         11 |       0 |    0 |     15 |      0 |      0 |            0 |
|                         mem                                                                                                                                              |                                                                                                  control_sub_nf_riffa_dma_1_0_scsdpram__parameterized0_161 |         54 |          2 |      52 |    0 |     78 |      0 |      0 |            0 |
|                       input_pipeline_inst                                                                                                                                |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized3_157 |          3 |          3 |       0 |    0 |     36 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized3_160 |          3 |          3 |       0 |    0 |     36 |      0 |      0 |            0 |
|                       output_pipeline_inst                                                                                                                               |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized3_158 |          1 |          1 |       0 |    0 |     79 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized3_159 |          1 |          1 |       0 |    0 |     79 |      0 |      0 |            0 |
|                   txc_formatter_inst                                                                                                                                     |                                                                                                      control_sub_nf_riffa_dma_1_0_txc_formatter_ultrascale |          2 |          2 |       0 |    0 |     72 |      0 |      0 |            0 |
|                     input_inst                                                                                                                                           |                                                                                                     control_sub_nf_riffa_dma_1_0_pipeline__parameterized13 |          1 |          1 |       0 |    0 |     36 |      0 |      0 |            0 |
|                       pipeline_inst                                                                                                                                      |                                                                                                 control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized13 |          1 |          1 |       0 |    0 |     36 |      0 |      0 |            0 |
|                     output_inst                                                                                                                                          |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized3_151 |          1 |          1 |       0 |    0 |     36 |      0 |      0 |            0 |
|                       pipeline_inst                                                                                                                                      |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized3_152 |          1 |          1 |       0 |    0 |     36 |      0 |      0 |            0 |
|                   txc_trans_inst                                                                                                                                         |                                                                                                         control_sub_nf_riffa_dma_1_0_txc_translation_layer |         19 |         19 |       0 |    0 |    265 |      0 |      0 |            0 |
|                     input_inst                                                                                                                                           |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized4_149 |          4 |          4 |       0 |    0 |    132 |      0 |      0 |            0 |
|                       pipeline_inst                                                                                                                                      |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized4_150 |          4 |          4 |       0 |    0 |    132 |      0 |      0 |            0 |
|                     output_inst                                                                                                                                          |                                                                                                     control_sub_nf_riffa_dma_1_0_pipeline__parameterized14 |         15 |         15 |       0 |    0 |    133 |      0 |      0 |            0 |
|                       pipeline_inst                                                                                                                                      |                                                                                                 control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized14 |         15 |         15 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 txr_engine_inst                                                                                                                                          |                                                                                                         control_sub_nf_riffa_dma_1_0_txr_engine_ultrascale |        509 |        413 |      96 |    0 |   2101 |      4 |      0 |            0 |
|                   (txr_engine_inst)                                                                                                                                      |                                                                                                         control_sub_nf_riffa_dma_1_0_txr_engine_ultrascale |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   txr_engine_inst                                                                                                                                        |                                                                                                                     control_sub_nf_riffa_dma_1_0_tx_engine |        489 |        393 |      96 |    0 |   1654 |      4 |      0 |            0 |
|                     tx_alignment_inst                                                                                                                                    |                                                                                                         control_sub_nf_riffa_dma_1_0_tx_alignment_pipeline |        199 |        199 |       0 |    0 |    679 |      0 |      0 |            0 |
|                       (tx_alignment_inst)                                                                                                                                |                                                                                                         control_sub_nf_riffa_dma_1_0_tx_alignment_pipeline |        130 |        130 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       compute_reg                                                                                                                                        |                                                                                                      control_sub_nf_riffa_dma_1_0_pipeline__parameterized8 |         16 |         16 |       0 |    0 |    141 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                                  control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized8 |         16 |         16 |       0 |    0 |    141 |      0 |      0 |            0 |
|                       gen_data_input_regs[0].data_register_                                                                                                              |                                                                                                      control_sub_nf_riffa_dma_1_0_pipeline__parameterized7 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized7_147 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                       gen_data_input_regs[1].data_register_                                                                                                              |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized7_138 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized7_146 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                       gen_data_input_regs[2].data_register_                                                                                                              |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized7_139 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized7_145 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                       gen_data_input_regs[3].data_register_                                                                                                              |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized7_140 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                                  control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized7 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|                       hdr_input_reg                                                                                                                                      |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized3_141 |          2 |          2 |       0 |    0 |    133 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized3_144 |          2 |          2 |       0 |    0 |    133 |      0 |      0 |            0 |
|                       output_register_inst                                                                                                                               |                                                                                                     control_sub_nf_riffa_dma_1_0_pipeline__parameterized10 |          0 |          0 |       0 |    0 |    132 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                                 control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized10 |          0 |          0 |       0 |    0 |    132 |      0 |      0 |            0 |
|                       pktctr_inst                                                                                                                                        |                                                                                                       control_sub_nf_riffa_dma_1_0_counter__parameterized0 |         24 |         24 |       0 |    0 |     15 |      0 |      0 |            0 |
|                       ready_reg                                                                                                                                          |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized3_142 |         12 |         12 |       0 |    0 |    114 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized3_143 |         12 |         12 |       0 |    0 |    114 |      0 |      0 |            0 |
|                       rot_inst                                                                                                                                           |                                                                                                        control_sub_nf_riffa_dma_1_0_rotate__parameterized0 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       satctr_inst                                                                                                                                        |                                                                                                                       control_sub_nf_riffa_dma_1_0_counter |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                       select_reg                                                                                                                                         |                                                                                                      control_sub_nf_riffa_dma_1_0_pipeline__parameterized9 |         15 |         15 |       0 |    0 |     10 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                                  control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized9 |         15 |         15 |       0 |    0 |     10 |      0 |      0 |            0 |
|                     tx_data_pipeline_inst                                                                                                                                |                                                                                                              control_sub_nf_riffa_dma_1_0_tx_data_pipeline |        179 |        179 |       0 |    0 |    594 |      4 |      0 |            0 |
|                       tx_shift_inst                                                                                                                                      |                                                                                                                 control_sub_nf_riffa_dma_1_0_tx_data_shift |          5 |          5 |       0 |    0 |    133 |      0 |      0 |            0 |
|                         input_register                                                                                                                                   |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized4_136 |          5 |          5 |       0 |    0 |    133 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized4_137 |          5 |          5 |       0 |    0 |    133 |      0 |      0 |            0 |
|                       txdf_inst                                                                                                                                          |                                                                                                                  control_sub_nf_riffa_dma_1_0_tx_data_fifo |        174 |        174 |       0 |    0 |    461 |      4 |      0 |            0 |
|                         (txdf_inst)                                                                                                                                      |                                                                                                                  control_sub_nf_riffa_dma_1_0_tx_data_fifo |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         gen_regs_fifos[0].fifo_inst_                                                                                                                     |                                                                                                                          control_sub_nf_riffa_dma_1_0_fifo |         39 |         39 |       0 |    0 |     47 |      1 |      0 |            0 |
|                           (gen_regs_fifos[0].fifo_inst_)                                                                                                                 |                                                                                                                          control_sub_nf_riffa_dma_1_0_fifo |         33 |         33 |       0 |    0 |     47 |      0 |      0 |            0 |
|                           mem                                                                                                                                            |                                                                                                                  control_sub_nf_riffa_dma_1_0_scsdpram_135 |          6 |          6 |       0 |    0 |      0 |      1 |      0 |            0 |
|                         gen_regs_fifos[0].fifo_pipeline_inst_                                                                                                            |                                                                                                      control_sub_nf_riffa_dma_1_0_pipeline__parameterized6 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized6_134 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         gen_regs_fifos[0].input_pipeline_inst_                                                                                                           |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized6_116 |          3 |          3 |       0 |    0 |     35 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized6_133 |          3 |          3 |       0 |    0 |     35 |      0 |      0 |            0 |
|                         gen_regs_fifos[1].fifo_inst_                                                                                                                     |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_117 |         38 |         38 |       0 |    0 |     47 |      1 |      0 |            0 |
|                           (gen_regs_fifos[1].fifo_inst_)                                                                                                                 |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_117 |         33 |         33 |       0 |    0 |     47 |      0 |      0 |            0 |
|                           mem                                                                                                                                            |                                                                                                                  control_sub_nf_riffa_dma_1_0_scsdpram_132 |          5 |          5 |       0 |    0 |      0 |      1 |      0 |            0 |
|                         gen_regs_fifos[1].fifo_pipeline_inst_                                                                                                            |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized6_118 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized6_131 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         gen_regs_fifos[1].input_pipeline_inst_                                                                                                           |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized6_119 |          3 |          3 |       0 |    0 |     34 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized6_130 |          3 |          3 |       0 |    0 |     34 |      0 |      0 |            0 |
|                         gen_regs_fifos[2].fifo_inst_                                                                                                                     |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_120 |         39 |         39 |       0 |    0 |     47 |      1 |      0 |            0 |
|                           (gen_regs_fifos[2].fifo_inst_)                                                                                                                 |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_120 |         34 |         34 |       0 |    0 |     47 |      0 |      0 |            0 |
|                           mem                                                                                                                                            |                                                                                                                  control_sub_nf_riffa_dma_1_0_scsdpram_129 |          5 |          5 |       0 |    0 |      0 |      1 |      0 |            0 |
|                         gen_regs_fifos[2].fifo_pipeline_inst_                                                                                                            |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized6_121 |          1 |          1 |       0 |    0 |     33 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized6_128 |          1 |          1 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         gen_regs_fifos[2].input_pipeline_inst_                                                                                                           |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized6_122 |          6 |          6 |       0 |    0 |     34 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized6_127 |          6 |          6 |       0 |    0 |     34 |      0 |      0 |            0 |
|                         gen_regs_fifos[3].fifo_inst_                                                                                                                     |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_123 |         41 |         41 |       0 |    0 |     47 |      1 |      0 |            0 |
|                           (gen_regs_fifos[3].fifo_inst_)                                                                                                                 |                                                                                                                      control_sub_nf_riffa_dma_1_0_fifo_123 |         34 |         34 |       0 |    0 |     47 |      0 |      0 |            0 |
|                           mem                                                                                                                                            |                                                                                                                      control_sub_nf_riffa_dma_1_0_scsdpram |          7 |          7 |       0 |    0 |      0 |      1 |      0 |            0 |
|                         gen_regs_fifos[3].fifo_pipeline_inst_                                                                                                            |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized6_124 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized6_126 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|                         gen_regs_fifos[3].input_pipeline_inst_                                                                                                           |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized6_125 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                           pipeline_inst                                                                                                                                  |                                                                                                  control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized6 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                     txhf_inst                                                                                                                                            |                                                                                                                   control_sub_nf_riffa_dma_1_0_tx_hdr_fifo |        111 |         15 |      96 |    0 |    381 |      0 |      0 |            0 |
|                       fifo_inst                                                                                                                                          |                                                                                                          control_sub_nf_riffa_dma_1_0_fifo__parameterized0 |        109 |         13 |      96 |    0 |    147 |      0 |      0 |            0 |
|                         (fifo_inst)                                                                                                                                      |                                                                                                          control_sub_nf_riffa_dma_1_0_fifo__parameterized0 |         11 |         11 |       0 |    0 |     15 |      0 |      0 |            0 |
|                         mem                                                                                                                                              |                                                                                                      control_sub_nf_riffa_dma_1_0_scsdpram__parameterized0 |         98 |          2 |      96 |    0 |    132 |      0 |      0 |            0 |
|                       input_pipeline_inst                                                                                                                                |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized3_112 |          2 |          2 |       0 |    0 |    101 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized3_115 |          2 |          2 |       0 |    0 |    101 |      0 |      0 |            0 |
|                       output_pipeline_inst                                                                                                                               |                                                                                                  control_sub_nf_riffa_dma_1_0_pipeline__parameterized3_113 |          0 |          0 |       0 |    0 |    133 |      0 |      0 |            0 |
|                         pipeline_inst                                                                                                                                    |                                                                                              control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized3_114 |          0 |          0 |       0 |    0 |    133 |      0 |      0 |            0 |
|                   txr_formatter_inst                                                                                                                                     |                                                                                                      control_sub_nf_riffa_dma_1_0_txr_formatter_ultrascale |          8 |          8 |       0 |    0 |    182 |      0 |      0 |            0 |
|                     input_inst                                                                                                                                           |                                                                                                      control_sub_nf_riffa_dma_1_0_pipeline__parameterized2 |          8 |          8 |       0 |    0 |     81 |      0 |      0 |            0 |
|                       pipeline_inst                                                                                                                                      |                                                                                                  control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized2 |          8 |          8 |       0 |    0 |     81 |      0 |      0 |            0 |
|                     output_inst                                                                                                                                          |                                                                                                      control_sub_nf_riffa_dma_1_0_pipeline__parameterized3 |          0 |          0 |       0 |    0 |    101 |      0 |      0 |            0 |
|                       pipeline_inst                                                                                                                                      |                                                                                                  control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized3 |          0 |          0 |       0 |    0 |    101 |      0 |      0 |            0 |
|                   txr_trans_inst                                                                                                                                         |                                                                                                         control_sub_nf_riffa_dma_1_0_txr_translation_layer |          7 |          7 |       0 |    0 |    265 |      0 |      0 |            0 |
|                     input_inst                                                                                                                                           |                                                                                                      control_sub_nf_riffa_dma_1_0_pipeline__parameterized4 |          4 |          4 |       0 |    0 |    132 |      0 |      0 |            0 |
|                       pipeline_inst                                                                                                                                      |                                                                                                  control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized4 |          4 |          4 |       0 |    0 |    132 |      0 |      0 |            0 |
|                     output_inst                                                                                                                                          |                                                                                                     control_sub_nf_riffa_dma_1_0_pipeline__parameterized12 |          3 |          3 |       0 |    0 |    133 |      0 |      0 |            0 |
|                       pipeline_inst                                                                                                                                      |                                                                                                 control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized12 |          3 |          3 |       0 |    0 |    133 |      0 |      0 |            0 |
|             riffa_inst                                                                                                                                                   |                                                                                                                         control_sub_nf_riffa_dma_1_0_riffa |       8217 |       8052 |      38 |  127 |  10408 |     31 |      1 |            0 |
|               (riffa_inst)                                                                                                                                               |                                                                                                                         control_sub_nf_riffa_dma_1_0_riffa |          0 |          0 |       0 |    0 |     18 |      0 |      0 |            0 |
|               channels[0].channel                                                                                                                                        |                                                                                                                       control_sub_nf_riffa_dma_1_0_channel |       3410 |       3401 |       0 |    9 |   4296 |     14 |      0 |            0 |
|                 (channels[0].channel)                                                                                                                                    |                                                                                                                       control_sub_nf_riffa_dma_1_0_channel |        288 |        288 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 channel                                                                                                                                                  |                                                                                                                control_sub_nf_riffa_dma_1_0_channel_128_61 |       3151 |       3142 |       0 |    9 |   4296 |     14 |      0 |            0 |
|                   (channel)                                                                                                                                              |                                                                                                                control_sub_nf_riffa_dma_1_0_channel_128_61 |          9 |          9 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   rxPort                                                                                                                                                 |                                                                                                                control_sub_nf_riffa_dma_1_0_rx_port_128_62 |       2003 |       1999 |       0 |    4 |   2866 |     10 |      0 |            0 |
|                     (rxPort)                                                                                                                                             |                                                                                                                control_sub_nf_riffa_dma_1_0_rx_port_128_62 |         28 |         28 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     gate                                                                                                                                                 |                                                                                                       control_sub_nf_riffa_dma_1_0_rx_port_channel_gate_76 |          5 |          5 |       0 |    0 |    106 |      0 |      0 |            0 |
|                       (gate)                                                                                                                                             |                                                                                                       control_sub_nf_riffa_dma_1_0_rx_port_channel_gate_76 |          3 |          3 |       0 |    0 |     96 |      0 |      0 |            0 |
|                       countSync                                                                                                                                          |                                                                                                        control_sub_nf_riffa_dma_1_0_cross_domain_signal_95 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         sigAtoB                                                                                                                                          |                                                                                                                    control_sub_nf_riffa_dma_1_0_syncff_106 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                           metaFF                                                                                                                                         |                                                                                                                        control_sub_nf_riffa_dma_1_0_ff_110 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                           syncFF                                                                                                                                         |                                                                                                                        control_sub_nf_riffa_dma_1_0_ff_111 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                         sigBtoA                                                                                                                                          |                                                                                                                    control_sub_nf_riffa_dma_1_0_syncff_107 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                           metaFF                                                                                                                                         |                                                                                                                        control_sub_nf_riffa_dma_1_0_ff_108 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                           syncFF                                                                                                                                         |                                                                                                                        control_sub_nf_riffa_dma_1_0_ff_109 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                       rxAckSig                                                                                                                                           |                                                                                                                     control_sub_nf_riffa_dma_1_0_syncff_96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         metaFF                                                                                                                                           |                                                                                                                        control_sub_nf_riffa_dma_1_0_ff_104 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                         syncFF                                                                                                                                           |                                                                                                                        control_sub_nf_riffa_dma_1_0_ff_105 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                       rxSig                                                                                                                                              |                                                                                                        control_sub_nf_riffa_dma_1_0_cross_domain_signal_97 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         sigAtoB                                                                                                                                          |                                                                                                                     control_sub_nf_riffa_dma_1_0_syncff_98 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                           metaFF                                                                                                                                         |                                                                                                                        control_sub_nf_riffa_dma_1_0_ff_102 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                           syncFF                                                                                                                                         |                                                                                                                        control_sub_nf_riffa_dma_1_0_ff_103 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                         sigBtoA                                                                                                                                          |                                                                                                                     control_sub_nf_riffa_dma_1_0_syncff_99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                           metaFF                                                                                                                                         |                                                                                                                        control_sub_nf_riffa_dma_1_0_ff_100 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                           syncFF                                                                                                                                         |                                                                                                                        control_sub_nf_riffa_dma_1_0_ff_101 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     mainFifo                                                                                                                                             |                                                                                                            control_sub_nf_riffa_dma_1_0_async_fifo_fwft_77 |        165 |        165 |       0 |    0 |    345 |      4 |      0 |            0 |
|                       (mainFifo)                                                                                                                                         |                                                                                                            control_sub_nf_riffa_dma_1_0_async_fifo_fwft_77 |         17 |         17 |       0 |    0 |    261 |      0 |      0 |            0 |
|                       fifo                                                                                                                                               |                                                                                                                 control_sub_nf_riffa_dma_1_0_async_fifo_90 |        148 |        148 |       0 |    0 |     84 |      4 |      0 |            0 |
|                         asyncCompare                                                                                                                                     |                                                                                                                  control_sub_nf_riffa_dma_1_0_async_cmp_91 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         mem                                                                                                                                              |                                                                                                             control_sub_nf_riffa_dma_1_0_ram_2clk_1w_1r_92 |         64 |         64 |       0 |    0 |      0 |      4 |      0 |            0 |
|                         rdPtrEmpty                                                                                                                                       |                                                                                                               control_sub_nf_riffa_dma_1_0_rd_ptr_empty_93 |         38 |         38 |       0 |    0 |     40 |      0 |      0 |            0 |
|                         wrPtrFull                                                                                                                                        |                                                                                                                control_sub_nf_riffa_dma_1_0_wr_ptr_full_94 |         45 |         45 |       0 |    0 |     40 |      0 |      0 |            0 |
|                     mainFifoPacker                                                                                                                                       |                                                                                                            control_sub_nf_riffa_dma_1_0_fifo_packer_128_78 |        345 |        345 |       0 |    0 |    493 |      0 |      0 |            0 |
|                     reader                                                                                                                                               |                                                                                                             control_sub_nf_riffa_dma_1_0_rx_port_reader_79 |        375 |        373 |       0 |    2 |    520 |      0 |      0 |            0 |
|                     requesterMux                                                                                                                                         |                                                                                                      control_sub_nf_riffa_dma_1_0_rx_port_requester_mux_80 |        103 |        103 |       0 |    0 |     80 |      0 |      0 |            0 |
|                     sgListReader                                                                                                                                         |                                                                                                         control_sub_nf_riffa_dma_1_0_sg_list_reader_128_81 |         25 |         25 |       0 |    0 |    194 |      0 |      0 |            0 |
|                     sgRxFifo                                                                                                                                             |                                                                                                                  control_sub_nf_riffa_dma_1_0_sync_fifo_82 |         39 |         39 |       0 |    0 |     52 |      3 |      0 |            0 |
|                       (sgRxFifo)                                                                                                                                         |                                                                                                                  control_sub_nf_riffa_dma_1_0_sync_fifo_82 |         36 |         36 |       0 |    0 |     52 |      0 |      0 |            0 |
|                       mem                                                                                                                                                |                                                                                                             control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r_89 |          3 |          3 |       0 |    0 |      0 |      3 |      0 |            0 |
|                     sgRxFifoPacker                                                                                                                                       |                                                                                                            control_sub_nf_riffa_dma_1_0_fifo_packer_128_83 |        308 |        308 |       0 |    0 |    347 |      0 |      0 |            0 |
|                     sgRxReq                                                                                                                                              |                                                                                                          control_sub_nf_riffa_dma_1_0_sg_list_requester_84 |        143 |        142 |       0 |    1 |    161 |      0 |      0 |            0 |
|                     sgTxFifo                                                                                                                                             |                                                                                                                  control_sub_nf_riffa_dma_1_0_sync_fifo_85 |         39 |         39 |       0 |    0 |     52 |      3 |      0 |            0 |
|                       (sgTxFifo)                                                                                                                                         |                                                                                                                  control_sub_nf_riffa_dma_1_0_sync_fifo_85 |         36 |         36 |       0 |    0 |     52 |      0 |      0 |            0 |
|                       mem                                                                                                                                                |                                                                                                             control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r_88 |          3 |          3 |       0 |    0 |      0 |      3 |      0 |            0 |
|                     sgTxFifoPacker                                                                                                                                       |                                                                                                            control_sub_nf_riffa_dma_1_0_fifo_packer_128_86 |        308 |        308 |       0 |    0 |    347 |      0 |      0 |            0 |
|                     sgTxReq                                                                                                                                              |                                                                                                          control_sub_nf_riffa_dma_1_0_sg_list_requester_87 |        146 |        145 |       0 |    1 |    163 |      0 |      0 |            0 |
|                   txPort                                                                                                                                                 |                                                                                                                control_sub_nf_riffa_dma_1_0_tx_port_128_63 |       1139 |       1134 |       0 |    5 |   1430 |      4 |      0 |            0 |
|                     (txPort)                                                                                                                                             |                                                                                                                control_sub_nf_riffa_dma_1_0_tx_port_128_63 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     buffer                                                                                                                                               |                                                                                                         control_sub_nf_riffa_dma_1_0_tx_port_buffer_128_64 |        648 |        643 |       0 |    5 |    434 |      2 |      0 |            0 |
|                       (buffer)                                                                                                                                           |                                                                                                         control_sub_nf_riffa_dma_1_0_tx_port_buffer_128_64 |        615 |        610 |       0 |    5 |    384 |      0 |      0 |            0 |
|                       fifo                                                                                                                                               |                                                                                                  control_sub_nf_riffa_dma_1_0_sync_fifo__parameterized0_74 |         33 |         33 |       0 |    0 |     50 |      2 |      0 |            0 |
|                         (fifo)                                                                                                                                           |                                                                                                  control_sub_nf_riffa_dma_1_0_sync_fifo__parameterized0_74 |         33 |         33 |       0 |    0 |     50 |      0 |      0 |            0 |
|                         mem                                                                                                                                              |                                                                                             control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r__parameterized0_75 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                     gate                                                                                                                                                 |                                                                                                   control_sub_nf_riffa_dma_1_0_tx_port_channel_gate_128_65 |         48 |         48 |       0 |    0 |    180 |      2 |      0 |            0 |
|                       (gate)                                                                                                                                             |                                                                                                   control_sub_nf_riffa_dma_1_0_tx_port_channel_gate_128_65 |         21 |         21 |       0 |    0 |    152 |      0 |      0 |            0 |
|                       fifo                                                                                                                                               |                                                                                                 control_sub_nf_riffa_dma_1_0_async_fifo__parameterized0_69 |         27 |         27 |       0 |    0 |     28 |      2 |      0 |            0 |
|                         asyncCompare                                                                                                                                     |                                                                                                  control_sub_nf_riffa_dma_1_0_async_cmp__parameterized0_70 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         mem                                                                                                                                              |                                                                                             control_sub_nf_riffa_dma_1_0_ram_2clk_1w_1r__parameterized0_71 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                         rdPtrEmpty                                                                                                                                       |                                                                                               control_sub_nf_riffa_dma_1_0_rd_ptr_empty__parameterized0_72 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         wrPtrFull                                                                                                                                        |                                                                                                control_sub_nf_riffa_dma_1_0_wr_ptr_full__parameterized0_73 |         17 |         17 |       0 |    0 |     12 |      0 |      0 |            0 |
|                     monitor                                                                                                                                              |                                                                                                        control_sub_nf_riffa_dma_1_0_tx_port_monitor_128_66 |         76 |         76 |       0 |    0 |    145 |      0 |      0 |            0 |
|                     sgListReader                                                                                                                                         |                                                                                                         control_sub_nf_riffa_dma_1_0_sg_list_reader_128_67 |         26 |         26 |       0 |    0 |    194 |      0 |      0 |            0 |
|                     writer                                                                                                                                               |                                                                                                             control_sub_nf_riffa_dma_1_0_tx_port_writer_68 |        373 |        373 |       0 |    0 |    471 |      0 |      0 |            0 |
|               channels[1].channel                                                                                                                                        |                                                                                                                    control_sub_nf_riffa_dma_1_0_channel_36 |       3416 |       3407 |       0 |    9 |   3997 |     13 |      0 |            0 |
|                 (channels[1].channel)                                                                                                                                    |                                                                                                                    control_sub_nf_riffa_dma_1_0_channel_36 |        261 |        261 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 channel                                                                                                                                                  |                                                                                                                   control_sub_nf_riffa_dma_1_0_channel_128 |       3185 |       3176 |       0 |    9 |   3997 |     13 |      0 |            0 |
|                   (channel)                                                                                                                                              |                                                                                                                   control_sub_nf_riffa_dma_1_0_channel_128 |          9 |          9 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   rxPort                                                                                                                                                 |                                                                                                                   control_sub_nf_riffa_dma_1_0_rx_port_128 |       1940 |       1936 |       0 |    4 |   2631 |      9 |      0 |            0 |
|                     (rxPort)                                                                                                                                             |                                                                                                                   control_sub_nf_riffa_dma_1_0_rx_port_128 |         28 |         28 |       0 |    0 |      9 |      0 |      0 |            0 |
|                     gate                                                                                                                                                 |                                                                                                          control_sub_nf_riffa_dma_1_0_rx_port_channel_gate |          4 |          4 |       0 |    0 |    106 |      0 |      0 |            0 |
|                       (gate)                                                                                                                                             |                                                                                                          control_sub_nf_riffa_dma_1_0_rx_port_channel_gate |          2 |          2 |       0 |    0 |     96 |      0 |      0 |            0 |
|                       countSync                                                                                                                                          |                                                                                                           control_sub_nf_riffa_dma_1_0_cross_domain_signal |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         sigAtoB                                                                                                                                          |                                                                                                                     control_sub_nf_riffa_dma_1_0_syncff_55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                           metaFF                                                                                                                                         |                                                                                                                         control_sub_nf_riffa_dma_1_0_ff_59 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                           syncFF                                                                                                                                         |                                                                                                                         control_sub_nf_riffa_dma_1_0_ff_60 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                         sigBtoA                                                                                                                                          |                                                                                                                     control_sub_nf_riffa_dma_1_0_syncff_56 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                           metaFF                                                                                                                                         |                                                                                                                         control_sub_nf_riffa_dma_1_0_ff_57 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                           syncFF                                                                                                                                         |                                                                                                                         control_sub_nf_riffa_dma_1_0_ff_58 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                       rxAckSig                                                                                                                                           |                                                                                                                        control_sub_nf_riffa_dma_1_0_syncff |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         metaFF                                                                                                                                           |                                                                                                                         control_sub_nf_riffa_dma_1_0_ff_53 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                         syncFF                                                                                                                                           |                                                                                                                         control_sub_nf_riffa_dma_1_0_ff_54 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                       rxSig                                                                                                                                              |                                                                                                        control_sub_nf_riffa_dma_1_0_cross_domain_signal_47 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         sigAtoB                                                                                                                                          |                                                                                                                     control_sub_nf_riffa_dma_1_0_syncff_48 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                           metaFF                                                                                                                                         |                                                                                                                         control_sub_nf_riffa_dma_1_0_ff_51 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                           syncFF                                                                                                                                         |                                                                                                                         control_sub_nf_riffa_dma_1_0_ff_52 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                         sigBtoA                                                                                                                                          |                                                                                                                     control_sub_nf_riffa_dma_1_0_syncff_49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                           metaFF                                                                                                                                         |                                                                                                                            control_sub_nf_riffa_dma_1_0_ff |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                           syncFF                                                                                                                                         |                                                                                                                         control_sub_nf_riffa_dma_1_0_ff_50 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     mainFifo                                                                                                                                             |                                                                                                               control_sub_nf_riffa_dma_1_0_async_fifo_fwft |        137 |        137 |       0 |    0 |    291 |      3 |      0 |            0 |
|                       (mainFifo)                                                                                                                                         |                                                                                                               control_sub_nf_riffa_dma_1_0_async_fifo_fwft |          2 |          2 |       0 |    0 |    207 |      0 |      0 |            0 |
|                       fifo                                                                                                                                               |                                                                                                                    control_sub_nf_riffa_dma_1_0_async_fifo |        135 |        135 |       0 |    0 |     84 |      3 |      0 |            0 |
|                         asyncCompare                                                                                                                                     |                                                                                                                     control_sub_nf_riffa_dma_1_0_async_cmp |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         mem                                                                                                                                              |                                                                                                                control_sub_nf_riffa_dma_1_0_ram_2clk_1w_1r |         51 |         51 |       0 |    0 |      0 |      3 |      0 |            0 |
|                         rdPtrEmpty                                                                                                                                       |                                                                                                                  control_sub_nf_riffa_dma_1_0_rd_ptr_empty |         38 |         38 |       0 |    0 |     40 |      0 |      0 |            0 |
|                         wrPtrFull                                                                                                                                        |                                                                                                                   control_sub_nf_riffa_dma_1_0_wr_ptr_full |         45 |         45 |       0 |    0 |     40 |      0 |      0 |            0 |
|                     mainFifoPacker                                                                                                                                       |                                                                                                               control_sub_nf_riffa_dma_1_0_fifo_packer_128 |        308 |        308 |       0 |    0 |    347 |      0 |      0 |            0 |
|                     reader                                                                                                                                               |                                                                                                                control_sub_nf_riffa_dma_1_0_rx_port_reader |        343 |        341 |       0 |    2 |    482 |      0 |      0 |            0 |
|                     requesterMux                                                                                                                                         |                                                                                                         control_sub_nf_riffa_dma_1_0_rx_port_requester_mux |        141 |        141 |       0 |    0 |     80 |      0 |      0 |            0 |
|                     sgListReader                                                                                                                                         |                                                                                                         control_sub_nf_riffa_dma_1_0_sg_list_reader_128_41 |         25 |         25 |       0 |    0 |    194 |      0 |      0 |            0 |
|                     sgRxFifo                                                                                                                                             |                                                                                                                     control_sub_nf_riffa_dma_1_0_sync_fifo |         39 |         39 |       0 |    0 |     52 |      3 |      0 |            0 |
|                       (sgRxFifo)                                                                                                                                         |                                                                                                                     control_sub_nf_riffa_dma_1_0_sync_fifo |         36 |         36 |       0 |    0 |     52 |      0 |      0 |            0 |
|                       mem                                                                                                                                                |                                                                                                             control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r_46 |          3 |          3 |       0 |    0 |      0 |      3 |      0 |            0 |
|                     sgRxFifoPacker                                                                                                                                       |                                                                                                            control_sub_nf_riffa_dma_1_0_fifo_packer_128_42 |        308 |        308 |       0 |    0 |    347 |      0 |      0 |            0 |
|                     sgRxReq                                                                                                                                              |                                                                                                             control_sub_nf_riffa_dma_1_0_sg_list_requester |        142 |        141 |       0 |    1 |    161 |      0 |      0 |            0 |
|                     sgTxFifo                                                                                                                                             |                                                                                                                  control_sub_nf_riffa_dma_1_0_sync_fifo_43 |         39 |         39 |       0 |    0 |     52 |      3 |      0 |            0 |
|                       (sgTxFifo)                                                                                                                                         |                                                                                                                  control_sub_nf_riffa_dma_1_0_sync_fifo_43 |         36 |         36 |       0 |    0 |     52 |      0 |      0 |            0 |
|                       mem                                                                                                                                                |                                                                                                                control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r |          3 |          3 |       0 |    0 |      0 |      3 |      0 |            0 |
|                     sgTxFifoPacker                                                                                                                                       |                                                                                                            control_sub_nf_riffa_dma_1_0_fifo_packer_128_44 |        308 |        308 |       0 |    0 |    347 |      0 |      0 |            0 |
|                     sgTxReq                                                                                                                                              |                                                                                                          control_sub_nf_riffa_dma_1_0_sg_list_requester_45 |        144 |        143 |       0 |    1 |    163 |      0 |      0 |            0 |
|                   txPort                                                                                                                                                 |                                                                                                                   control_sub_nf_riffa_dma_1_0_tx_port_128 |       1236 |       1231 |       0 |    5 |   1366 |      4 |      0 |            0 |
|                     (txPort)                                                                                                                                             |                                                                                                                   control_sub_nf_riffa_dma_1_0_tx_port_128 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     buffer                                                                                                                                               |                                                                                                            control_sub_nf_riffa_dma_1_0_tx_port_buffer_128 |        648 |        643 |       0 |    5 |    434 |      2 |      0 |            0 |
|                       (buffer)                                                                                                                                           |                                                                                                            control_sub_nf_riffa_dma_1_0_tx_port_buffer_128 |        615 |        610 |       0 |    5 |    384 |      0 |      0 |            0 |
|                       fifo                                                                                                                                               |                                                                                                     control_sub_nf_riffa_dma_1_0_sync_fifo__parameterized0 |         33 |         33 |       0 |    0 |     50 |      2 |      0 |            0 |
|                         (fifo)                                                                                                                                           |                                                                                                     control_sub_nf_riffa_dma_1_0_sync_fifo__parameterized0 |         33 |         33 |       0 |    0 |     50 |      0 |      0 |            0 |
|                         mem                                                                                                                                              |                                                                                                control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r__parameterized0 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                     gate                                                                                                                                                 |                                                                                                      control_sub_nf_riffa_dma_1_0_tx_port_channel_gate_128 |         66 |         66 |       0 |    0 |    105 |      2 |      0 |            0 |
|                       (gate)                                                                                                                                             |                                                                                                      control_sub_nf_riffa_dma_1_0_tx_port_channel_gate_128 |         38 |         38 |       0 |    0 |     77 |      0 |      0 |            0 |
|                       fifo                                                                                                                                               |                                                                                                    control_sub_nf_riffa_dma_1_0_async_fifo__parameterized0 |         28 |         28 |       0 |    0 |     28 |      2 |      0 |            0 |
|                         asyncCompare                                                                                                                                     |                                                                                                     control_sub_nf_riffa_dma_1_0_async_cmp__parameterized0 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         mem                                                                                                                                              |                                                                                                control_sub_nf_riffa_dma_1_0_ram_2clk_1w_1r__parameterized0 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                         rdPtrEmpty                                                                                                                                       |                                                                                                  control_sub_nf_riffa_dma_1_0_rd_ptr_empty__parameterized0 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         wrPtrFull                                                                                                                                        |                                                                                                   control_sub_nf_riffa_dma_1_0_wr_ptr_full__parameterized0 |         18 |         18 |       0 |    0 |     12 |      0 |      0 |            0 |
|                     monitor                                                                                                                                              |                                                                                                           control_sub_nf_riffa_dma_1_0_tx_port_monitor_128 |         76 |         76 |       0 |    0 |    145 |      0 |      0 |            0 |
|                     sgListReader                                                                                                                                         |                                                                                                            control_sub_nf_riffa_dma_1_0_sg_list_reader_128 |         26 |         26 |       0 |    0 |    194 |      0 |      0 |            0 |
|                     writer                                                                                                                                               |                                                                                                                control_sub_nf_riffa_dma_1_0_tx_port_writer |        452 |        452 |       0 |    0 |    482 |      0 |      0 |            0 |
|               intr                                                                                                                                                       |                                                                                                                     control_sub_nf_riffa_dma_1_0_interrupt |         10 |         10 |       0 |    0 |     17 |      0 |      0 |            0 |
|                 (intr)                                                                                                                                                   |                                                                                                                     control_sub_nf_riffa_dma_1_0_interrupt |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 intrCtlr                                                                                                                                                 |                                                                                                          control_sub_nf_riffa_dma_1_0_interrupt_controller |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|               rc_fc                                                                                                                                                      |                                                                                                         control_sub_nf_riffa_dma_1_0_recv_credit_flow_ctrl |         39 |         39 |       0 |    0 |     41 |      0 |      0 |            0 |
|               reg_inst                                                                                                                                                   |                                                                                                                     control_sub_nf_riffa_dma_1_0_registers |        121 |         86 |       0 |   35 |    100 |      0 |      0 |            0 |
|                 chnl_output_register                                                                                                                                     |                                                                                                     control_sub_nf_riffa_dma_1_0_pipeline__parameterized16 |         21 |          2 |       0 |   19 |     24 |      0 |      0 |            0 |
|                   pipeline_inst                                                                                                                                          |                                                                                                 control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized16 |         21 |          2 |       0 |   19 |     24 |      0 |      0 |            0 |
|                 rxr_input_register                                                                                                                                       |                                                                                                     control_sub_nf_riffa_dma_1_0_pipeline__parameterized15 |         94 |         78 |       0 |   16 |      8 |      0 |      0 |            0 |
|                   pipeline_inst                                                                                                                                          |                                                                                                 control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized15 |         94 |         78 |       0 |   16 |      8 |      0 |      0 |            0 |
|                 txc_output_register                                                                                                                                      |                                                                                                     control_sub_nf_riffa_dma_1_0_pipeline__parameterized17 |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|                   pipeline_inst                                                                                                                                          |                                                                                                 control_sub_nf_riffa_dma_1_0_reg_pipeline__parameterized17 |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|               reorderQueue                                                                                                                                               |                                                                                                                 control_sub_nf_riffa_dma_1_0_reorder_queue |       1020 |        915 |      36 |   69 |   1418 |      4 |      1 |            0 |
|                 (reorderQueue)                                                                                                                                           |                                                                                                                 control_sub_nf_riffa_dma_1_0_reorder_queue |        105 |        105 |       0 |    0 |    199 |      0 |      0 |            0 |
|                 data_input                                                                                                                                               |                                                                                                           control_sub_nf_riffa_dma_1_0_reorder_queue_input |        687 |        606 |      12 |   69 |    806 |      0 |      1 |            0 |
|                   (data_input)                                                                                                                                           |                                                                                                           control_sub_nf_riffa_dma_1_0_reorder_queue_input |        608 |        539 |       0 |   69 |    799 |      0 |      0 |            0 |
|                   countRam                                                                                                                                               |                                                                                                control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r__parameterized4 |         25 |         13 |      12 |    0 |      7 |      0 |      0 |            0 |
|                   posRam                                                                                                                                                 |                                                                                                control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r__parameterized5 |         54 |         54 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 data_output                                                                                                                                              |                                                                                                          control_sub_nf_riffa_dma_1_0_reorder_queue_output |        201 |        201 |       0 |    0 |    396 |      0 |      0 |            0 |
|                 mapRam                                                                                                                                                   |                                                                                                control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r__parameterized3 |          8 |          0 |       8 |    0 |      6 |      0 |      0 |            0 |
|                 pktRam                                                                                                                                                   |                                                                                                control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r__parameterized2 |         19 |          3 |      16 |    0 |     11 |      0 |      0 |            0 |
|                 rams[0].ram                                                                                                                                              |                                                                                                control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r__parameterized1 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rams[1].ram                                                                                                                                              |                                                                                             control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r__parameterized1_38 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rams[2].ram                                                                                                                                              |                                                                                             control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r__parameterized1_39 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rams[3].ram                                                                                                                                              |                                                                                             control_sub_nf_riffa_dma_1_0_ram_1clk_1w_1r__parameterized1_40 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|               tx_mux_inst                                                                                                                                                |                                                                                                                control_sub_nf_riffa_dma_1_0_tx_multiplexer |        203 |        196 |       2 |    5 |    521 |      0 |      0 |            0 |
|                 (tx_mux_inst)                                                                                                                                            |                                                                                                                control_sub_nf_riffa_dma_1_0_tx_multiplexer |         10 |         10 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 req_ack_fifo                                                                                                                                             |                                                                                                          control_sub_nf_riffa_dma_1_0_fifo__parameterized1 |         25 |         23 |       2 |    0 |     29 |      0 |      0 |            0 |
|                   (req_ack_fifo)                                                                                                                                         |                                                                                                          control_sub_nf_riffa_dma_1_0_fifo__parameterized1 |         16 |         16 |       0 |    0 |     27 |      0 |      0 |            0 |
|                   mem                                                                                                                                                    |                                                                                                      control_sub_nf_riffa_dma_1_0_scsdpram__parameterized1 |          9 |          7 |       2 |    0 |      2 |      0 |      0 |            0 |
|                 tx_mux_128_inst                                                                                                                                          |                                                                                                            control_sub_nf_riffa_dma_1_0_tx_multiplexer_128 |        168 |        163 |       0 |    5 |    486 |      0 |      0 |            0 |
|                   (tx_mux_128_inst)                                                                                                                                      |                                                                                                            control_sub_nf_riffa_dma_1_0_tx_multiplexer_128 |        156 |        151 |       0 |    5 |    468 |      0 |      0 |            0 |
|                   selRd                                                                                                                                                  |                                                                                                            control_sub_nf_riffa_dma_1_0_tx_engine_selector |          5 |          5 |       0 |    0 |      9 |      0 |      0 |            0 |
|                   selWr                                                                                                                                                  |                                                                                                         control_sub_nf_riffa_dma_1_0_tx_engine_selector_37 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|           riffa_axi_lite_attachment                                                                                                                                      |                                                                                                                control_sub_nf_riffa_dma_1_0_riffa_axi_lite |        332 |        212 |     120 |    0 |    942 |      0 |      0 |            0 |
|             (riffa_axi_lite_attachment)                                                                                                                                  |                                                                                                                control_sub_nf_riffa_dma_1_0_riffa_axi_lite |         16 |         16 |       0 |    0 |    170 |      0 |      0 |            0 |
|             ar_fifo                                                                                                                                                      |                                                                                              control_sub_nf_riffa_dma_1_0_axis_fifo_2clk_32d_4u__xdcDup__1 |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|               U0                                                                                                                                                         |                                                                                             control_sub_nf_riffa_dma_1_0_fifo_generator_v13_2_2__xdcDup__3 |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|                 inst_fifo_gen                                                                                                                                            |                                                                                       control_sub_nf_riffa_dma_1_0_fifo_generator_v13_2_2_synth__xdcDup__3 |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|                   gaxis_fifo.gaxisf.axisf                                                                                                                                |                                                                                                 control_sub_nf_riffa_dma_1_0_fifo_generator_top__xdcDup__3 |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|                     grf.rf                                                                                                                                               |                                                                                             control_sub_nf_riffa_dma_1_0_fifo_generator_ramfifo__xdcDup__3 |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                         |                                                                                                        control_sub_nf_riffa_dma_1_0_clk_x_pntrs__xdcDup__3 |         12 |         12 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.gcx.clkx)                                                                                                                     |                                                                                                        control_sub_nf_riffa_dma_1_0_clk_x_pntrs__xdcDup__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         rd_pntr_cdc_inst                                                                                                                                 |                                                                                                              control_sub_nf_riffa_dma_1_0_xpm_cdc_gray__10 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                         wr_pntr_cdc_inst                                                                                                                                 |                                                                                                               control_sub_nf_riffa_dma_1_0_xpm_cdc_gray__9 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                           |                                                                                                                    control_sub_nf_riffa_dma_1_0_rd_logic_9 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                         gr1.gr1_int.rfwft                                                                                                                                |                                                                                                                    control_sub_nf_riffa_dma_1_0_rd_fwft_15 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         gras.rsts                                                                                                                                        |                                                                                                         control_sub_nf_riffa_dma_1_0_rd_status_flags_as_16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         rpntr                                                                                                                                            |                                                                                                                control_sub_nf_riffa_dma_1_0_rd_bin_cntr_17 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                           |                                                                                                                   control_sub_nf_riffa_dma_1_0_wr_logic_10 |          8 |          8 |       0 |    0 |     14 |      0 |      0 |            0 |
|                         gwas.wsts                                                                                                                                        |                                                                                                         control_sub_nf_riffa_dma_1_0_wr_status_flags_as_13 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         wpntr                                                                                                                                            |                                                                                                                control_sub_nf_riffa_dma_1_0_wr_bin_cntr_14 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.mem                                                                                                                              |                                                                                                                     control_sub_nf_riffa_dma_1_0_memory_11 |         24 |          0 |      24 |    0 |     64 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.mem)                                                                                                                          |                                                                                                                     control_sub_nf_riffa_dma_1_0_memory_11 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         gdm.dm_gen.dm                                                                                                                                    |                                                                                                                       control_sub_nf_riffa_dma_1_0_dmem_12 |         24 |          0 |      24 |    0 |     32 |      0 |      0 |            0 |
|                       rstblk                                                                                                                                             |                                                                                                  control_sub_nf_riffa_dma_1_0_reset_blk_ramfifo__xdcDup__3 |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|                         (rstblk)                                                                                                                                         |                                                                                                  control_sub_nf_riffa_dma_1_0_reset_blk_ramfifo__xdcDup__3 |          4 |          4 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                                      |                                                                                                         control_sub_nf_riffa_dma_1_0_xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                           |                                                                                                            control_sub_nf_riffa_dma_1_0_xpm_cdc_single__10 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                           |                                                                                                             control_sub_nf_riffa_dma_1_0_xpm_cdc_single__9 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                                              |                                                                                                          control_sub_nf_riffa_dma_1_0_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             aw_fifo                                                                                                                                                      |                                                                                              control_sub_nf_riffa_dma_1_0_axis_fifo_2clk_32d_4u__xdcDup__2 |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|               U0                                                                                                                                                         |                                                                                             control_sub_nf_riffa_dma_1_0_fifo_generator_v13_2_2__xdcDup__1 |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|                 inst_fifo_gen                                                                                                                                            |                                                                                       control_sub_nf_riffa_dma_1_0_fifo_generator_v13_2_2_synth__xdcDup__1 |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|                   gaxis_fifo.gaxisf.axisf                                                                                                                                |                                                                                                 control_sub_nf_riffa_dma_1_0_fifo_generator_top__xdcDup__1 |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|                     grf.rf                                                                                                                                               |                                                                                             control_sub_nf_riffa_dma_1_0_fifo_generator_ramfifo__xdcDup__1 |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                         |                                                                                                        control_sub_nf_riffa_dma_1_0_clk_x_pntrs__xdcDup__1 |         12 |         12 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.gcx.clkx)                                                                                                                     |                                                                                                        control_sub_nf_riffa_dma_1_0_clk_x_pntrs__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         rd_pntr_cdc_inst                                                                                                                                 |                                                                                                                  control_sub_nf_riffa_dma_1_0_xpm_cdc_gray |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                         wr_pntr_cdc_inst                                                                                                                                 |                                                                                                              control_sub_nf_riffa_dma_1_0_xpm_cdc_gray__13 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                           |                                                                                                                   control_sub_nf_riffa_dma_1_0_rd_logic_27 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                         gr1.gr1_int.rfwft                                                                                                                                |                                                                                                                    control_sub_nf_riffa_dma_1_0_rd_fwft_33 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         gras.rsts                                                                                                                                        |                                                                                                         control_sub_nf_riffa_dma_1_0_rd_status_flags_as_34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         rpntr                                                                                                                                            |                                                                                                                control_sub_nf_riffa_dma_1_0_rd_bin_cntr_35 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                           |                                                                                                                   control_sub_nf_riffa_dma_1_0_wr_logic_28 |          8 |          8 |       0 |    0 |     14 |      0 |      0 |            0 |
|                         gwas.wsts                                                                                                                                        |                                                                                                         control_sub_nf_riffa_dma_1_0_wr_status_flags_as_31 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         wpntr                                                                                                                                            |                                                                                                                control_sub_nf_riffa_dma_1_0_wr_bin_cntr_32 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.mem                                                                                                                              |                                                                                                                     control_sub_nf_riffa_dma_1_0_memory_29 |         24 |          0 |      24 |    0 |     64 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.mem)                                                                                                                          |                                                                                                                     control_sub_nf_riffa_dma_1_0_memory_29 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         gdm.dm_gen.dm                                                                                                                                    |                                                                                                                       control_sub_nf_riffa_dma_1_0_dmem_30 |         24 |          0 |      24 |    0 |     32 |      0 |      0 |            0 |
|                       rstblk                                                                                                                                             |                                                                                                  control_sub_nf_riffa_dma_1_0_reset_blk_ramfifo__xdcDup__1 |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|                         (rstblk)                                                                                                                                         |                                                                                                  control_sub_nf_riffa_dma_1_0_reset_blk_ramfifo__xdcDup__1 |          4 |          4 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                                      |                                                                                                             control_sub_nf_riffa_dma_1_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                           |                                                                                                                control_sub_nf_riffa_dma_1_0_xpm_cdc_single |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                           |                                                                                                            control_sub_nf_riffa_dma_1_0_xpm_cdc_single__13 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                                              |                                                                                                         control_sub_nf_riffa_dma_1_0_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             r_fifo                                                                                                                                                       |                                                                                              control_sub_nf_riffa_dma_1_0_axis_fifo_2clk_32d_4u__xdcDup__3 |         64 |         40 |      24 |    0 |    156 |      0 |      0 |            0 |
|               U0                                                                                                                                                         |                                                                                             control_sub_nf_riffa_dma_1_0_fifo_generator_v13_2_2__xdcDup__4 |         64 |         40 |      24 |    0 |    156 |      0 |      0 |            0 |
|                 inst_fifo_gen                                                                                                                                            |                                                                                       control_sub_nf_riffa_dma_1_0_fifo_generator_v13_2_2_synth__xdcDup__4 |         64 |         40 |      24 |    0 |    156 |      0 |      0 |            0 |
|                   gaxis_fifo.gaxisf.axisf                                                                                                                                |                                                                                                 control_sub_nf_riffa_dma_1_0_fifo_generator_top__xdcDup__4 |         64 |         40 |      24 |    0 |    156 |      0 |      0 |            0 |
|                     grf.rf                                                                                                                                               |                                                                                             control_sub_nf_riffa_dma_1_0_fifo_generator_ramfifo__xdcDup__4 |         64 |         40 |      24 |    0 |    156 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                         |                                                                                                        control_sub_nf_riffa_dma_1_0_clk_x_pntrs__xdcDup__4 |         12 |         12 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.gcx.clkx)                                                                                                                     |                                                                                                        control_sub_nf_riffa_dma_1_0_clk_x_pntrs__xdcDup__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         rd_pntr_cdc_inst                                                                                                                                 |                                                                                                               control_sub_nf_riffa_dma_1_0_xpm_cdc_gray__8 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                         wr_pntr_cdc_inst                                                                                                                                 |                                                                                                               control_sub_nf_riffa_dma_1_0_xpm_cdc_gray__7 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                           |                                                                                                                    control_sub_nf_riffa_dma_1_0_rd_logic_0 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                         gr1.gr1_int.rfwft                                                                                                                                |                                                                                                                     control_sub_nf_riffa_dma_1_0_rd_fwft_6 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         gras.rsts                                                                                                                                        |                                                                                                          control_sub_nf_riffa_dma_1_0_rd_status_flags_as_7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         rpntr                                                                                                                                            |                                                                                                                 control_sub_nf_riffa_dma_1_0_rd_bin_cntr_8 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                           |                                                                                                                    control_sub_nf_riffa_dma_1_0_wr_logic_1 |          8 |          8 |       0 |    0 |     14 |      0 |      0 |            0 |
|                         gwas.wsts                                                                                                                                        |                                                                                                          control_sub_nf_riffa_dma_1_0_wr_status_flags_as_4 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         wpntr                                                                                                                                            |                                                                                                                 control_sub_nf_riffa_dma_1_0_wr_bin_cntr_5 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.mem                                                                                                                              |                                                                                                                      control_sub_nf_riffa_dma_1_0_memory_2 |         24 |          0 |      24 |    0 |     68 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.mem)                                                                                                                          |                                                                                                                      control_sub_nf_riffa_dma_1_0_memory_2 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |            0 |
|                         gdm.dm_gen.dm                                                                                                                                    |                                                                                                                        control_sub_nf_riffa_dma_1_0_dmem_3 |         24 |          0 |      24 |    0 |     34 |      0 |      0 |            0 |
|                       rstblk                                                                                                                                             |                                                                                                  control_sub_nf_riffa_dma_1_0_reset_blk_ramfifo__xdcDup__4 |          5 |          5 |       0 |    0 |     24 |      0 |      0 |            0 |
|                         (rstblk)                                                                                                                                         |                                                                                                  control_sub_nf_riffa_dma_1_0_reset_blk_ramfifo__xdcDup__4 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                                      |                                                                                                          control_sub_nf_riffa_dma_1_0_xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                           |                                                                                                             control_sub_nf_riffa_dma_1_0_xpm_cdc_single__8 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                           |                                                                                                             control_sub_nf_riffa_dma_1_0_xpm_cdc_single__7 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                                              |                                                                                                          control_sub_nf_riffa_dma_1_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             tag_fifo                                                                                                                                                     |                                                                                              control_sub_nf_riffa_dma_1_0_axis_fifo_2clk_32d_4u__xdcDup__4 |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|               U0                                                                                                                                                         |                                                                                                        control_sub_nf_riffa_dma_1_0_fifo_generator_v13_2_2 |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|                 inst_fifo_gen                                                                                                                                            |                                                                                                  control_sub_nf_riffa_dma_1_0_fifo_generator_v13_2_2_synth |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|                   gaxis_fifo.gaxisf.axisf                                                                                                                                |                                                                                                            control_sub_nf_riffa_dma_1_0_fifo_generator_top |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|                     grf.rf                                                                                                                                               |                                                                                                        control_sub_nf_riffa_dma_1_0_fifo_generator_ramfifo |         63 |         39 |      24 |    0 |    152 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                         |                                                                                                                   control_sub_nf_riffa_dma_1_0_clk_x_pntrs |         12 |         12 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.gcx.clkx)                                                                                                                     |                                                                                                                   control_sub_nf_riffa_dma_1_0_clk_x_pntrs |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         rd_pntr_cdc_inst                                                                                                                                 |                                                                                                               control_sub_nf_riffa_dma_1_0_xpm_cdc_gray__6 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                         wr_pntr_cdc_inst                                                                                                                                 |                                                                                                               control_sub_nf_riffa_dma_1_0_xpm_cdc_gray__5 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                           |                                                                                                                      control_sub_nf_riffa_dma_1_0_rd_logic |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                         gr1.gr1_int.rfwft                                                                                                                                |                                                                                                                       control_sub_nf_riffa_dma_1_0_rd_fwft |          9 |          9 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         gras.rsts                                                                                                                                        |                                                                                                            control_sub_nf_riffa_dma_1_0_rd_status_flags_as |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         rpntr                                                                                                                                            |                                                                                                                   control_sub_nf_riffa_dma_1_0_rd_bin_cntr |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                           |                                                                                                                      control_sub_nf_riffa_dma_1_0_wr_logic |          8 |          8 |       0 |    0 |     14 |      0 |      0 |            0 |
|                         gwas.wsts                                                                                                                                        |                                                                                                            control_sub_nf_riffa_dma_1_0_wr_status_flags_as |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         wpntr                                                                                                                                            |                                                                                                                   control_sub_nf_riffa_dma_1_0_wr_bin_cntr |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.mem                                                                                                                              |                                                                                                                        control_sub_nf_riffa_dma_1_0_memory |         24 |          0 |      24 |    0 |     64 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.mem)                                                                                                                          |                                                                                                                        control_sub_nf_riffa_dma_1_0_memory |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         gdm.dm_gen.dm                                                                                                                                    |                                                                                                                          control_sub_nf_riffa_dma_1_0_dmem |         24 |          0 |      24 |    0 |     32 |      0 |      0 |            0 |
|                       rstblk                                                                                                                                             |                                                                                                             control_sub_nf_riffa_dma_1_0_reset_blk_ramfifo |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|                         (rstblk)                                                                                                                                         |                                                                                                             control_sub_nf_riffa_dma_1_0_reset_blk_ramfifo |          4 |          4 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                                      |                                                                                                          control_sub_nf_riffa_dma_1_0_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                           |                                                                                                             control_sub_nf_riffa_dma_1_0_xpm_cdc_single__6 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                           |                                                                                                             control_sub_nf_riffa_dma_1_0_xpm_cdc_single__5 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                                              |                                                                                                          control_sub_nf_riffa_dma_1_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             w_fifo                                                                                                                                                       |                                                                                                         control_sub_nf_riffa_dma_1_0_axis_fifo_2clk_32d_4u |         63 |         39 |      24 |    0 |    160 |      0 |      0 |            0 |
|               U0                                                                                                                                                         |                                                                                             control_sub_nf_riffa_dma_1_0_fifo_generator_v13_2_2__xdcDup__2 |         63 |         39 |      24 |    0 |    160 |      0 |      0 |            0 |
|                 inst_fifo_gen                                                                                                                                            |                                                                                       control_sub_nf_riffa_dma_1_0_fifo_generator_v13_2_2_synth__xdcDup__2 |         63 |         39 |      24 |    0 |    160 |      0 |      0 |            0 |
|                   gaxis_fifo.gaxisf.axisf                                                                                                                                |                                                                                                 control_sub_nf_riffa_dma_1_0_fifo_generator_top__xdcDup__2 |         63 |         39 |      24 |    0 |    160 |      0 |      0 |            0 |
|                     grf.rf                                                                                                                                               |                                                                                             control_sub_nf_riffa_dma_1_0_fifo_generator_ramfifo__xdcDup__2 |         63 |         39 |      24 |    0 |    160 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                         |                                                                                                        control_sub_nf_riffa_dma_1_0_clk_x_pntrs__xdcDup__2 |         12 |         12 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.gcx.clkx)                                                                                                                     |                                                                                                        control_sub_nf_riffa_dma_1_0_clk_x_pntrs__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         rd_pntr_cdc_inst                                                                                                                                 |                                                                                                              control_sub_nf_riffa_dma_1_0_xpm_cdc_gray__12 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                         wr_pntr_cdc_inst                                                                                                                                 |                                                                                                              control_sub_nf_riffa_dma_1_0_xpm_cdc_gray__11 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                           |                                                                                                                   control_sub_nf_riffa_dma_1_0_rd_logic_18 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                         gr1.gr1_int.rfwft                                                                                                                                |                                                                                                                    control_sub_nf_riffa_dma_1_0_rd_fwft_24 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         gras.rsts                                                                                                                                        |                                                                                                         control_sub_nf_riffa_dma_1_0_rd_status_flags_as_25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         rpntr                                                                                                                                            |                                                                                                                control_sub_nf_riffa_dma_1_0_rd_bin_cntr_26 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                           |                                                                                                                   control_sub_nf_riffa_dma_1_0_wr_logic_19 |          8 |          8 |       0 |    0 |     14 |      0 |      0 |            0 |
|                         gwas.wsts                                                                                                                                        |                                                                                                         control_sub_nf_riffa_dma_1_0_wr_status_flags_as_22 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         wpntr                                                                                                                                            |                                                                                                                control_sub_nf_riffa_dma_1_0_wr_bin_cntr_23 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.mem                                                                                                                              |                                                                                                                     control_sub_nf_riffa_dma_1_0_memory_20 |         24 |          0 |      24 |    0 |     72 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.mem)                                                                                                                          |                                                                                                                     control_sub_nf_riffa_dma_1_0_memory_20 |          0 |          0 |       0 |    0 |     36 |      0 |      0 |            0 |
|                         gdm.dm_gen.dm                                                                                                                                    |                                                                                                                       control_sub_nf_riffa_dma_1_0_dmem_21 |         24 |          0 |      24 |    0 |     36 |      0 |      0 |            0 |
|                       rstblk                                                                                                                                             |                                                                                                  control_sub_nf_riffa_dma_1_0_reset_blk_ramfifo__xdcDup__2 |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|                         (rstblk)                                                                                                                                         |                                                                                                  control_sub_nf_riffa_dma_1_0_reset_blk_ramfifo__xdcDup__2 |          4 |          4 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                                      |                                                                                                         control_sub_nf_riffa_dma_1_0_xpm_cdc_async_rst__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                           |                                                                                                            control_sub_nf_riffa_dma_1_0_xpm_cdc_single__12 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                           |                                                                                                            control_sub_nf_riffa_dma_1_0_xpm_cdc_single__11 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                                              |                                                                                                         control_sub_nf_riffa_dma_1_0_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           riffa_axis_attachment                                                                                                                                          |                                                                                                      control_sub_nf_riffa_dma_1_0_axis_sume_attachment_top |        727 |        727 |       0 |    0 |    931 |      9 |      1 |            0 |
|             axis_to_riffa_conv                                                                                                                                           |                                                                                                                  control_sub_nf_riffa_dma_1_0_rx_axi_riffa |        451 |        451 |       0 |    0 |    756 |      9 |      1 |            0 |
|               (axis_to_riffa_conv)                                                                                                                                       |                                                                                                                  control_sub_nf_riffa_dma_1_0_rx_axi_riffa |          0 |          0 |       0 |    0 |     19 |      0 |      0 |            0 |
|               axis_riffa_fifo                                                                                                                                            |                                                                                        control_sub_nf_riffa_dma_1_0_fallthrough_small_fifo__parameterized0 |        189 |        189 |       0 |    0 |    283 |      2 |      0 |            0 |
|                 (axis_riffa_fifo)                                                                                                                                        |                                                                                        control_sub_nf_riffa_dma_1_0_fallthrough_small_fifo__parameterized0 |         89 |         89 |       0 |    0 |    261 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                    control_sub_nf_riffa_dma_1_0_small_fifo__parameterized0 |        100 |        100 |       0 |    0 |     22 |      2 |      0 |            0 |
|               rx_riffa_fifo                                                                                                                                              |                                                                                                        control_sub_nf_riffa_dma_1_0_fallthrough_small_fifo |        262 |        262 |       0 |    0 |    454 |      7 |      1 |            0 |
|                 (rx_riffa_fifo)                                                                                                                                          |                                                                                                        control_sub_nf_riffa_dma_1_0_fallthrough_small_fifo |          4 |          4 |       0 |    0 |    423 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                    control_sub_nf_riffa_dma_1_0_small_fifo |        258 |        258 |       0 |    0 |     31 |      7 |      1 |            0 |
|             riffa_to_axis_conv                                                                                                                                           |                                                                                                                  control_sub_nf_riffa_dma_1_0_tx_riffa_axi |        276 |        276 |       0 |    0 |    175 |      0 |      0 |            0 |
|       pcie3_7x_1                                                                                                                                                         |                                                                                                                                   control_sub_pcie3_7x_1_0 |       3494 |       3438 |       0 |   56 |   3558 |      7 |      4 |            0 |
|         (pcie3_7x_1)                                                                                                                                                     |                                                                                                                                   control_sub_pcie3_7x_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                                                                                                                             |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_3_0_7vx |       3494 |       3438 |       0 |   56 |   3558 |      7 |      4 |            0 |
|           (inst)                                                                                                                                                         |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_3_0_7vx |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           gt_top_i                                                                                                                                                       |                                                                                                   control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_top |       3066 |       3010 |       0 |   56 |   3473 |      0 |      0 |            0 |
|             (gt_top_i)                                                                                                                                                   |                                                                                                   control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_top |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|             pipe_wrapper_i                                                                                                                                               |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_wrapper |       3065 |       3009 |       0 |   56 |   3471 |      0 |      0 |            0 |
|               (pipe_wrapper_i)                                                                                                                                           |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_wrapper |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|               pipe_clock_int.pipe_clock_i                                                                                                                                |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_clock |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|               pipe_lane[0].gt_wrapper_i                                                                                                                                  |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|                 (pipe_lane[0].gt_wrapper_i)                                                                                                                              |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 cpllPDInst                                                                                                                                               |                                                                                       control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gtx_cpllpd_ovrd_58 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|               pipe_lane[0].pipe_drp_i                                                                                                                                    |                                                                                                 control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_drp |         85 |         85 |       0 |    0 |     82 |      0 |      0 |            0 |
|               pipe_lane[0].pipe_eq.pipe_eq_i                                                                                                                             |                                                                                                  control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq |        159 |        159 |       0 |    0 |    164 |      0 |      0 |            0 |
|                 (pipe_lane[0].pipe_eq.pipe_eq_i)                                                                                                                         |                                                                                                  control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq |        105 |        105 |       0 |    0 |    127 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                                                                                                              |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_rxeq_scan_57 |         54 |         54 |       0 |    0 |     37 |      0 |      0 |            0 |
|               pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i                                                                                         |                                                                                                control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_common |         50 |         50 |       0 |    0 |     78 |      0 |      0 |            0 |
|                 qpll_drp_i                                                                                                                                               |                                                                                              control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_qpll_drp_55 |         50 |         50 |       0 |    0 |     78 |      0 |      0 |            0 |
|                 qpll_wrapper_i                                                                                                                                           |                                                                                          control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_qpll_wrapper_56 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               pipe_lane[0].pipe_rate_i                                                                                                                                   |                                                                                                control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_rate |         67 |         67 |       0 |    0 |     58 |      0 |      0 |            0 |
|               pipe_lane[0].pipe_sync_i                                                                                                                                   |                                                                                                control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_sync |         10 |         10 |       0 |    0 |     21 |      0 |      0 |            0 |
|               pipe_lane[0].pipe_user_i                                                                                                                                   |                                                                                                control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_user |         24 |         24 |       0 |    0 |     57 |      0 |      0 |            0 |
|               pipe_lane[1].gt_wrapper_i                                                                                                                                  |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_0 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|                 (pipe_lane[1].gt_wrapper_i)                                                                                                                              |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 cpllPDInst                                                                                                                                               |                                                                                       control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gtx_cpllpd_ovrd_54 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|               pipe_lane[1].pipe_drp_i                                                                                                                                    |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_drp_1 |         85 |         85 |       0 |    0 |     82 |      0 |      0 |            0 |
|               pipe_lane[1].pipe_eq.pipe_eq_i                                                                                                                             |                                                                                                control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_2 |        165 |        165 |       0 |    0 |    164 |      0 |      0 |            0 |
|                 (pipe_lane[1].pipe_eq.pipe_eq_i)                                                                                                                         |                                                                                                control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_2 |        111 |        111 |       0 |    0 |    127 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                                                                                                              |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_rxeq_scan_53 |         54 |         54 |       0 |    0 |     37 |      0 |      0 |            0 |
|               pipe_lane[1].pipe_rate_i                                                                                                                                   |                                                                                              control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_rate_3 |         67 |         67 |       0 |    0 |     58 |      0 |      0 |            0 |
|               pipe_lane[1].pipe_sync_i                                                                                                                                   |                                                                                              control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_sync_4 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|               pipe_lane[1].pipe_user_i                                                                                                                                   |                                                                                              control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_user_5 |         24 |         24 |       0 |    0 |     57 |      0 |      0 |            0 |
|               pipe_lane[2].gt_wrapper_i                                                                                                                                  |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_6 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|                 (pipe_lane[2].gt_wrapper_i)                                                                                                                              |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 cpllPDInst                                                                                                                                               |                                                                                       control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gtx_cpllpd_ovrd_52 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|               pipe_lane[2].pipe_drp_i                                                                                                                                    |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_drp_7 |         85 |         85 |       0 |    0 |     82 |      0 |      0 |            0 |
|               pipe_lane[2].pipe_eq.pipe_eq_i                                                                                                                             |                                                                                                control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_8 |        161 |        161 |       0 |    0 |    164 |      0 |      0 |            0 |
|                 (pipe_lane[2].pipe_eq.pipe_eq_i)                                                                                                                         |                                                                                                control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_8 |        107 |        107 |       0 |    0 |    127 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                                                                                                              |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_rxeq_scan_51 |         54 |         54 |       0 |    0 |     37 |      0 |      0 |            0 |
|               pipe_lane[2].pipe_rate_i                                                                                                                                   |                                                                                              control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_rate_9 |         67 |         67 |       0 |    0 |     58 |      0 |      0 |            0 |
|               pipe_lane[2].pipe_sync_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_sync_10 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|               pipe_lane[2].pipe_user_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_user_11 |         34 |         34 |       0 |    0 |     57 |      0 |      0 |            0 |
|               pipe_lane[3].gt_wrapper_i                                                                                                                                  |                                                                                            control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_12 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|                 (pipe_lane[3].gt_wrapper_i)                                                                                                                              |                                                                                            control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 cpllPDInst                                                                                                                                               |                                                                                       control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gtx_cpllpd_ovrd_50 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|               pipe_lane[3].pipe_drp_i                                                                                                                                    |                                                                                              control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_drp_13 |         85 |         85 |       0 |    0 |     82 |      0 |      0 |            0 |
|               pipe_lane[3].pipe_eq.pipe_eq_i                                                                                                                             |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_14 |        158 |        158 |       0 |    0 |    164 |      0 |      0 |            0 |
|                 (pipe_lane[3].pipe_eq.pipe_eq_i)                                                                                                                         |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_14 |        104 |        104 |       0 |    0 |    127 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                                                                                                              |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_rxeq_scan_49 |         54 |         54 |       0 |    0 |     37 |      0 |      0 |            0 |
|               pipe_lane[3].pipe_rate_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_rate_15 |         67 |         67 |       0 |    0 |     58 |      0 |      0 |            0 |
|               pipe_lane[3].pipe_sync_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_sync_16 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|               pipe_lane[3].pipe_user_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_user_17 |         24 |         24 |       0 |    0 |     57 |      0 |      0 |            0 |
|               pipe_lane[4].gt_wrapper_i                                                                                                                                  |                                                                                            control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_18 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|                 (pipe_lane[4].gt_wrapper_i)                                                                                                                              |                                                                                            control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 cpllPDInst                                                                                                                                               |                                                                                       control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gtx_cpllpd_ovrd_48 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|               pipe_lane[4].pipe_drp_i                                                                                                                                    |                                                                                              control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_drp_19 |         85 |         85 |       0 |    0 |     82 |      0 |      0 |            0 |
|               pipe_lane[4].pipe_eq.pipe_eq_i                                                                                                                             |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_20 |        163 |        163 |       0 |    0 |    164 |      0 |      0 |            0 |
|                 (pipe_lane[4].pipe_eq.pipe_eq_i)                                                                                                                         |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_20 |        109 |        109 |       0 |    0 |    127 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                                                                                                              |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_rxeq_scan_47 |         54 |         54 |       0 |    0 |     37 |      0 |      0 |            0 |
|               pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i                                                                                         |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_common_21 |         51 |         51 |       0 |    0 |     78 |      0 |      0 |            0 |
|                 qpll_drp_i                                                                                                                                               |                                                                                                 control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_qpll_drp |         51 |         51 |       0 |    0 |     78 |      0 |      0 |            0 |
|                 qpll_wrapper_i                                                                                                                                           |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_qpll_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               pipe_lane[4].pipe_rate_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_rate_22 |         67 |         67 |       0 |    0 |     58 |      0 |      0 |            0 |
|               pipe_lane[4].pipe_sync_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_sync_23 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|               pipe_lane[4].pipe_user_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_user_24 |         26 |         26 |       0 |    0 |     57 |      0 |      0 |            0 |
|               pipe_lane[5].gt_wrapper_i                                                                                                                                  |                                                                                            control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_25 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|                 (pipe_lane[5].gt_wrapper_i)                                                                                                                              |                                                                                            control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_25 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 cpllPDInst                                                                                                                                               |                                                                                       control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gtx_cpllpd_ovrd_46 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|               pipe_lane[5].pipe_drp_i                                                                                                                                    |                                                                                              control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_drp_26 |         85 |         85 |       0 |    0 |     82 |      0 |      0 |            0 |
|               pipe_lane[5].pipe_eq.pipe_eq_i                                                                                                                             |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_27 |        160 |        160 |       0 |    0 |    164 |      0 |      0 |            0 |
|                 (pipe_lane[5].pipe_eq.pipe_eq_i)                                                                                                                         |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_27 |        106 |        106 |       0 |    0 |    127 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                                                                                                              |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_rxeq_scan_45 |         54 |         54 |       0 |    0 |     37 |      0 |      0 |            0 |
|               pipe_lane[5].pipe_rate_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_rate_28 |         67 |         67 |       0 |    0 |     58 |      0 |      0 |            0 |
|               pipe_lane[5].pipe_sync_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_sync_29 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|               pipe_lane[5].pipe_user_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_user_30 |         24 |         24 |       0 |    0 |     57 |      0 |      0 |            0 |
|               pipe_lane[6].gt_wrapper_i                                                                                                                                  |                                                                                            control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_31 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|                 (pipe_lane[6].gt_wrapper_i)                                                                                                                              |                                                                                            control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_31 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 cpllPDInst                                                                                                                                               |                                                                                       control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gtx_cpllpd_ovrd_44 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|               pipe_lane[6].pipe_drp_i                                                                                                                                    |                                                                                              control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_drp_32 |         85 |         85 |       0 |    0 |     82 |      0 |      0 |            0 |
|               pipe_lane[6].pipe_eq.pipe_eq_i                                                                                                                             |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_33 |        162 |        162 |       0 |    0 |    164 |      0 |      0 |            0 |
|                 (pipe_lane[6].pipe_eq.pipe_eq_i)                                                                                                                         |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_33 |        108 |        108 |       0 |    0 |    127 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                                                                                                              |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_rxeq_scan_43 |         54 |         54 |       0 |    0 |     37 |      0 |      0 |            0 |
|               pipe_lane[6].pipe_rate_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_rate_34 |         67 |         67 |       0 |    0 |     58 |      0 |      0 |            0 |
|               pipe_lane[6].pipe_sync_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_sync_35 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|               pipe_lane[6].pipe_user_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_user_36 |         26 |         26 |       0 |    0 |     57 |      0 |      0 |            0 |
|               pipe_lane[7].gt_wrapper_i                                                                                                                                  |                                                                                            control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_37 |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|                 (pipe_lane[7].gt_wrapper_i)                                                                                                                              |                                                                                            control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gt_wrapper_37 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 cpllPDInst                                                                                                                                               |                                                                                          control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_gtx_cpllpd_ovrd |          9 |          2 |       0 |    7 |      2 |      0 |      0 |            0 |
|               pipe_lane[7].pipe_drp_i                                                                                                                                    |                                                                                              control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_drp_38 |         85 |         85 |       0 |    0 |     82 |      0 |      0 |            0 |
|               pipe_lane[7].pipe_eq.pipe_eq_i                                                                                                                             |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_39 |        161 |        161 |       0 |    0 |    164 |      0 |      0 |            0 |
|                 (pipe_lane[7].pipe_eq.pipe_eq_i)                                                                                                                         |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_eq_39 |        107 |        107 |       0 |    0 |    127 |      0 |      0 |            0 |
|                 rxeq_scan_i                                                                                                                                              |                                                                                                control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_rxeq_scan |         54 |         54 |       0 |    0 |     37 |      0 |      0 |            0 |
|               pipe_lane[7].pipe_rate_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_rate_40 |         67 |         67 |       0 |    0 |     58 |      0 |      0 |            0 |
|               pipe_lane[7].pipe_sync_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_sync_41 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|               pipe_lane[7].pipe_user_i                                                                                                                                   |                                                                                             control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_user_42 |         24 |         24 |       0 |    0 |     57 |      0 |      0 |            0 |
|               pipe_reset_i                                                                                                                                               |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pipe_reset |         71 |         71 |       0 |    0 |    159 |      0 |      0 |            0 |
|               qpll_reset.qpll_reset_i                                                                                                                                    |                                                                                               control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_qpll_reset |         29 |         29 |       0 |    0 |     72 |      0 |      0 |            0 |
|           pcie_top_i                                                                                                                                                     |                                                                                                 control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_top |        428 |        428 |       0 |    0 |     81 |      7 |      4 |            0 |
|             force_adapt_i                                                                                                                                                |                                                                                         control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_force_adapt |        298 |        298 |       0 |    0 |     42 |      0 |      0 |            0 |
|             pcie_7vx_i                                                                                                                                                   |                                                                                                 control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_7vx |         85 |         85 |       0 |    0 |      4 |      6 |      4 |            0 |
|               (pcie_7vx_i)                                                                                                                                               |                                                                                                 control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_7vx |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|               pcie_bram_7vx_i                                                                                                                                            |                                                                                            control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_bram_7vx |         82 |         82 |       0 |    0 |      2 |      6 |      4 |            0 |
|                 cpl_fifo                                                                                                                                                 |                                                                                        control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_bram_7vx_cpl |         82 |         82 |       0 |    0 |      2 |      4 |      0 |            0 |
|                   genblk1.CPL_FIFO_16KB.U0                                                                                                                               |                                                                                        control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_bram_7vx_16k |         82 |         82 |       0 |    0 |      2 |      4 |      0 |            0 |
|                 replay_buffer                                                                                                                                            |                                                                                        control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_bram_7vx_rep |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                   U0                                                                                                                                                     |                                                                                     control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_bram_7vx_rep_8k |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 req_fifo                                                                                                                                                 |                                                                                        control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_bram_7vx_req |          0 |          0 |       0 |    0 |      0 |      0 |      4 |            0 |
|                   U0                                                                                                                                                     |                                                                                         control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_bram_7vx_8k |          0 |          0 |       0 |    0 |      0 |      0 |      4 |            0 |
|             pcie_init_ctrl_7vx_i                                                                                                                                         |                                                                                       control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_init_ctrl_7vx |         26 |         26 |       0 |    0 |     24 |      0 |      0 |            0 |
|             pcie_tlp_tph_tbl_7vx_i                                                                                                                                       |                                                                                     control_sub_pcie3_7x_1_0_control_sub_pcie3_7x_1_0_pcie_tlp_tph_tbl_7vx |         19 |         19 |       0 |    0 |     11 |      1 |      0 |            0 |
|       pcie_reset_inv                                                                                                                                                     |                                                                                                                               control_sub_pcie_reset_inv_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     nf_mbsys                                                                                                                                                             |                                                                                                                                        nf_mbsys_imp_UPW3WD |       2003 |       1823 |      96 |   84 |   1926 |     16 |      0 |            0 |
|       axi_iic_0                                                                                                                                                          |                                                                                                                                    control_sub_axi_iic_0_0 |        412 |        402 |       0 |   10 |    376 |      0 |      0 |            0 |
|         U0                                                                                                                                                               |                                                                                                                            control_sub_axi_iic_0_0_axi_iic |        412 |        402 |       0 |   10 |    376 |      0 |      0 |            0 |
|           (U0)                                                                                                                                                           |                                                                                                                            control_sub_axi_iic_0_0_axi_iic |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           X_IIC                                                                                                                                                          |                                                                                                                                control_sub_axi_iic_0_0_iic |        412 |        402 |       0 |   10 |    376 |      0 |      0 |            0 |
|             (X_IIC)                                                                                                                                                      |                                                                                                                                control_sub_axi_iic_0_0_iic |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|             DYN_MASTER_I                                                                                                                                                 |                                                                                                                     control_sub_axi_iic_0_0_dynamic_master |         16 |         16 |       0 |    0 |     16 |      0 |      0 |            0 |
|             FILTER_I                                                                                                                                                     |                                                                                                                             control_sub_axi_iic_0_0_filter |         13 |         13 |       0 |    0 |     17 |      0 |      0 |            0 |
|               SCL_DEBOUNCE                                                                                                                                               |                                                                                                                           control_sub_axi_iic_0_0_debounce |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 (SCL_DEBOUNCE)                                                                                                                                           |                                                                                                                           control_sub_axi_iic_0_0_debounce |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 INPUT_DOUBLE_REGS                                                                                                                                        |                                                                                                                         control_sub_axi_iic_0_0_cdc_sync_4 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|               SDA_DEBOUNCE                                                                                                                                               |                                                                                                                         control_sub_axi_iic_0_0_debounce_3 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 (SDA_DEBOUNCE)                                                                                                                                           |                                                                                                                         control_sub_axi_iic_0_0_debounce_3 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|                 INPUT_DOUBLE_REGS                                                                                                                                        |                                                                                                                           control_sub_axi_iic_0_0_cdc_sync |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|             IIC_CONTROL_I                                                                                                                                                |                                                                                                                        control_sub_axi_iic_0_0_iic_control |        147 |        147 |       0 |    0 |    109 |      0 |      0 |            0 |
|               (IIC_CONTROL_I)                                                                                                                                            |                                                                                                                        control_sub_axi_iic_0_0_iic_control |         81 |         81 |       0 |    0 |     69 |      0 |      0 |            0 |
|               BITCNT                                                                                                                                                     |                                                                                                            control_sub_axi_iic_0_0_upcnt_n__parameterized0 |         11 |         11 |       0 |    0 |      4 |      0 |      0 |            0 |
|               CLKCNT                                                                                                                                                     |                                                                                                                            control_sub_axi_iic_0_0_upcnt_n |         21 |         21 |       0 |    0 |     10 |      0 |      0 |            0 |
|               I2CDATA_REG                                                                                                                                                |                                                                                                                             control_sub_axi_iic_0_0_shift8 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|               I2CHEADER_REG                                                                                                                                              |                                                                                                                           control_sub_axi_iic_0_0_shift8_1 |         16 |         16 |       0 |    0 |      8 |      0 |      0 |            0 |
|               SETUP_CNT                                                                                                                                                  |                                                                                                                          control_sub_axi_iic_0_0_upcnt_n_2 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |            0 |
|             READ_FIFO_I                                                                                                                                                  |                                                                                                                           control_sub_axi_iic_0_0_SRL_FIFO |         14 |         10 |       0 |    4 |      5 |      0 |      0 |            0 |
|             REG_INTERFACE_I                                                                                                                                              |                                                                                                                      control_sub_axi_iic_0_0_reg_interface |         69 |         69 |       0 |    0 |    125 |      0 |      0 |            0 |
|             WRITE_FIFO_CTRL_I                                                                                                                                            |                                                                                                           control_sub_axi_iic_0_0_SRL_FIFO__parameterized0 |          9 |          7 |       0 |    2 |      5 |      0 |      0 |            0 |
|             WRITE_FIFO_I                                                                                                                                                 |                                                                                                                         control_sub_axi_iic_0_0_SRL_FIFO_0 |         15 |         11 |       0 |    4 |      5 |      0 |      0 |            0 |
|             X_AXI_IPIF_SSP1                                                                                                                                              |                                                                                                                      control_sub_axi_iic_0_0_axi_ipif_ssp1 |        129 |        129 |       0 |    0 |     90 |      0 |      0 |            0 |
|               (X_AXI_IPIF_SSP1)                                                                                                                                          |                                                                                                                      control_sub_axi_iic_0_0_axi_ipif_ssp1 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                                                                                                                            |                                                                                                                      control_sub_axi_iic_0_0_axi_lite_ipif |        111 |        111 |       0 |    0 |     62 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                                                                                                                                       |                                                                                                                   control_sub_axi_iic_0_0_slave_attachment |        111 |        111 |       0 |    0 |     62 |      0 |      0 |            0 |
|                   (I_SLAVE_ATTACHMENT)                                                                                                                                   |                                                                                                                   control_sub_axi_iic_0_0_slave_attachment |         53 |         53 |       0 |    0 |     37 |      0 |      0 |            0 |
|                   I_DECODER                                                                                                                                              |                                                                                                                    control_sub_axi_iic_0_0_address_decoder |         58 |         58 |       0 |    0 |     25 |      0 |      0 |            0 |
|               X_INTERRUPT_CONTROL                                                                                                                                        |                                                                                                                  control_sub_axi_iic_0_0_interrupt_control |         13 |         13 |       0 |    0 |     18 |      0 |      0 |            0 |
|               X_SOFT_RESET                                                                                                                                               |                                                                                                                         control_sub_axi_iic_0_0_soft_reset |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       axi_uartlite_0                                                                                                                                                     |                                                                                                                               control_sub_axi_uartlite_0_0 |         96 |         86 |       0 |   10 |    108 |      0 |      0 |            0 |
|         U0                                                                                                                                                               |                                                                                                                  control_sub_axi_uartlite_0_0_axi_uartlite |         96 |         86 |       0 |   10 |    108 |      0 |      0 |            0 |
|           AXI_LITE_IPIF_I                                                                                                                                                |                                                                                                                 control_sub_axi_uartlite_0_0_axi_lite_ipif |         31 |         31 |       0 |    0 |     24 |      0 |      0 |            0 |
|             I_SLAVE_ATTACHMENT                                                                                                                                           |                                                                                                              control_sub_axi_uartlite_0_0_slave_attachment |         31 |         31 |       0 |    0 |     24 |      0 |      0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                                                                                                                       |                                                                                                              control_sub_axi_uartlite_0_0_slave_attachment |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|               I_DECODER                                                                                                                                                  |                                                                                                               control_sub_axi_uartlite_0_0_address_decoder |         25 |         25 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 (I_DECODER)                                                                                                                                              |                                                                                                               control_sub_axi_uartlite_0_0_address_decoder |         23 |         23 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                            |                                                                                                                     control_sub_axi_uartlite_0_0_pselect_f |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                            |                                                                                                     control_sub_axi_uartlite_0_0_pselect_f__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           UARTLITE_CORE_I                                                                                                                                                |                                                                                                                 control_sub_axi_uartlite_0_0_uartlite_core |         65 |         55 |       0 |   10 |     84 |      0 |      0 |            0 |
|             (UARTLITE_CORE_I)                                                                                                                                            |                                                                                                                 control_sub_axi_uartlite_0_0_uartlite_core |          0 |          0 |       0 |    0 |      9 |      0 |      0 |            0 |
|             BAUD_RATE_I                                                                                                                                                  |                                                                                                                      control_sub_axi_uartlite_0_0_baudrate |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|             UARTLITE_RX_I                                                                                                                                                |                                                                                                                   control_sub_axi_uartlite_0_0_uartlite_rx |         32 |         27 |       0 |    5 |     50 |      0 |      0 |            0 |
|               (UARTLITE_RX_I)                                                                                                                                            |                                                                                                                   control_sub_axi_uartlite_0_0_uartlite_rx |         14 |         13 |       0 |    1 |     40 |      0 |      0 |            0 |
|               INPUT_DOUBLE_REGS3                                                                                                                                         |                                                                                                                      control_sub_axi_uartlite_0_0_cdc_sync |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|               SRL_FIFO_I                                                                                                                                                 |                                                                                                                  control_sub_axi_uartlite_0_0_srl_fifo_f_0 |         15 |         11 |       0 |    4 |      6 |      0 |      0 |            0 |
|                 I_SRL_FIFO_RBU_F                                                                                                                                         |                                                                                                              control_sub_axi_uartlite_0_0_srl_fifo_rbu_f_1 |         15 |         11 |       0 |    4 |      6 |      0 |      0 |            0 |
|                   (I_SRL_FIFO_RBU_F)                                                                                                                                     |                                                                                                              control_sub_axi_uartlite_0_0_srl_fifo_rbu_f_1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                                                                                |                                                                                                       control_sub_axi_uartlite_0_0_cntr_incr_decr_addn_f_2 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|                   DYNSHREG_F_I                                                                                                                                           |                                                                                                                  control_sub_axi_uartlite_0_0_dynshreg_f_3 |          5 |          1 |       0 |    4 |      0 |      0 |      0 |            0 |
|             UARTLITE_TX_I                                                                                                                                                |                                                                                                                   control_sub_axi_uartlite_0_0_uartlite_tx |         27 |         22 |       0 |    5 |     18 |      0 |      0 |            0 |
|               (UARTLITE_TX_I)                                                                                                                                            |                                                                                                                   control_sub_axi_uartlite_0_0_uartlite_tx |          8 |          7 |       0 |    1 |     12 |      0 |      0 |            0 |
|               SRL_FIFO_I                                                                                                                                                 |                                                                                                                    control_sub_axi_uartlite_0_0_srl_fifo_f |         19 |         15 |       0 |    4 |      6 |      0 |      0 |            0 |
|                 I_SRL_FIFO_RBU_F                                                                                                                                         |                                                                                                                control_sub_axi_uartlite_0_0_srl_fifo_rbu_f |         19 |         15 |       0 |    4 |      6 |      0 |      0 |            0 |
|                   (I_SRL_FIFO_RBU_F)                                                                                                                                     |                                                                                                                control_sub_axi_uartlite_0_0_srl_fifo_rbu_f |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                                                                                |                                                                                                         control_sub_axi_uartlite_0_0_cntr_incr_decr_addn_f |         10 |         10 |       0 |    0 |      5 |      0 |      0 |            0 |
|                   DYNSHREG_F_I                                                                                                                                           |                                                                                                                    control_sub_axi_uartlite_0_0_dynshreg_f |          9 |          5 |       0 |    4 |      0 |      0 |      0 |            0 |
|       clk_wiz_1                                                                                                                                                          |                                                                                                                                    control_sub_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                                                                                                                             |                                                                                                    control_sub_clk_wiz_1_0_control_sub_clk_wiz_1_0_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       mbsys                                                                                                                                                              |                                                                                                                                           mbsys_imp_PO32LV |       1495 |       1335 |      96 |   64 |   1442 |     16 |      0 |            0 |
|         mdm_1                                                                                                                                                            |                                                                                                                                        control_sub_mdm_1_0 |         92 |         85 |       0 |    7 |    110 |      0 |      0 |            0 |
|           U0                                                                                                                                                             |                                                                                                                                    control_sub_mdm_1_0_MDM |         92 |         85 |       0 |    7 |    110 |      0 |      0 |            0 |
|             MDM_Core_I1                                                                                                                                                  |                                                                                                                               control_sub_mdm_1_0_MDM_Core |         87 |         80 |       0 |    7 |    110 |      0 |      0 |            0 |
|               (MDM_Core_I1)                                                                                                                                              |                                                                                                                               control_sub_mdm_1_0_MDM_Core |          9 |          6 |       0 |    3 |     38 |      0 |      0 |            0 |
|               JTAG_CONTROL_I                                                                                                                                             |                                                                                                                           control_sub_mdm_1_0_JTAG_CONTROL |         78 |         74 |       0 |    4 |     72 |      0 |      0 |            0 |
|                 (JTAG_CONTROL_I)                                                                                                                                         |                                                                                                                           control_sub_mdm_1_0_JTAG_CONTROL |         33 |         33 |       0 |    0 |     70 |      0 |      0 |            0 |
|                 Use_BSCAN.FDC_I                                                                                                                                          |                                                                                                                               control_sub_mdm_1_0_MB_FDC_1 |         35 |         35 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 Use_BSCAN.SYNC_FDRE                                                                                                                                      |                                                                                                                              control_sub_mdm_1_0_MB_FDRE_1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 Use_Config_SRL16E.SRL16E_1                                                                                                                               |                                                                                                                              control_sub_mdm_1_0_MB_SRL16E |          4 |          3 |       0 |    1 |      0 |      0 |      0 |            0 |
|                 Use_Config_SRL16E.SRL16E_2                                                                                                                               |                                                                                                              control_sub_mdm_1_0_MB_SRL16E__parameterized1 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |            0 |
|                 Use_ID_SRL16E.SRL16E_ID_1                                                                                                                                |                                                                                                              control_sub_mdm_1_0_MB_SRL16E__parameterized3 |          3 |          2 |       0 |    1 |      0 |      0 |      0 |            0 |
|                 Use_ID_SRL16E.SRL16E_ID_2                                                                                                                                |                                                                                                              control_sub_mdm_1_0_MB_SRL16E__parameterized5 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |            0 |
|             No_Dbg_Reg_Access.BUFG_DRCK                                                                                                                                  |                                                                                                                                control_sub_mdm_1_0_MB_BUFG |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             Use_E2.BSCAN_I                                                                                                                                               |                                                                                                                             control_sub_mdm_1_0_MB_BSCANE2 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|         microblaze_0                                                                                                                                                     |                                                                                                                                 control_sub_microblaze_0_0 |       1126 |       1008 |      64 |   54 |    986 |      0 |      0 |            0 |
|           (microblaze_0)                                                                                                                                                 |                                                                                                                                 control_sub_microblaze_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                                                                                                                             |                                                                                                                      control_sub_microblaze_0_0_MicroBlaze |       1126 |       1008 |      64 |   54 |    986 |      0 |      0 |            0 |
|             (U0)                                                                                                                                                         |                                                                                                                      control_sub_microblaze_0_0_MicroBlaze |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             MicroBlaze_Core_I                                                                                                                                            |                                                                                                                 control_sub_microblaze_0_0_MicroBlaze_Core |       1122 |       1004 |      64 |   54 |    986 |      0 |      0 |            0 |
|               (MicroBlaze_Core_I)                                                                                                                                        |                                                                                                                 control_sub_microblaze_0_0_MicroBlaze_Core |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               Performance.Core                                                                                                                                           |                                                                                                                  control_sub_microblaze_0_0_MicroBlaze_GTi |       1121 |       1003 |      64 |   54 |    979 |      0 |      0 |            0 |
|                 (Performance.Core)                                                                                                                                       |                                                                                                                  control_sub_microblaze_0_0_MicroBlaze_GTi |          1 |          1 |       0 |    0 |     64 |      0 |      0 |            0 |
|                 Data_Flow_I                                                                                                                                              |                                                                                                                   control_sub_microblaze_0_0_Data_Flow_gti |        216 |        152 |      64 |    0 |    290 |      0 |      0 |            0 |
|                   ALU_I                                                                                                                                                  |                                                                                                                             control_sub_microblaze_0_0_ALU |         34 |         34 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     (ALU_I)                                                                                                                                              |                                                                                                                             control_sub_microblaze_0_0_ALU |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                                                                    |                                                                                                         control_sub_microblaze_0_0_ALU_Bit__parameterized2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Last_Bit.I_ALU_LUT_2                                                                                                                               |                                                                                                                         control_sub_microblaze_0_0_MB_LUT4 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Last_Bit.I_ALU_LUT_V5                                                                                                                              |                                                                                                        control_sub_microblaze_0_0_MB_LUT6__parameterized12 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Last_Bit.MULT_AND_I                                                                                                                                |                                                                                                                     control_sub_microblaze_0_0_MB_MULT_AND |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Last_Bit.MUXCY_XOR_I                                                                                                                               |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_585 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                                                                   |                                                                                                                         control_sub_microblaze_0_0_ALU_Bit |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_583 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_584 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_494 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_581 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_582 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_495 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_579 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_580 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_496 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_577 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_578 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_497 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_575 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_576 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_498 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_573 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_574 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_499 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_571 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_572 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_500 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_569 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_570 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_501 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_567 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_568 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_502 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_565 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_566 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                                                                    |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_503 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_563 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_564 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_504 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_561 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_562 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_505 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_559 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_560 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_506 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_557 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_558 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_507 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_555 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_556 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_508 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_553 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_554 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_509 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_551 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_552 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_510 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_549 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_550 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_511 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_547 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_548 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_512 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_545 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_546 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_513 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_543 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_544 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                                                                    |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_514 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_541 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_542 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_515 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_539 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_540 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_516 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_537 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_538 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                                                                    |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_517 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_535 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_536 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                                                                    |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_518 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_533 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_534 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                                                                    |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_519 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_531 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_532 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                                                                    |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_520 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_529 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_530 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                                                                    |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_521 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_527 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_528 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                                                                    |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_522 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2_525 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_526 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                                                                    |                                                                                                                     control_sub_microblaze_0_0_ALU_Bit_523 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                                                                                                          |                                                                                                                       control_sub_microblaze_0_0_MB_LUT6_2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       Not_Last_Bit.MUXCY_XOR_I                                                                                                                           |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_524 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Byte_Doublet_Handle_gti_I                                                                                                                              |                                                                                                         control_sub_microblaze_0_0_Byte_Doublet_Handle_gti |          2 |          2 |       0 |    0 |     39 |      0 |      0 |            0 |
|                   Data_Flow_Logic_I                                                                                                                                      |                                                                                                                 control_sub_microblaze_0_0_Data_Flow_Logic |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|                     (Data_Flow_Logic_I)                                                                                                                                  |                                                                                                                 control_sub_microblaze_0_0_Data_Flow_Logic |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     Gen_Bits[0].MEM_EX_Result_Inst                                                                                                                       |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_461 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[10].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_462 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[11].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_463 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[12].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_464 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[13].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_465 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[14].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_466 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[15].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_467 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[16].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_468 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[17].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_469 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[18].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_470 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[19].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_471 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[1].MEM_EX_Result_Inst                                                                                                                       |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_472 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[20].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_473 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[21].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_474 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[22].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_475 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[23].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_476 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[24].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_477 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[25].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_478 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[26].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_479 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[27].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_480 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[28].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_481 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[29].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_482 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[2].MEM_EX_Result_Inst                                                                                                                       |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_483 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[30].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_484 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[31].MEM_EX_Result_Inst                                                                                                                      |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_485 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[3].MEM_EX_Result_Inst                                                                                                                       |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_486 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[4].MEM_EX_Result_Inst                                                                                                                       |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_487 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[5].MEM_EX_Result_Inst                                                                                                                       |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_488 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[6].MEM_EX_Result_Inst                                                                                                                       |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_489 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[7].MEM_EX_Result_Inst                                                                                                                       |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_490 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[8].MEM_EX_Result_Inst                                                                                                                       |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_491 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Bits[9].MEM_EX_Result_Inst                                                                                                                       |                                                                                                                     control_sub_microblaze_0_0_MB_FDRE_492 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Operand_Select_I                                                                                                                                       |                                                                                                              control_sub_microblaze_0_0_Operand_Select_gti |         42 |         42 |       0 |    0 |    144 |      0 |      0 |            0 |
|                     (Operand_Select_I)                                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_Operand_Select_gti |         10 |         10 |       0 |    0 |    144 |      0 |      0 |            0 |
|                     Gen_Bit[0].MUXF7_I1                                                                                                                                  |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_429 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[10].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_430 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[11].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_431 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[12].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_432 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[13].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_433 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[14].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_434 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[15].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_435 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[16].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_436 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[17].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_437 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[18].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_438 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[19].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_439 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[1].MUXF7_I1                                                                                                                                  |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_440 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[20].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_441 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[21].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_442 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[22].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_443 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[23].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_444 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[24].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_445 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[25].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_446 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[26].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_447 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[27].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_448 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[28].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_449 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[29].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_450 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[2].MUXF7_I1                                                                                                                                  |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_451 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[30].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_452 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[31].MUXF7_I1                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_453 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[3].MUXF7_I1                                                                                                                                  |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_454 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[4].MUXF7_I1                                                                                                                                  |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_455 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[5].MUXF7_I1                                                                                                                                  |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_456 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[6].MUXF7_I1                                                                                                                                  |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_457 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[7].MUXF7_I1                                                                                                                                  |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_458 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[8].MUXF7_I1                                                                                                                                  |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_459 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Bit[9].MUXF7_I1                                                                                                                                  |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_460 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Register_File_I                                                                                                                                        |                                                                                                               control_sub_microblaze_0_0_Register_File_gti |         64 |          0 |      64 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[0].ram32m_i                                                                                                                    |                                                                                                                       control_sub_microblaze_0_0_MB_RAM32M |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[10].ram32m_i                                                                                                                   |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_414 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[11].ram32m_i                                                                                                                   |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_415 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[12].ram32m_i                                                                                                                   |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_416 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[13].ram32m_i                                                                                                                   |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_417 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[14].ram32m_i                                                                                                                   |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_418 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[15].ram32m_i                                                                                                                   |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_419 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[1].ram32m_i                                                                                                                    |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_420 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[2].ram32m_i                                                                                                                    |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_421 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[3].ram32m_i                                                                                                                    |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_422 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[4].ram32m_i                                                                                                                    |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_423 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[5].ram32m_i                                                                                                                    |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_424 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[6].ram32m_i                                                                                                                    |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_425 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[7].ram32m_i                                                                                                                    |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_426 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[8].ram32m_i                                                                                                                    |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_427 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                     Using_LUT6.All_RAM32M[9].ram32m_i                                                                                                                    |                                                                                                                   control_sub_microblaze_0_0_MB_RAM32M_428 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |            0 |
|                   Shift_Logic_Module_I                                                                                                                                   |                                                                                                          control_sub_microblaze_0_0_Shift_Logic_Module_gti |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                                                                                    |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_302 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_DAXI_ALU_Carry.Post_MUXCY_I                                                                                                                      |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_303 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_DAXI_ALU_Carry.direct_lut_INST                                                                                                                   |                                                                                                       control_sub_microblaze_0_0_MB_LUT6_2__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Zero_Detect_I                                                                                                                                          |                                                                                                                 control_sub_microblaze_0_0_Zero_Detect_gti |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     (Zero_Detect_I)                                                                                                                                      |                                                                                                                 control_sub_microblaze_0_0_Zero_Detect_gti |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Part_Of_Zero_Carry_Start                                                                                                                             |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_407 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Zero_Detecting[2].I_Part_Of_Zero_Detect                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_410 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Zero_Detecting[3].I_Part_Of_Zero_Detect                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_411 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   exception_registers_I1                                                                                                                                 |                                                                                                         control_sub_microblaze_0_0_exception_registers_gti |         64 |         64 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     CarryIn_MUXCY                                                                                                                                        |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_312 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                                                                                        |                                                                                                       control_sub_microblaze_0_0_MB_LUT6_2__parameterized5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                                                                                          |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_313 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                                                                            |                                                                                                                          control_sub_microblaze_0_0_MB_FDE |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_314 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_315 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_316 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_317 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_318 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_319 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_320 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_321 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_322 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_323 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_324 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_325 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_326 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_327 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_328 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_329 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_330 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_331 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_332 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_333 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_334 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_335 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_336 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_337 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_338 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_339 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_340 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_341 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_342 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_343 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                                                                                        |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_344 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                                                                                          |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_345 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_346 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_347 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_348 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_349 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_350 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_351 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_352 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_353 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_354 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_355 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_356 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_357 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_358 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_359 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_360 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_361 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_362 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_363 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_364 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_365 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_366 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_367 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_368 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_369 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_370 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_371 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_372 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_373 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_374 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_375 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_376 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                                                                                        |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_377 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                                                                                          |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_378 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_379 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_380 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_381 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_382 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                                                                                       |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_383 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                                                                                         |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_384 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_385 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                                                                                        |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_386 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                                                                                          |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_387 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_388 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                                                                                        |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_389 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                                                                                          |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_390 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_391 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                                                                                        |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_392 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                                                                                          |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_393 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_394 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                                                                                        |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_395 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                                                                                          |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_396 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_397 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                                                                                        |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_398 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                                                                                          |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_399 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_400 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                                                                                        |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_401 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                                                                                          |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_402 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_403 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                                                                                        |                                                                                                   control_sub_microblaze_0_0_MB_LUT6_2__parameterized5_404 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                                                                                          |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_405 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDE_406 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   msr_reg_i                                                                                                                                              |                                                                                                                     control_sub_microblaze_0_0_msr_reg_gti |          5 |          5 |       0 |    0 |     11 |      0 |      0 |            0 |
|                     (msr_reg_i)                                                                                                                                          |                                                                                                                     control_sub_microblaze_0_0_msr_reg_gti |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                     MEM_MSR_Bits[28].Using_FDR.MSR_I                                                                                                                     |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_304 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     MEM_MSR_Bits[29].Using_FDR.MSR_I                                                                                                                     |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_305 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     MEM_MSR_Bits[30].Using_FDR.MSR_I                                                                                                                     |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_306 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                                                                                |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_307 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                                                                                |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_308 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                                                                                |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_309 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                                                                                |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_310 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                                                                                |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_311 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 Decode_I                                                                                                                                                 |                                                                                                                      control_sub_microblaze_0_0_Decode_gti |        735 |        696 |       0 |   39 |    339 |      0 |      0 |            0 |
|                   (Decode_I)                                                                                                                                             |                                                                                                                      control_sub_microblaze_0_0_Decode_gti |        150 |        150 |       0 |    0 |    140 |      0 |      0 |            0 |
|                   PC_Module_I                                                                                                                                            |                                                                                                                   control_sub_microblaze_0_0_PC_Module_gti |         80 |         64 |       0 |   16 |    128 |      0 |      0 |            0 |
|                     (PC_Module_I)                                                                                                                                        |                                                                                                                   control_sub_microblaze_0_0_PC_Module_gti |         16 |          0 |       0 |   16 |     96 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_209 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                                                                             |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_210 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_211 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_212 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_213 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_214 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_215 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_216 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_217 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_218 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_219 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_220 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_221 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_222 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_223 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_224 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_225 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_226 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_227 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_228 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_229 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_230 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_231 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                                                                             |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_232 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_233 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_234 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_235 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_236 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_237 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_238 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_239 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_240 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_241 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_242 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_243 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_244 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_245 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_246 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_247 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_248 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_249 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_250 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_251 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_252 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_253 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                                                                             |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_254 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_255 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_256 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_257 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                                                                            |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_258 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_259 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                                                                             |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_260 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_261 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                                                                             |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_262 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_263 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                                                                             |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_264 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_265 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                                                                             |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_266 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_267 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                                                                             |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_268 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_269 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                                                                             |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_270 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_271 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                                                                             |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_272 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                                                                                    |                                                                                                                  control_sub_microblaze_0_0_MB_MUXCY_XORCY |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_273 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_274 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_275 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_276 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_277 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_278 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_279 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_280 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_281 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_282 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                                                                                    |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_283 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_284 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_285 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_286 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_287 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_288 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_289 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_290 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_291 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_292 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                                                                                   |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_293 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                                                                                    |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_294 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                                                                                    |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_295 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                                                                                    |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_296 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                                                                                    |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_297 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                                                                                    |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_298 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                                                                                    |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_299 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                                                                                    |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_300 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                                                                                    |                                                                                                              control_sub_microblaze_0_0_MB_MUXCY_XORCY_301 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   PreFetch_Buffer_I1                                                                                                                                     |                                                                                                             control_sub_microblaze_0_0_PreFetch_Buffer_gti |        390 |        367 |       0 |   23 |     50 |      0 |      0 |            0 |
|                     (PreFetch_Buffer_I1)                                                                                                                                 |                                                                                                             control_sub_microblaze_0_0_PreFetch_Buffer_gti |         23 |          0 |       0 |   23 |      1 |      0 |      0 |            0 |
|                     Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                                                                   |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_115 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                                                                               |                                                                                                                         control_sub_microblaze_0_0_MB_LUT6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                                                                   |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_116 |          6 |          6 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                                                                               |                                                                                                                     control_sub_microblaze_0_0_MB_LUT6_117 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                                                                   |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_118 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                                                                               |                                                                                                                     control_sub_microblaze_0_0_MB_LUT6_119 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                                                                   |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_120 |         42 |         42 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                                                                               |                                                                                                                     control_sub_microblaze_0_0_MB_LUT6_121 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                                                                      |                                                                                                         control_sub_microblaze_0_0_MB_LUT6__parameterized2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                                                                  |                                                                                                                        control_sub_microblaze_0_0_MB_MUXF7 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_122 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_123 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_124 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_125 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_126 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_127 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_128 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_129 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_130 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_131 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_132 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_133 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_134 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_135 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_136 |         25 |         25 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_137 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_138 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_139 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_140 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_141 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_142 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_143 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_144 |         19 |         19 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_145 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_146 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_147 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_148 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_149 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_150 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_151 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_152 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_153 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_154 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_155 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_156 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_157 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_158 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_159 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_160 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_161 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_162 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_163 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_164 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_165 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_166 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_167 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_168 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_169 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_170 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_171 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_172 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_173 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_174 |         37 |         37 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_175 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_176 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_177 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_178 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_179 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_180 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_181 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_182 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_183 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_184 |         37 |         37 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_185 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_186 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_187 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_188 |          8 |          8 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_189 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_190 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_191 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_192 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_193 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                                                                           |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_194 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_195 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_196 |         47 |         47 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_197 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_198 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_199 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_200 |         37 |         37 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_201 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_202 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_203 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_204 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_205 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                                                            |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_206 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_MB_MUXF7_207 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Last_Sel_DFF                                                                                                                                         |                                                                                                                          control_sub_microblaze_0_0_MB_FDS |         43 |         43 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     Mux_Select_Empty_LUT6                                                                                                                                |                                                                                                         control_sub_microblaze_0_0_MB_LUT6__parameterized4 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Select_OF_Valid_LUT6                                                                                                                             |                                                                                                         control_sub_microblaze_0_0_MB_LUT6__parameterized6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     OF_Valid_DFF                                                                                                                                         |                                                                                                                      control_sub_microblaze_0_0_MB_FDR_208 |          6 |          6 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Use_MuxCy[10].OF_Piperun_Stage                                                                                                                         |                                                                                                                       control_sub_microblaze_0_0_carry_and |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_114 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Use_MuxCy[11].OF_Piperun_Stage                                                                                                                         |                                                                                                                    control_sub_microblaze_0_0_carry_and_58 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_113 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Use_MuxCy[1].OF_Piperun_Stage                                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_carry_and_59 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_112 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Use_MuxCy[2].OF_Piperun_Stage                                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_carry_and_60 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_111 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Use_MuxCy[3].OF_Piperun_Stage                                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_carry_and_61 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_110 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Use_MuxCy[4].OF_Piperun_Stage                                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_carry_and_62 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_109 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Use_MuxCy[5].OF_Piperun_Stage                                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_carry_and_63 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_108 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Use_MuxCy[6].OF_Piperun_Stage                                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_carry_and_64 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_107 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Use_MuxCy[7].OF_Piperun_Stage                                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_carry_and_65 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_106 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Use_MuxCy[8].OF_Piperun_Stage                                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_carry_and_66 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_105 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Use_MuxCy[9].OF_Piperun_Stage                                                                                                                          |                                                                                                                    control_sub_microblaze_0_0_carry_and_67 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_104 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                                                                             |                                                                                                                         control_sub_microblaze_0_0_MB_FDRE |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                                                                                             |                                                                                                                      control_sub_microblaze_0_0_MB_FDRE_68 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                                                                             |                                                                                                                      control_sub_microblaze_0_0_MB_FDRE_69 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Using_FPGA_2.ex_byte_access_i_Inst                                                                                                                     |                                                                                                                      control_sub_microblaze_0_0_MB_FDRE_70 |         32 |         32 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Using_FPGA_2.ex_doublet_access_i_Inst                                                                                                                  |                                                                                                                      control_sub_microblaze_0_0_MB_FDRE_71 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Using_FPGA_2.ex_is_load_instr_Inst                                                                                                                     |                                                                                                                      control_sub_microblaze_0_0_MB_FDRE_72 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Using_FPGA_2.ex_is_lwx_instr_Inst                                                                                                                      |                                                                                                                      control_sub_microblaze_0_0_MB_FDRE_73 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Using_FPGA_2.ex_is_swx_instr_Inst                                                                                                                      |                                                                                                                      control_sub_microblaze_0_0_MB_FDRE_74 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Using_FPGA_2.ex_load_store_instr_Inst                                                                                                                  |                                                                                                                      control_sub_microblaze_0_0_MB_FDRE_75 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Using_FPGA_2.ex_reverse_mem_access_inst                                                                                                                |                                                                                                                      control_sub_microblaze_0_0_MB_FDRE_76 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                                                                               |                                                                                                                      control_sub_microblaze_0_0_MB_FDRE_77 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                                                                                |                                                                                                                          control_sub_microblaze_0_0_MB_FDR |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                                                                                       |                                                                                                         control_sub_microblaze_0_0_MB_LUT6__parameterized8 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                                                                                       |                                                                                                        control_sub_microblaze_0_0_MB_LUT6__parameterized10 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                                                                                       |                                                                                                      control_sub_microblaze_0_0_MB_LUT6__parameterized8_78 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                                                                                       |                                                                                                     control_sub_microblaze_0_0_MB_LUT6__parameterized10_79 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                                                                                       |                                                                                                      control_sub_microblaze_0_0_MB_LUT6__parameterized8_80 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                                                                                       |                                                                                                     control_sub_microblaze_0_0_MB_LUT6__parameterized10_81 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                                                                                      |                                                                                                      control_sub_microblaze_0_0_MB_LUT6__parameterized8_82 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                                                                                      |                                                                                                     control_sub_microblaze_0_0_MB_LUT6__parameterized10_83 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                                                                                      |                                                                                                      control_sub_microblaze_0_0_MB_LUT6__parameterized8_84 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                                                                                      |                                                                                                     control_sub_microblaze_0_0_MB_LUT6__parameterized10_85 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                                                                                      |                                                                                                      control_sub_microblaze_0_0_MB_LUT6__parameterized8_86 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                                                                                      |                                                                                                     control_sub_microblaze_0_0_MB_LUT6__parameterized10_87 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                                                                                       |                                                                                                                    control_sub_microblaze_0_0_carry_and_88 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_103 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   if_pc_incr_carry_and_0                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_carry_and_89 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_102 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   if_pc_incr_carry_and_3                                                                                                                                 |                                                                                                                    control_sub_microblaze_0_0_carry_and_90 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_101 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   jump_logic_I1                                                                                                                                          |                                                                                                                      control_sub_microblaze_0_0_jump_logic |         26 |         26 |       0 |    0 |      9 |      0 |      0 |            0 |
|                     (jump_logic_I1)                                                                                                                                      |                                                                                                                      control_sub_microblaze_0_0_jump_logic |          1 |          1 |       0 |    0 |      9 |      0 |      0 |            0 |
|                     MUXCY_JUMP_CARRY                                                                                                                                     |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_95 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_JUMP_CARRY2                                                                                                                                    |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_96 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_JUMP_CARRY3                                                                                                                                    |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_97 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_JUMP_CARRY4                                                                                                                                    |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_98 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_JUMP_CARRY5                                                                                                                                    |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_99 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_JUMP_CARRY6                                                                                                                                    |                                                                                                                    control_sub_microblaze_0_0_MB_MUXCY_100 |         23 |         23 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   mem_PipeRun_carry_and                                                                                                                                  |                                                                                                                    control_sub_microblaze_0_0_carry_and_91 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_94 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   mem_wait_on_ready_N_carry_or                                                                                                                           |                                                                                                                     control_sub_microblaze_0_0_carry_or_92 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     MUXCY_I                                                                                                                                              |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_93 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 Use_DBUS.DAXI_Interface_I1                                                                                                                               |                                                                                                                  control_sub_microblaze_0_0_DAXI_interface |         50 |         50 |       0 |    0 |     39 |      0 |      0 |            0 |
|                 Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                                                                                 |                                                                                                                      control_sub_microblaze_0_0_MB_AND2B1L |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 Use_Debug_Logic.Master_Core.Debug_Perf                                                                                                                   |                                                                                                                           control_sub_microblaze_0_0_Debug |        101 |         86 |       0 |   15 |    246 |      0 |      0 |            0 |
|                   (Use_Debug_Logic.Master_Core.Debug_Perf)                                                                                                               |                                                                                                                           control_sub_microblaze_0_0_Debug |         68 |         68 |       0 |    0 |    223 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.SRL16E_1                                                                                                                               |                                                                                                                       control_sub_microblaze_0_0_MB_SRL16E |          1 |          0 |       0 |    1 |      0 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.SRL16E_3                                                                                                                               |                                                                                                       control_sub_microblaze_0_0_MB_SRL16E__parameterized7 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.SRL16E_4                                                                                                                               |                                                                                                       control_sub_microblaze_0_0_MB_SRL16E__parameterized9 |          5 |          4 |       0 |    1 |      0 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                                                                                  |                                                                                                       control_sub_microblaze_0_0_MB_SRL16E__parameterized3 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                                                                                  |                                                                                                       control_sub_microblaze_0_0_MB_SRL16E__parameterized5 |          2 |          1 |       0 |    1 |      0 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                                                                                  |                                                                                                    control_sub_microblaze_0_0_MB_SRL16E__parameterized3_21 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                                                                                  |                                                                                                    control_sub_microblaze_0_0_MB_SRL16E__parameterized5_22 |          2 |          1 |       0 |    1 |      0 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.sync_dbg_brk_hit                                                                                                                       |                                                                                                     control_sub_microblaze_0_0_mb_sync_bit__parameterized2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.sync_dbg_hit                                                                                                                           |                                                                                                                     control_sub_microblaze_0_0_mb_sync_vec |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     sync_bits[0].sync_bit                                                                                                                                |                                                                                                  control_sub_microblaze_0_0_mb_sync_bit__parameterized2_57 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.sync_pause                                                                                                                             |                                                                                                  control_sub_microblaze_0_0_mb_sync_bit__parameterized2_25 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.sync_running_clock                                                                                                                     |                                                                                                  control_sub_microblaze_0_0_mb_sync_bit__parameterized2_26 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.sync_sample                                                                                                                            |                                                                                                     control_sub_microblaze_0_0_mb_sync_vec__parameterized1 |          7 |          7 |       0 |    0 |     18 |      0 |      0 |            0 |
|                     sync_bits[0].sync_bit                                                                                                                                |                                                                                                                  control_sub_microblaze_0_0_mb_sync_bit_47 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     sync_bits[1].sync_bit                                                                                                                                |                                                                                                                  control_sub_microblaze_0_0_mb_sync_bit_48 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     sync_bits[2].sync_bit                                                                                                                                |                                                                                                                  control_sub_microblaze_0_0_mb_sync_bit_49 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     sync_bits[3].sync_bit                                                                                                                                |                                                                                                                  control_sub_microblaze_0_0_mb_sync_bit_50 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     sync_bits[4].sync_bit                                                                                                                                |                                                                                                                  control_sub_microblaze_0_0_mb_sync_bit_51 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     sync_bits[5].sync_bit                                                                                                                                |                                                                                                                  control_sub_microblaze_0_0_mb_sync_bit_52 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     sync_bits[6].sync_bit                                                                                                                                |                                                                                                                  control_sub_microblaze_0_0_mb_sync_bit_53 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     sync_bits[7].sync_bit                                                                                                                                |                                                                                                                  control_sub_microblaze_0_0_mb_sync_bit_54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     sync_bits[9].sync_bit                                                                                                                                |                                                                                                                  control_sub_microblaze_0_0_mb_sync_bit_56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.sync_sleep                                                                                                                             |                                                                                                  control_sub_microblaze_0_0_mb_sync_bit__parameterized2_27 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Serial_Dbg_Intf.sync_stop_CPU                                                                                                                          |                                                                                                  control_sub_microblaze_0_0_mb_sync_bit__parameterized2_28 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                   Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                                                                                   |                                                                                                                     control_sub_microblaze_0_0_address_hit |         13 |          5 |       0 |    8 |      0 |      0 |      0 |            0 |
|                     Compare[0].MUXCY_I                                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_31 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Compare[0].SRLC16E_I                                                                                                                                 |                                                                                                                      control_sub_microblaze_0_0_MB_SRLC16E |          3 |          2 |       0 |    1 |      0 |      0 |      0 |            0 |
|                     Compare[1].MUXCY_I                                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Compare[1].SRLC16E_I                                                                                                                                 |                                                                                                                   control_sub_microblaze_0_0_MB_SRLC16E_33 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |            0 |
|                     Compare[2].MUXCY_I                                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_34 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Compare[2].SRLC16E_I                                                                                                                                 |                                                                                                                   control_sub_microblaze_0_0_MB_SRLC16E_35 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |            0 |
|                     Compare[3].MUXCY_I                                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_36 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Compare[3].SRLC16E_I                                                                                                                                 |                                                                                                                   control_sub_microblaze_0_0_MB_SRLC16E_37 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |            0 |
|                     Compare[4].MUXCY_I                                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_38 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Compare[4].SRLC16E_I                                                                                                                                 |                                                                                                                   control_sub_microblaze_0_0_MB_SRLC16E_39 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |            0 |
|                     Compare[5].MUXCY_I                                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_40 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Compare[5].SRLC16E_I                                                                                                                                 |                                                                                                                   control_sub_microblaze_0_0_MB_SRLC16E_41 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |            0 |
|                     Compare[6].MUXCY_I                                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_42 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Compare[6].SRLC16E_I                                                                                                                                 |                                                                                                                   control_sub_microblaze_0_0_MB_SRLC16E_43 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |            0 |
|                     Compare[7].MUXCY_I                                                                                                                                   |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_44 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Compare[7].SRLC16E_I                                                                                                                                 |                                                                                                                   control_sub_microblaze_0_0_MB_SRLC16E_45 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |            0 |
|                     The_First_BreakPoints.MUXCY_Post                                                                                                                     |                                                                                                                     control_sub_microblaze_0_0_MB_MUXCY_46 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   sync_trig_out_0                                                                                                                                        |                                                                                                  control_sub_microblaze_0_0_mb_sync_bit__parameterized4_30 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 instr_mux_I                                                                                                                                              |                                                                                                                       control_sub_microblaze_0_0_instr_mux |         18 |         18 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   Mux_LD.LD_inst                                                                                                                                         |                                                                                                                         control_sub_microblaze_0_0_mux_bus |         18 |         18 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[0].I_MUX_LUT6                                                                                                                               |                                                                                                       control_sub_microblaze_0_0_MB_LUT6_2__parameterized3 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[10].I_MUX_LUT6                                                                                                                              |                                                                                                     control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[11].I_MUX_LUT6                                                                                                                              |                                                                                                     control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[12].I_MUX_LUT6                                                                                                                              |                                                                                                     control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_4 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[13].I_MUX_LUT6                                                                                                                              |                                                                                                     control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[14].I_MUX_LUT6                                                                                                                              |                                                                                                     control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[15].I_MUX_LUT6                                                                                                                              |                                                                                                     control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_7 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[1].I_MUX_LUT6                                                                                                                               |                                                                                                     control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_8 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[2].I_MUX_LUT6                                                                                                                               |                                                                                                     control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_9 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[3].I_MUX_LUT6                                                                                                                               |                                                                                                    control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_10 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[4].I_MUX_LUT6                                                                                                                               |                                                                                                    control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_11 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[5].I_MUX_LUT6                                                                                                                               |                                                                                                    control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_12 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[6].I_MUX_LUT6                                                                                                                               |                                                                                                    control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[7].I_MUX_LUT6                                                                                                                               |                                                                                                    control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_14 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[8].I_MUX_LUT6                                                                                                                               |                                                                                                    control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_15 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     Mux_Loop[9].I_MUX_LUT6                                                                                                                               |                                                                                                    control_sub_microblaze_0_0_MB_LUT6_2__parameterized3_16 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 mem_databus_ready_sel_carry_or                                                                                                                           |                                                                                                                        control_sub_microblaze_0_0_carry_or |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   MUXCY_I                                                                                                                                                |                                                                                                                        control_sub_microblaze_0_0_MB_MUXCY |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               Reset_DFF                                                                                                                                                  |                                                                                                                     control_sub_microblaze_0_0_mb_sync_bit |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               Using_Async_Wakeup_0.Wakeup_DFF                                                                                                                            |                                                                                                                   control_sub_microblaze_0_0_mb_sync_bit_0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               Using_Async_Wakeup_1.Wakeup_DFF                                                                                                                            |                                                                                                                   control_sub_microblaze_0_0_mb_sync_bit_1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         microblaze_0_axi_intc                                                                                                                                            |                                                                                                                        control_sub_microblaze_0_axi_intc_0 |        133 |        101 |      32 |    0 |    178 |      0 |      0 |            0 |
|           U0                                                                                                                                                             |                                                                                                               control_sub_microblaze_0_axi_intc_0_axi_intc |        133 |        101 |      32 |    0 |    178 |      0 |      0 |            0 |
|             (U0)                                                                                                                                                         |                                                                                                               control_sub_microblaze_0_axi_intc_0_axi_intc |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|             AXI_LITE_IPIF_I                                                                                                                                              |                                                                                                          control_sub_microblaze_0_axi_intc_0_axi_lite_ipif |         74 |         74 |       0 |    0 |     74 |      0 |      0 |            0 |
|               I_SLAVE_ATTACHMENT                                                                                                                                         |                                                                                                       control_sub_microblaze_0_axi_intc_0_slave_attachment |         74 |         74 |       0 |    0 |     74 |      0 |      0 |            0 |
|                 (I_SLAVE_ATTACHMENT)                                                                                                                                     |                                                                                                       control_sub_microblaze_0_axi_intc_0_slave_attachment |         25 |         25 |       0 |    0 |     56 |      0 |      0 |            0 |
|                 I_DECODER                                                                                                                                                |                                                                                                        control_sub_microblaze_0_axi_intc_0_address_decoder |         49 |         49 |       0 |    0 |     18 |      0 |      0 |            0 |
|             INTC_CORE_I                                                                                                                                                  |                                                                                                              control_sub_microblaze_0_axi_intc_0_intc_core |         59 |         27 |      32 |    0 |    100 |      0 |      0 |            0 |
|               (INTC_CORE_I)                                                                                                                                              |                                                                                                              control_sub_microblaze_0_axi_intc_0_intc_core |         27 |         27 |       0 |    0 |     36 |      0 |      0 |            0 |
|               IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                                                                                 |                                                                                                        control_sub_microblaze_0_axi_intc_0_shared_ram_ivar |         32 |          0 |      32 |    0 |     64 |      0 |      0 |            0 |
|         microblaze_0_axi_periph                                                                                                                                          |                                                                                                                      control_sub_microblaze_0_axi_periph_0 |        114 |        114 |       0 |    0 |    115 |      0 |      0 |            0 |
|           xbar                                                                                                                                                           |                                                                                                                                         control_sub_xbar_1 |        114 |        114 |       0 |    0 |    115 |      0 |      0 |            0 |
|             inst                                                                                                                                                         |                                                                                                       control_sub_xbar_1_axi_crossbar_v2_1_18_axi_crossbar |        114 |        114 |       0 |    0 |    115 |      0 |      0 |            0 |
|               gen_sasd.crossbar_sasd_0                                                                                                                                   |                                                                                                      control_sub_xbar_1_axi_crossbar_v2_1_18_crossbar_sasd |        114 |        114 |       0 |    0 |    115 |      0 |      0 |            0 |
|                 (gen_sasd.crossbar_sasd_0)                                                                                                                               |                                                                                                      control_sub_xbar_1_axi_crossbar_v2_1_18_crossbar_sasd |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 addr_arbiter_inst                                                                                                                                        |                                                                                                  control_sub_xbar_1_axi_crossbar_v2_1_18_addr_arbiter_sasd |         42 |         42 |       0 |    0 |     31 |      0 |      0 |            0 |
|                 gen_decerr.decerr_slave_inst                                                                                                                             |                                                                                                       control_sub_xbar_1_axi_crossbar_v2_1_18_decerr_slave |          6 |          6 |       0 |    0 |      4 |      0 |      0 |            0 |
|                 reg_slice_r                                                                                                                                              |                                                                                          control_sub_xbar_1_axi_register_slice_v2_1_17_axic_register_slice |         59 |         59 |       0 |    0 |     68 |      0 |      0 |            0 |
|                 splitter_ar                                                                                                                                              |                                                                                           control_sub_xbar_1_axi_crossbar_v2_1_18_splitter__parameterized0 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 splitter_aw                                                                                                                                              |                                                                                                           control_sub_xbar_1_axi_crossbar_v2_1_18_splitter |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|         microblaze_0_local_memory                                                                                                                                        |                                                                                                                      microblaze_0_local_memory_imp_106435D |         12 |         10 |       0 |    2 |     14 |     16 |      0 |            0 |
|           (microblaze_0_local_memory)                                                                                                                                    |                                                                                                                      microblaze_0_local_memory_imp_106435D |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           dlmb_bram_if_cntlr                                                                                                                                             |                                                                                                                           control_sub_dlmb_bram_if_cntlr_0 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0                                                                                                                                                           |                                                                                                         control_sub_dlmb_bram_if_cntlr_0_lmb_bram_if_cntlr |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|           dlmb_v10                                                                                                                                                       |                                                                                                                                     control_sub_dlmb_v10_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U0                                                                                                                                                           |                                                                                                                            control_sub_dlmb_v10_0__lmb_v10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           ilmb_bram_if_cntlr                                                                                                                                             |                                                                                                                           control_sub_ilmb_bram_if_cntlr_0 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0                                                                                                                                                           |                                                                                                         control_sub_ilmb_bram_if_cntlr_0_lmb_bram_if_cntlr |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           ilmb_v10                                                                                                                                                       |                                                                                                                                     control_sub_ilmb_v10_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U0                                                                                                                                                           |                                                                                                                             control_sub_ilmb_v10_0_lmb_v10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           lmb_bram                                                                                                                                                       |                                                                                                                                     control_sub_lmb_bram_0 |          6 |          4 |       0 |    2 |     10 |     16 |      0 |            0 |
|             U0                                                                                                                                                           |                                                                                                                  control_sub_lmb_bram_0_blk_mem_gen_v8_4_1 |          6 |          4 |       0 |    2 |     10 |     16 |      0 |            0 |
|               inst_blk_mem_gen                                                                                                                                           |                                                                                                            control_sub_lmb_bram_0_blk_mem_gen_v8_4_1_synth |          6 |          4 |       0 |    2 |     10 |     16 |      0 |            0 |
|                 gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                                                    |                                                                                                                     control_sub_lmb_bram_0_blk_mem_gen_top |          6 |          4 |       0 |    2 |     10 |     16 |      0 |            0 |
|                   valid.cstr                                                                                                                                             |                                                                                                            control_sub_lmb_bram_0_blk_mem_gen_generic_cstr |          6 |          4 |       0 |    2 |     10 |     16 |      0 |            0 |
|                     ramloop[0].ram.r                                                                                                                                     |                                                                                                              control_sub_lmb_bram_0_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                                            control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[10].ram.r                                                                                                                                    |                                                                                              control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized9 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                            control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized9 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[11].ram.r                                                                                                                                    |                                                                                             control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized10 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                           control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized10 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[12].ram.r                                                                                                                                    |                                                                                             control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized11 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                           control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized11 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[13].ram.r                                                                                                                                    |                                                                                             control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized12 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                           control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized12 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[14].ram.r                                                                                                                                    |                                                                                             control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized13 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                           control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized13 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[15].ram.r                                                                                                                                    |                                                                                             control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized14 |          6 |          4 |       0 |    2 |     10 |      1 |      0 |            0 |
|                       (ramloop[15].ram.r)                                                                                                                                |                                                                                             control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized14 |          4 |          2 |       0 |    2 |     10 |      0 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                           control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized14 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[1].ram.r                                                                                                                                     |                                                                                              control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                            control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[2].ram.r                                                                                                                                     |                                                                                              control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                            control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[3].ram.r                                                                                                                                     |                                                                                              control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                            control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[4].ram.r                                                                                                                                     |                                                                                              control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                            control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[5].ram.r                                                                                                                                     |                                                                                              control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                            control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[6].ram.r                                                                                                                                     |                                                                                              control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                            control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[7].ram.r                                                                                                                                     |                                                                                              control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                            control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[8].ram.r                                                                                                                                     |                                                                                              control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                            control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized7 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                     ramloop[9].ram.r                                                                                                                                     |                                                                                              control_sub_lmb_bram_0_blk_mem_gen_prim_width__parameterized8 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                                                                                                                    |                                                                                            control_sub_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized8 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|         microblaze_0_xlconcat                                                                                                                                            |                                                                                                                        control_sub_microblaze_0_xlconcat_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         rst_clk_wiz_1_100M                                                                                                                                               |                                                                                                                           control_sub_rst_clk_wiz_1_100M_0 |         18 |         17 |       0 |    1 |     39 |      0 |      0 |            0 |
|           U0                                                                                                                                                             |                                                                                                            control_sub_rst_clk_wiz_1_100M_0_proc_sys_reset |         18 |         17 |       0 |    1 |     39 |      0 |      0 |            0 |
|             (U0)                                                                                                                                                         |                                                                                                            control_sub_rst_clk_wiz_1_100M_0_proc_sys_reset |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|             EXT_LPF                                                                                                                                                      |                                                                                                                       control_sub_rst_clk_wiz_1_100M_0_lpf |          5 |          4 |       0 |    1 |     17 |      0 |      0 |            0 |
|               (EXT_LPF)                                                                                                                                                  |                                                                                                                       control_sub_rst_clk_wiz_1_100M_0_lpf |          2 |          1 |       0 |    1 |      9 |      0 |      0 |            0 |
|               ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                                                                                 |                                                                                                                  control_sub_rst_clk_wiz_1_100M_0_cdc_sync |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|               ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                                                  |                                                                                                                control_sub_rst_clk_wiz_1_100M_0_cdc_sync_0 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|             SEQ                                                                                                                                                          |                                                                                                              control_sub_rst_clk_wiz_1_100M_0_sequence_psr |         13 |         13 |       0 |    0 |     18 |      0 |      0 |            0 |
|               (SEQ)                                                                                                                                                      |                                                                                                              control_sub_rst_clk_wiz_1_100M_0_sequence_psr |          8 |          8 |       0 |    0 |     12 |      0 |      0 |            0 |
|               SEQ_COUNTER                                                                                                                                                |                                                                                                                   control_sub_rst_clk_wiz_1_100M_0_upcnt_n |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|   identifier                                                                                                                                                             |                                                                                                                                              identifier_ip |         38 |         37 |       0 |    1 |     40 |      4 |      0 |            0 |
|     U0                                                                                                                                                                   |                                                                                                                         blk_mem_gen_v8_4_1__parameterized3 |         38 |         37 |       0 |    1 |     40 |      4 |      0 |            0 |
|       inst_blk_mem_gen                                                                                                                                                   |                                                                                                                   blk_mem_gen_v8_4_1_synth__parameterized1 |         38 |         37 |       0 |    1 |     40 |      4 |      0 |            0 |
|         gnbram.gaxibmg.axi_blk_mem_gen                                                                                                                                   |                                                                                                         blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized1 |          8 |          7 |       0 |    1 |      7 |      4 |      0 |            0 |
|           valid.cstr                                                                                                                                                     |                                                                                                blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized1 |          8 |          7 |       0 |    1 |      7 |      4 |      0 |            0 |
|             ramloop[0].ram.r                                                                                                                                             |                                                                                                  blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized7 |          2 |          2 |       0 |    0 |      2 |      1 |      0 |            0 |
|               (ramloop[0].ram.r)                                                                                                                                         |                                                                                                  blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               prim_init.ram                                                                                                                                              |                                                                                                           blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init |          2 |          2 |       0 |    0 |      0 |      1 |      0 |            0 |
|             ramloop[1].ram.r                                                                                                                                             |                                                                                                  blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized8 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|               prim_init.ram                                                                                                                                              |                                                                                           blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized0 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|             ramloop[2].ram.r                                                                                                                                             |                                                                                                  blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized9 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|               prim_init.ram                                                                                                                                              |                                                                                           blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized1 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|             ramloop[3].ram.r                                                                                                                                             |                                                                                                 blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized10 |          4 |          3 |       0 |    1 |      5 |      1 |      0 |            0 |
|               (ramloop[3].ram.r)                                                                                                                                         |                                                                                                 blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized10 |          2 |          1 |       0 |    1 |      5 |      0 |      0 |            0 |
|               prim_init.ram                                                                                                                                              |                                                                                           blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized2 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |            0 |
|         gnbram.gaxibmg.axi_rd_sm                                                                                                                                         |                                                                                                                blk_mem_gen_v8_4_1_blk_mem_axi_read_wrapper |         17 |         17 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (gnbram.gaxibmg.axi_rd_sm)                                                                                                                                     |                                                                                                                blk_mem_gen_v8_4_1_blk_mem_axi_read_wrapper |          0 |          0 |       0 |    0 |     10 |      0 |      0 |            0 |
|           axi_read_fsm                                                                                                                                                   |                                                                                                                    blk_mem_gen_v8_4_1_blk_mem_axi_read_fsm |         17 |         17 |       0 |    0 |      5 |      0 |      0 |            0 |
|         gnbram.gaxibmg.axi_wr_fsm                                                                                                                                        |                                                                                                               blk_mem_gen_v8_4_1_blk_mem_axi_write_wrapper |         13 |         13 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (gnbram.gaxibmg.axi_wr_fsm)                                                                                                                                    |                                                                                                               blk_mem_gen_v8_4_1_blk_mem_axi_write_wrapper |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|           axi_wr_fsm                                                                                                                                                     |                                                                                                                   blk_mem_gen_v8_4_1_blk_mem_axi_write_fsm |         10 |         10 |       0 |    0 |      4 |      0 |      0 |            0 |
|   nf_10g_interface_0                                                                                                                                                     |                                                                                                                                 nf_10g_interface_shared_ip |       5680 |       5504 |     162 |   14 |   8282 |     18 |      6 |            0 |
|     inst                                                                                                                                                                 |                                                                                                                                    nf_10g_interface_shared |       5680 |       5504 |     162 |   14 |   8282 |     18 |      6 |            0 |
|       (inst)                                                                                                                                                             |                                                                                                                                    nf_10g_interface_shared |          0 |          0 |       0 |    0 |    586 |      0 |      0 |            0 |
|       nf_10g_interface_shared_cpu_regs_inst                                                                                                                              |                                                                                                                           nf_10g_interface_shared_cpu_regs |        330 |        330 |       0 |    0 |    135 |      0 |      0 |            0 |
|       nf_10g_interface_shared_i                                                                                                                                          |                                                                                                                              nf_10g_interface_shared_block |       5350 |       5174 |     162 |   14 |   7561 |     18 |      6 |            0 |
|         (nf_10g_interface_shared_i)                                                                                                                                      |                                                                                                                              nf_10g_interface_shared_block |          1 |          1 |       0 |    0 |    458 |      0 |      0 |            0 |
|         areset_inverter_shared_i                                                                                                                                         |                                                                                                                                              inverter_0__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi_10g_ethernet_i                                                                                                                                               |                                                                                                                                    axi_10g_ethernet_shared |       3695 |       3537 |     150 |    8 |   4278 |      0 |      0 |            0 |
|           inst                                                                                                                                                           |                                                                                                                                                    bd_a1aa |       3695 |       3537 |     150 |    8 |   4278 |      0 |      0 |            0 |
|             xmac                                                                                                                                                         |                                                                                                                                             bd_a1aa_xmac_0 |       1715 |       1653 |      54 |    8 |   1501 |      0 |      0 |            0 |
|               inst                                                                                                                                                       |                                                                                                                                       bd_a1aa_xmac_0_block |       1715 |       1653 |      54 |    8 |   1501 |      0 |      0 |            0 |
|                 bd_a1aa_xmac_0_core                                                                                                                                      |                                                                                                                                    bd_a1aa_xmac_0_core_top |       1715 |       1653 |      54 |    8 |   1501 |      0 |      0 |            0 |
|                   control_block                                                                                                                                          |                                                                                                                     ten_gig_eth_mac_v15_1_6_management_595 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   reset_gen                                                                                                                                              |                                                                                                                      ten_gig_eth_mac_v15_1_6_reset_gen_596 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|                     (reset_gen)                                                                                                                                          |                                                                                                                      ten_gig_eth_mac_v15_1_6_reset_gen_596 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     sync_rx_rst                                                                                                                                          |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_reset_626 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                     sync_tx_rst                                                                                                                                          |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_reset_627 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                   rs_sm                                                                                                                                                  |                                                                                                                       ten_gig_eth_mac_v15_1_6_rs_64bit_597 |         43 |         43 |       0 |    0 |     21 |      0 |      0 |            0 |
|                   rx                                                                                                                                                     |                                                                                                                       ten_gig_eth_mac_v15_1_6_rx_64bit_598 |        350 |        341 |       1 |    8 |    512 |      0 |      0 |            0 |
|                     rx_config_sync                                                                                                                                       |                                                                                                                 ten_gig_eth_mac_v15_1_6_rx_config_sync_617 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     rx_decode                                                                                                                                            |                                                                                                                ten_gig_eth_mac_v15_1_6_rx_decode_64bit_619 |         54 |         54 |       0 |    0 |     51 |      0 |      0 |            0 |
|                     rx_detect                                                                                                                                            |                                                                                                                      ten_gig_eth_mac_v15_1_6_rx_detect_620 |         10 |         10 |       0 |    0 |     27 |      0 |      0 |            0 |
|                     rx_fsm                                                                                                                                               |                                                                                                                         ten_gig_eth_mac_v15_1_6_rx_fsm_621 |        227 |        226 |       1 |    0 |    166 |      0 |      0 |            0 |
|                     rx_pause_control                                                                                                                                     |                                                                                                                     ten_gig_eth_mac_v15_1_6_rx_control_623 |         15 |          7 |       0 |    8 |     24 |      0 |      0 |            0 |
|                     rx_size                                                                                                                                              |                                                                                                                        ten_gig_eth_mac_v15_1_6_rx_size_624 |         24 |         24 |       0 |    0 |     25 |      0 |      0 |            0 |
|                     rx_user                                                                                                                                              |                                                                                                                        ten_gig_eth_mac_v15_1_6_rx_user_625 |         20 |         20 |       0 |    0 |    217 |      0 |      0 |            0 |
|                   tx                                                                                                                                                     |                                                                                                                       ten_gig_eth_mac_v15_1_6_tx_64bit_599 |       1316 |       1263 |      53 |    0 |    954 |      0 |      0 |            0 |
|                     pfc_tx_cntl                                                                                                                                          |                                                                                                                    ten_gig_eth_mac_v15_1_6_pfc_tx_cntl_600 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|                     tx_cntl                                                                                                                                              |                                                                                                                  ten_gig_eth_mac_v15_1_6_tx_pause_cntl_601 |         50 |         50 |       0 |    0 |     62 |      0 |      0 |            0 |
|                       (tx_cntl)                                                                                                                                          |                                                                                                                  ten_gig_eth_mac_v15_1_6_tx_pause_cntl_601 |         49 |         49 |       0 |    0 |     57 |      0 |      0 |            0 |
|                       rx_to_tx_pause_req                                                                                                                                 |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_616 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                     tx_config_sync                                                                                                                                       |                                                                                                                 ten_gig_eth_mac_v15_1_6_tx_config_sync_602 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     tx_crc                                                                                                                                               |                                                                                                                         ten_gig_eth_mac_v15_1_6_tx_crc_603 |        281 |        281 |       0 |    0 |    208 |      0 |      0 |            0 |
|                     tx_crc_control                                                                                                                                       |                                                                                                                 ten_gig_eth_mac_v15_1_6_tx_crc_control_604 |        292 |        292 |       0 |    0 |     40 |      0 |      0 |            0 |
|                     tx_decode                                                                                                                                            |                                                                                                                         ten_gig_eth_mac_v15_1_6_tx_dec_605 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     tx_frame_size                                                                                                                                        |                                                                                                                  ten_gig_eth_mac_v15_1_6_tx_frame_size_606 |         26 |         26 |       0 |    0 |     42 |      0 |      0 |            0 |
|                     tx_ifg                                                                                                                                               |                                                                                                                         ten_gig_eth_mac_v15_1_6_tx_ifg_607 |         65 |         65 |       0 |    0 |     48 |      0 |      0 |            0 |
|                     tx_mux_1                                                                                                                                             |                                                                                                                       ten_gig_eth_mac_v15_1_6_tx_mux_1_608 |        219 |        219 |       0 |    0 |     66 |      0 |      0 |            0 |
|                     tx_mux_2                                                                                                                                             |                                                                                                                       ten_gig_eth_mac_v15_1_6_tx_mux_2_609 |         59 |         59 |       0 |    0 |    171 |      0 |      0 |            0 |
|                     tx_mux_final                                                                                                                                         |                                                                                                                   ten_gig_eth_mac_v15_1_6_tx_mux_final_610 |         55 |         55 |       0 |    0 |    105 |      0 |      0 |            0 |
|                       (tx_mux_final)                                                                                                                                     |                                                                                                                   ten_gig_eth_mac_v15_1_6_tx_mux_final_610 |         32 |         32 |       0 |    0 |     85 |      0 |      0 |            0 |
|                       rs_disable_s                                                                                                                                       |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_612 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|                       rs_link_intr_fault_s                                                                                                                               |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_613 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                       rs_local_fault_s                                                                                                                                   |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_614 |         17 |         17 |       0 |    0 |      5 |      0 |      0 |            0 |
|                       rs_remote_fault_s                                                                                                                                  |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_615 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                     tx_sm                                                                                                                                                |                                                                                                                          ten_gig_eth_mac_v15_1_6_tx_sm_611 |        262 |        209 |      53 |    0 |    201 |      0 |      0 |            0 |
|             xpcs                                                                                                                                                         |                                                                                                                                             bd_a1aa_xpcs_0 |       1980 |       1884 |      96 |    0 |   2777 |      0 |      0 |            0 |
|               inst                                                                                                                                                       |                                                                                                                                     bd_a1aa_xpcs_0_support |       1980 |       1884 |      96 |    0 |   2777 |      0 |      0 |            0 |
|                 (inst)                                                                                                                                                   |                                                                                                                                     bd_a1aa_xpcs_0_support |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 ten_gig_eth_pcs_pma_block_i                                                                                                                              |                                                                                                                                       bd_a1aa_xpcs_0_block |       1970 |       1874 |      96 |    0 |   2745 |      0 |      0 |            0 |
|                   (ten_gig_eth_pcs_pma_block_i)                                                                                                                          |                                                                                                                                       bd_a1aa_xpcs_0_block |         35 |         35 |       0 |    0 |     78 |      0 |      0 |            0 |
|                   bd_a1aa_xpcs_0_core                                                                                                                                    |                                                                                                                             ten_gig_eth_pcs_pma_v6_0_13__3 |       1831 |       1735 |      96 |    0 |   2403 |      0 |      0 |            0 |
|                     (bd_a1aa_xpcs_0_core)                                                                                                                                |                                                                                                                             ten_gig_eth_pcs_pma_v6_0_13__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     ten_gig_eth_pcs_pma_inst                                                                                                                             |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_wrapper_654 |       1831 |       1735 |      96 |    0 |   2403 |      0 |      0 |            0 |
|                       G_IS_BASER.ten_gig_eth_pcs_pma_inst                                                                                                                |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_baser_gen_655 |       1831 |       1735 |      96 |    0 |   2403 |      0 |      0 |            0 |
|                         (G_IS_BASER.ten_gig_eth_pcs_pma_inst)                                                                                                            |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_baser_gen_655 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         BASER.ten_gig_eth_pcs_pma_inst                                                                                                                   |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_baser_top_656 |       1829 |       1733 |      96 |    0 |   2403 |      0 |      0 |            0 |
|                           (BASER.ten_gig_eth_pcs_pma_inst)                                                                                                               |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_baser_top_656 |          1 |          1 |       0 |    0 |    299 |      0 |      0 |            0 |
|                           G_7SERIES_RXRATECOUNTER.rxratecounter_i                                                                                                        |                                                                                                              ten_gig_eth_pcs_pma_v6_0_13_rxratecounter_657 |         10 |         10 |       0 |    0 |     79 |      0 |      0 |            0 |
|                           G_7SERIES_TXFIFO.txratefifo_i                                                                                                                  |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_txratefifo_658 |        122 |         78 |      44 |    0 |    149 |      0 |      0 |            0 |
|                             (G_7SERIES_TXFIFO.txratefifo_i)                                                                                                              |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_txratefifo_658 |         52 |         52 |       0 |    0 |      8 |      0 |      0 |            0 |
|                             asynch_fifo_i                                                                                                                                |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__3 |         70 |         26 |      44 |    0 |    141 |      0 |      0 |            0 |
|                               (asynch_fifo_i)                                                                                                                            |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__3 |         24 |         24 |       0 |    0 |     75 |      0 |      0 |            0 |
|                               dp_ram_i                                                                                                                                   |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_dp_ram_734 |         46 |          2 |      44 |    0 |     66 |      0 |      0 |            0 |
|                           coreclk_rxusrclk2_resets_resyncs_i                                                                                                             |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_659 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           coreclk_rxusrclk2_resyncs2_i                                                                                                                   |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_g_resyncs_en_660 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[0].synch_inst                                                                                                                        |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__23 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           coreclk_rxusrclk2_resyncs_i                                                                                                                    |                                                                                        ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en__parameterized0_661 |          7 |          7 |       0 |    0 |     34 |      0 |      0 |            0 |
|                             (coreclk_rxusrclk2_resyncs_i)                                                                                                                |                                                                                        ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en__parameterized0_661 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |            0 |
|                             resynch[0].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__27 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[1].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__26 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[2].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__25 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[3].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__24 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           coreclk_txusrclk2_resyncs_i                                                                                                                    |                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_resyncs__parameterized0_662 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                             resynch[0].synch_inst                                                                                                                        |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_732 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[1].synch_inst                                                                                                                        |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_733 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           ebuff_gen.rx_elastic_buffer_i                                                                                                                  |                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer_wrapper_663 |        271 |        219 |      52 |    0 |    506 |      0 |      0 |            0 |
|                             rx_elastic_buffer_i                                                                                                                          |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer_723 |        271 |        219 |      52 |    0 |    506 |      0 |      0 |            0 |
|                               (rx_elastic_buffer_i)                                                                                                                      |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer_723 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|                               asynch_fifo_i                                                                                                                              |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__parameterized0__3 |         83 |         31 |      52 |    0 |    190 |      0 |      0 |            0 |
|                                 (asynch_fifo_i)                                                                                                                          |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__parameterized0__3 |         29 |         29 |       0 |    0 |    116 |      0 |      0 |            0 |
|                                 dp_ram_i                                                                                                                                 |                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_dp_ram__parameterized0_731 |         54 |          2 |      52 |    0 |     74 |      0 |      0 |            0 |
|                               can_insert_synch                                                                                                                           |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_724 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               idle_delete_i                                                                                                                              |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_delete_725 |         99 |         99 |       0 |    0 |    194 |      0 |      0 |            0 |
|                                 (idle_delete_i)                                                                                                                          |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_delete_725 |         87 |         87 |       0 |    0 |    194 |      0 |      0 |            0 |
|                                 idle_detect_i0                                                                                                                           |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_detect_727 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                                 idle_detect_i1                                                                                                                           |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_detect_728 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                                 seq_detect_i0                                                                                                                            |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_seq_detect_729 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                                 seq_detect_i1                                                                                                                            |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_seq_detect_730 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                               idle_insert_i                                                                                                                              |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_insert_726 |         86 |         86 |       0 |    0 |    112 |      0 |      0 |            0 |
|                           management_inst                                                                                                                                |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_management_top_664 |         43 |         43 |       0 |    0 |    118 |      0 |      0 |            0 |
|                             (management_inst)                                                                                                                            |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_management_top_664 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|                             drp_ipif_i                                                                                                                                   |                                                                                                                   ten_gig_eth_pcs_pma_v6_0_13_drp_ipif_697 |         12 |         12 |       0 |    0 |     28 |      0 |      0 |            0 |
|                               (drp_ipif_i)                                                                                                                               |                                                                                                                   ten_gig_eth_pcs_pma_v6_0_13_drp_ipif_697 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                               synch_1                                                                                                                                    |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer_719 |          6 |          6 |       0 |    0 |     13 |      0 |      0 |            0 |
|                                 (synch_1)                                                                                                                                |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer_719 |          5 |          5 |       0 |    0 |      7 |      0 |      0 |            0 |
|                                 toggle_sync                                                                                                                              |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_722 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               synch_2                                                                                                                                    |                                                                                        ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer__parameterized0_720 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|                                 (synch_2)                                                                                                                                |                                                                                        ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer__parameterized0_720 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                                 toggle_sync                                                                                                                              |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_721 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             ieee_counters_i                                                                                                                              |                                                                                                              ten_gig_eth_pcs_pma_v6_0_13_ieee_counters_698 |         17 |         17 |       0 |    0 |     30 |      0 |      0 |            0 |
|                             ieee_registers_i                                                                                                                             |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_ieee_registers_699 |         12 |         12 |       0 |    0 |     42 |      0 |      0 |            0 |
|                               common_reg_block                                                                                                                           |                                                                                                      ten_gig_eth_pcs_pma_v6_0_13_common_ieee_registers_702 |         12 |         12 |       0 |    0 |     42 |      0 |      0 |            0 |
|                                 reg_1_0_15                                                                                                                               |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register_703 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                                 reg_1_10_0                                                                                                                               |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_704 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                                 reg_1_1_2                                                                                                                                |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized0_705 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                                 reg_1_8_11                                                                                                                               |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized1_706 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                                 reg_3_0_15                                                                                                                               |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register_707 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                                 reg_3_1_2                                                                                                                                |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized0_708 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                                 reg_3_32_0                                                                                                                               |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_709 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                                 reg_3_32_1                                                                                                                               |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_710 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                                 reg_3_32_12                                                                                                                              |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_711 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                                 reg_3_33_13_8                                                                                                                            |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized2_712 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                                 reg_3_33_14                                                                                                                              |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized1_713 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                                 reg_3_33_15                                                                                                                              |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized0_714 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                                 reg_3_33_7_0                                                                                                                             |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized3_715 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                                 reg_3_43_all                                                                                                                             |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized4_716 |          1 |          1 |       0 |    0 |     16 |      0 |      0 |            0 |
|                                 reg_3_8_10                                                                                                                               |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized1_717 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                             management_cs_i                                                                                                                              |                                                                                                              ten_gig_eth_pcs_pma_v6_0_13_management_cs_700 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                               ipif_access_inst                                                                                                                           |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_cs_ipif_access_701 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                           norm_err_block_counter_i                                                                                                                       |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_665 |         10 |         10 |       0 |    0 |     29 |      0 |      0 |            0 |
|                             (norm_err_block_counter_i)                                                                                                                   |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_665 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                             psynch_1                                                                                                                                     |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_694 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                             psynch_2                                                                                                                                     |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_695 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                             psynch_3                                                                                                                                     |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_696 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           pcs_ber_counter_i                                                                                                                              |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_666 |         10 |         10 |       0 |    0 |     29 |      0 |      0 |            0 |
|                             (pcs_ber_counter_i)                                                                                                                          |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_666 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                             psynch_1                                                                                                                                     |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_691 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                             psynch_2                                                                                                                                     |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_692 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                             psynch_3                                                                                                                                     |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_693 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           pcs_top_i                                                                                                                                      |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_pcs_top_667 |       1346 |       1346 |       0 |    0 |   1077 |      0 |      0 |            0 |
|                             (pcs_top_i)                                                                                                                                  |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_pcs_top_667 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                             coreclk_rxusrclk2_timer_125us_resync                                                                                                         |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en_678 |         22 |         22 |       0 |    0 |    130 |      0 |      0 |            0 |
|                               (coreclk_rxusrclk2_timer_125us_resync)                                                                                                     |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en_678 |         22 |         22 |       0 |    0 |     34 |      0 |      0 |            0 |
|                               resynch[0].synchc_inst                                                                                                                     |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__43 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[10].synchc_inst                                                                                                                    |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__33 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[11].synchc_inst                                                                                                                    |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__32 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[12].synchc_inst                                                                                                                    |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__31 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[13].synchc_inst                                                                                                                    |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__30 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[14].synchc_inst                                                                                                                    |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__29 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[15].synchc_inst                                                                                                                    |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__28 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[1].synchc_inst                                                                                                                     |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__42 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[2].synchc_inst                                                                                                                     |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__41 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[3].synchc_inst                                                                                                                     |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__40 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[4].synchc_inst                                                                                                                     |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__39 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[5].synchc_inst                                                                                                                     |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__38 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[6].synchc_inst                                                                                                                     |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__37 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[7].synchc_inst                                                                                                                     |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__36 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[8].synchc_inst                                                                                                                     |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__35 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               resynch[9].synchc_inst                                                                                                                     |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__34 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             rx_pcs_i                                                                                                                                     |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_679 |        742 |        742 |       0 |    0 |    508 |      0 |      0 |            0 |
|                               (rx_pcs_i)                                                                                                                                 |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_679 |          6 |          6 |       0 |    0 |     72 |      0 |      0 |            0 |
|                               pcs_descramble_i                                                                                                                           |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_pcs_descramble_684 |         38 |         38 |       0 |    0 |     58 |      0 |      0 |            0 |
|                               rx_ber_mon_fsm_i                                                                                                                           |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_rx_ber_mon_fsm_685 |         60 |         60 |       0 |    0 |     27 |      0 |      0 |            0 |
|                               rx_block_lock_fsm_i                                                                                                                        |                                                                                                          ten_gig_eth_pcs_pma_v6_0_13_rx_block_lock_fsm_686 |         35 |         35 |       0 |    0 |     21 |      0 |      0 |            0 |
|                               rx_decoder_i                                                                                                                               |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_rx_decoder_687 |        519 |        519 |       0 |    0 |    208 |      0 |      0 |            0 |
|                               rx_pcs_fsm_i                                                                                                                               |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_fsm_688 |         32 |         32 |       0 |    0 |    107 |      0 |      0 |            0 |
|                               rx_pcs_test_i                                                                                                                              |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_test_689 |         53 |         53 |       0 |    0 |      9 |      0 |      0 |            0 |
|                               synch_signal_ok                                                                                                                            |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_690 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             tx_pcs_i                                                                                                                                     |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_tx_pcs_680 |        582 |        582 |       0 |    0 |    437 |      0 |      0 |            0 |
|                               pcs_scramble_i                                                                                                                             |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_pcs_scramble_681 |        128 |        128 |       0 |    0 |     58 |      0 |      0 |            0 |
|                               tx_encoder_i                                                                                                                               |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_tx_encoder_682 |        451 |        451 |       0 |    0 |    310 |      0 |      0 |            0 |
|                               tx_pcs_fsm_i                                                                                                                               |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_tx_pcs_fsm_683 |          3 |          3 |       0 |    0 |     69 |      0 |      0 |            0 |
|                           rxusrclk2_coreclk_resyncs_i                                                                                                                    |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_resyncs_668 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|                             resynch[0].synch_inst                                                                                                                        |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_675 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[1].synch_inst                                                                                                                        |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_676 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[2].synch_inst                                                                                                                        |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_677 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           synch_4                                                                                                                                        |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_669 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           synch_5                                                                                                                                        |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_670 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           test_err_block_counter_i                                                                                                                       |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_671 |         11 |         11 |       0 |    0 |     29 |      0 |      0 |            0 |
|                             (test_err_block_counter_i)                                                                                                                   |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_671 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|                             psynch_1                                                                                                                                     |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_672 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                             psynch_2                                                                                                                                     |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_673 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                             psynch_3                                                                                                                                     |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_674 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                   bd_a1aa_xpcs_0_local_clock_reset_block                                                                                                                 |                                                                                                                       bd_a1aa_xpcs_0_local_clock_and_reset |         13 |         13 |       0 |    0 |    105 |      0 |      0 |            0 |
|                     (bd_a1aa_xpcs_0_local_clock_reset_block)                                                                                                             |                                                                                                                       bd_a1aa_xpcs_0_local_clock_and_reset |          3 |          3 |       0 |    0 |     25 |      0 |      0 |            0 |
|                     areset_rxusrclk2_sync_i                                                                                                                              |                                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst_642 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     coreclk_areset_sync_i                                                                                                                                |                                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst_643 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     coreclk_reset_rx_sync_i                                                                                                                              |                                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst_644 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     coreclk_reset_tx_sync_i                                                                                                                              |                                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst_645 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     dclk_areset_sync_i                                                                                                                                   |                                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst_646 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     dclk_reset_rx_sync_i                                                                                                                                 |                                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst_647 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     gtrxreset_rxusrclk2_sync_i                                                                                                                           |                                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst_648 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     pma_resetout_rising_rxusrclk2_sync_i                                                                                                                 |                                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst_649 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     rxreset_rxusrclk2_sync_i                                                                                                                             |                                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst_650 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     rxresetdone_dclk_sync_i                                                                                                                              |                                                                                                                         bd_a1aa_xpcs_0_ff_synchronizer_651 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     signal_detect_coreclk_sync_i                                                                                                                         |                                                                                                                         bd_a1aa_xpcs_0_ff_synchronizer_652 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     signal_detect_dclk_sync_i                                                                                                                            |                                                                                                                         bd_a1aa_xpcs_0_ff_synchronizer_653 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     sim_speedup_controller_inst                                                                                                                          |                                                                                                                      bd_a1aa_xpcs_0_sim_speedup_controller |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     txreset_txusrclk2_sync_i                                                                                                                             |                                                                                                         bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized1 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                   cable_pull_coreclk_sync_i                                                                                                                              |                                                                                                                             bd_a1aa_xpcs_0_ff_synchronizer |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   cable_pull_logic_i                                                                                                                                     |                                                                                                                            bd_a1aa_xpcs_0_cable_pull_logic |         82 |         82 |       0 |    0 |     99 |      0 |      0 |            0 |
|                     (cable_pull_logic_i)                                                                                                                                 |                                                                                                                            bd_a1aa_xpcs_0_cable_pull_logic |         75 |         75 |       0 |    0 |     75 |      0 |      0 |            0 |
|                     cable_pull_reset_rising_rxusrclk2_sync_i                                                                                                             |                                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst_638 |          2 |          2 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     cable_pull_reset_sync_i                                                                                                                              |                                                                                                                         bd_a1aa_xpcs_0_ff_synchronizer_639 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     cable_unpull_reset_rising_rxusrclk2_sync_i                                                                                                           |                                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst_640 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|                     cable_unpull_reset_sync_i                                                                                                                            |                                                                                                                         bd_a1aa_xpcs_0_ff_synchronizer_641 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   gt0_gtwizard_10gbaser_multi_gt_i                                                                                                                       |                                                                                                              bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_multi_GT |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     gt0_gtwizard_gth_10gbaser_i                                                                                                                          |                                                                                                                    bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_GT |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   gt0_rxresetdone_i_reg_rxusrclk2_sync_i                                                                                                                 |                                                                                                                         bd_a1aa_xpcs_0_ff_synchronizer_629 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   gt0_rxresetdone_i_sync_i                                                                                                                               |                                                                                                                         bd_a1aa_xpcs_0_ff_synchronizer_630 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   gt0_txresetdone_i_sync_i                                                                                                                               |                                                                                                                         bd_a1aa_xpcs_0_ff_synchronizer_631 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   gtrxreset_coreclk_sync_i                                                                                                                               |                                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst_632 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   qplllock_coreclk_sync_i                                                                                                                                |                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized0_633 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   qplllock_rxusrclk2_sync_i                                                                                                                              |                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized0_634 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   qplllock_txusrclk2_sync_i                                                                                                                              |                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized0_635 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   signal_detect_coreclk_sync_i                                                                                                                           |                                                                                                                         bd_a1aa_xpcs_0_ff_synchronizer_636 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   signal_detect_rxusrclk2_sync_i                                                                                                                         |                                                                                                                         bd_a1aa_xpcs_0_ff_synchronizer_637 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 ten_gig_eth_pcs_pma_gt_common_block                                                                                                                      |                                                                                                                                   bd_a1aa_xpcs_0_gt_common |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 ten_gig_eth_pcs_pma_shared_clock_reset_block                                                                                                             |                                                                                                                      bd_a1aa_xpcs_0_shared_clock_and_reset |          9 |          9 |       0 |    0 |     32 |      0 |      0 |            0 |
|                   (ten_gig_eth_pcs_pma_shared_clock_reset_block)                                                                                                         |                                                                                                                      bd_a1aa_xpcs_0_shared_clock_and_reset |          9 |          9 |       0 |    0 |     14 |      0 |      0 |            0 |
|                   areset_coreclk_sync_i                                                                                                                                  |                                                                                                                         bd_a1aa_xpcs_0_ff_synchronizer_rst |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   gttxreset_txusrclk2_sync_i                                                                                                                             |                                                                                                                     bd_a1aa_xpcs_0_ff_synchronizer_rst_628 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   qplllock_txusrclk2_sync_i                                                                                                                              |                                                                                                         bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized0 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         fifo_generator_shared_status_i                                                                                                                                   |                                                                                                                           fifo_generator_status__xdcDup__1 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|           U0                                                                                                                                                             |                                                                                                          fifo_generator_v13_2_2__parameterized1__xdcDup__1 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|             inst_fifo_gen                                                                                                                                                |                                                                                                    fifo_generator_v13_2_2_synth__parameterized0__xdcDup__1 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|               gconvfifo.rf                                                                                                                                               |                                                                                       fifo_generator_v13_2_2_fifo_generator_top__parameterized0__xdcDup__1 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|                 grf.rf                                                                                                                                                   |                                                                                   fifo_generator_v13_2_2_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                                             |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__3 |         18 |         18 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                                         |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__3 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     rd_pntr_cdc_inst                                                                                                                                     |                                                                                                                           xpm_cdc_gray__parameterized4__13 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                     wr_pntr_cdc_inst                                                                                                                                     |                                                                                                                           xpm_cdc_gray__parameterized4__12 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                               |                                                                                                        fifo_generator_v13_2_2_rd_logic__parameterized0_569 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |            0 |
|                     gr1.gr1_int.rfwft                                                                                                                                    |                                                                                                         fifo_generator_v13_2_2_rd_fwft__parameterized0_592 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                     gras.rsts                                                                                                                                            |                                                                                              fifo_generator_v13_2_2_rd_status_flags_as__parameterized0_593 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     rpntr                                                                                                                                                |                                                                                                     fifo_generator_v13_2_2_rd_bin_cntr__parameterized0_594 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                               |                                                                                                        fifo_generator_v13_2_2_wr_logic__parameterized0_570 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                     gwas.wsts                                                                                                                                            |                                                                                              fifo_generator_v13_2_2_wr_status_flags_as__parameterized0_590 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     wpntr                                                                                                                                                |                                                                                                     fifo_generator_v13_2_2_wr_bin_cntr__parameterized0_591 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.mem                                                                                                                                  |                                                                                                          fifo_generator_v13_2_2_memory__parameterized0_571 |          7 |          7 |       0 |    0 |    458 |      6 |      1 |            0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                                              |                                                                                                          fifo_generator_v13_2_2_memory__parameterized0_571 |          0 |          0 |       0 |    0 |    458 |      0 |      0 |            0 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                                             |                                                                                                                     blk_mem_gen_v8_4_1__parameterized1_572 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                       inst_blk_mem_gen                                                                                                                                   |                                                                                                               blk_mem_gen_v8_4_1_synth__parameterized0_573 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                                                             |                                                                                                     blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized0_574 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                           valid.cstr                                                                                                                                     |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0_575 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                             ramloop[0].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0_576 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0_589 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|                             ramloop[1].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1_577 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized1_588 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[2].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2_578 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2_587 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[3].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3_579 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3_586 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[4].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4_580 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized4_585 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[5].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized5_581 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized5_584 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[6].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized6_582 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized6_583 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|         tx_abs_inverter_shared_i                                                                                                                                         |                                                                                                                                              inverter_0__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         xge_attachment                                                                                                                                                   |                                                                                                                               nf_10g_attachment__xdcDup__1 |       1612 |       1594 |      12 |    6 |   2303 |     12 |      5 |            0 |
|           (xge_attachment)                                                                                                                                               |                                                                                                                               nf_10g_attachment__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           converter_rx                                                                                                                                                   |                                                                                                                                       nf_axis_converter__4 |       1042 |       1030 |      12 |    0 |   1215 |      5 |      3 |            0 |
|             (converter_rx)                                                                                                                                               |                                                                                                                                       nf_axis_converter__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             axis_fifo_inst                                                                                                                                               |                                                                                                                                              axis_fifo_545 |        361 |        361 |       0 |    0 |    662 |      4 |      2 |            0 |
|               (axis_fifo_inst)                                                                                                                                           |                                                                                                                                              axis_fifo_545 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               data_fifo                                                                                                                                                  |                                                                                                                 fallthrough_small_fifo__parameterized5_551 |        314 |        314 |       0 |    0 |    593 |      4 |      1 |            0 |
|                 (data_fifo)                                                                                                                                              |                                                                                                                 fallthrough_small_fifo__parameterized5_551 |          7 |          7 |       0 |    0 |    583 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized5_554 |        307 |        307 |       0 |    0 |     10 |      4 |      1 |            0 |
|               meta_fifo                                                                                                                                                  |                                                                                                                 fallthrough_small_fifo__parameterized6_552 |         47 |         47 |       0 |    0 |     67 |      0 |      1 |            0 |
|                 (meta_fifo)                                                                                                                                              |                                                                                                                 fallthrough_small_fifo__parameterized6_552 |          7 |          7 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized6_553 |         40 |         40 |       0 |    0 |     16 |      0 |      1 |            0 |
|             nf_converter                                                                                                                                                 |                                                                                                                                 nf_axis_converter_main_546 |        681 |        669 |      12 |    0 |    553 |      1 |      1 |            0 |
|               (nf_converter)                                                                                                                                             |                                                                                                                                 nf_axis_converter_main_546 |          5 |          5 |       0 |    0 |    312 |      0 |      0 |            0 |
|               DEFAULT_VALUE_ENABLE.info_fifo                                                                                                                             |                                                                                                                 fallthrough_small_fifo__parameterized3_547 |         94 |         82 |      12 |    0 |     67 |      0 |      0 |            0 |
|                 (DEFAULT_VALUE_ENABLE.info_fifo)                                                                                                                         |                                                                                                                 fallthrough_small_fifo__parameterized3_547 |         46 |         46 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized3_550 |         48 |         36 |      12 |    0 |     32 |      0 |      0 |            0 |
|               input_fifo                                                                                                                                                 |                                                                                                                 fallthrough_small_fifo__parameterized4_548 |        582 |        582 |       0 |    0 |    174 |      1 |      1 |            0 |
|                 (input_fifo)                                                                                                                                             |                                                                                                                 fallthrough_small_fifo__parameterized4_548 |        517 |        517 |       0 |    0 |    149 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized4_549 |         65 |         65 |       0 |    0 |     25 |      1 |      1 |            0 |
|           converter_tx                                                                                                                                                   |                                                                                                                       nf_axis_converter__parameterized0__4 |        361 |        361 |       0 |    0 |    790 |      5 |      2 |            0 |
|             axis_fifo_inst                                                                                                                                               |                                                                                                                              axis_fifo__parameterized0_535 |         71 |         71 |       0 |    0 |    176 |      1 |      1 |            0 |
|               (axis_fifo_inst)                                                                                                                                           |                                                                                                                              axis_fifo__parameterized0_535 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               data_fifo                                                                                                                                                  |                                                                                                                 fallthrough_small_fifo__parameterized8_541 |         58 |         58 |       0 |    0 |    165 |      1 |      1 |            0 |
|                 (data_fifo)                                                                                                                                              |                                                                                                                 fallthrough_small_fifo__parameterized8_541 |          5 |          5 |       0 |    0 |    149 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized8_544 |         53 |         53 |       0 |    0 |     16 |      1 |      1 |            0 |
|               meta_fifo                                                                                                                                                  |                                                                                                                 fallthrough_small_fifo__parameterized6_542 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 (meta_fifo)                                                                                                                                              |                                                                                                                 fallthrough_small_fifo__parameterized6_542 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized6_543 |         10 |         10 |       0 |    0 |      6 |      0 |      0 |            0 |
|             nf_converter                                                                                                                                                 |                                                                                                                 nf_axis_converter_main__parameterized0_536 |        290 |        290 |       0 |    0 |    614 |      4 |      1 |            0 |
|               (nf_converter)                                                                                                                                             |                                                                                                                 nf_axis_converter_main__parameterized0_536 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               DEFAULT_VALUE_DISABLE.info_fifo                                                                                                                            |                                                                                                                 fallthrough_small_fifo__parameterized6_537 |         17 |         17 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 (DEFAULT_VALUE_DISABLE.info_fifo)                                                                                                                        |                                                                                                                 fallthrough_small_fifo__parameterized6_537 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized6_540 |         15 |         15 |       0 |    0 |      6 |      0 |      0 |            0 |
|               input_fifo                                                                                                                                                 |                                                                                                                 fallthrough_small_fifo__parameterized7_538 |        272 |        272 |       0 |    0 |    600 |      4 |      1 |            0 |
|                 (input_fifo)                                                                                                                                             |                                                                                                                 fallthrough_small_fifo__parameterized7_538 |        106 |        106 |       0 |    0 |    581 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized7_539 |        166 |        166 |       0 |    0 |     19 |      4 |      1 |            0 |
|           rx_fifo_intf                                                                                                                                                   |                                                                                                                                        rx_queue__xdcDup__1 |        137 |        134 |       0 |    3 |    180 |      1 |      0 |            0 |
|             (rx_fifo_intf)                                                                                                                                               |                                                                                                                                        rx_queue__xdcDup__1 |         89 |         89 |       0 |    0 |     76 |      1 |      0 |            0 |
|             rx_info_fifo                                                                                                                                                 |                                                                                                                              fifo_generator_1_9__xdcDup__1 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|               U0                                                                                                                                                         |                                                                                                                          fifo_generator_v13_2_2__xdcDup__1 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                 inst_fifo_gen                                                                                                                                            |                                                                                                                    fifo_generator_v13_2_2_synth__xdcDup__1 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                   gconvfifo.rf                                                                                                                                           |                                                                                                       fifo_generator_v13_2_2_fifo_generator_top__xdcDup__1 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                     grf.rf                                                                                                                                               |                                                                                                   fifo_generator_v13_2_2_fifo_generator_ramfifo__xdcDup__1 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                         |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__1 |         15 |         15 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.gcx.clkx)                                                                                                                     |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         rd_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__17 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                         wr_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__16 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                           |                                                                                                                        fifo_generator_v13_2_2_rd_logic_555 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                         gr1.gr1_int.rfwft                                                                                                                                |                                                                                                                         fifo_generator_v13_2_2_rd_fwft_566 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         gras.rsts                                                                                                                                        |                                                                                                              fifo_generator_v13_2_2_rd_status_flags_as_567 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         rpntr                                                                                                                                            |                                                                                                                     fifo_generator_v13_2_2_rd_bin_cntr_568 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                           |                                                                                                                        fifo_generator_v13_2_2_wr_logic_556 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |            0 |
|                         gwas.wsts                                                                                                                                        |                                                                                                              fifo_generator_v13_2_2_wr_status_flags_as_564 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         wpntr                                                                                                                                            |                                                                                                                     fifo_generator_v13_2_2_wr_bin_cntr_565 |          4 |          4 |       0 |    0 |     12 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.mem                                                                                                                              |                                                                                                                          fifo_generator_v13_2_2_memory_557 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                                                                         |                                                                                                                                     blk_mem_gen_v8_4_1_558 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                           inst_blk_mem_gen                                                                                                                               |                                                                                                                               blk_mem_gen_v8_4_1_synth_559 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                                                         |                                                                                                                     blk_mem_gen_v8_4_1_blk_mem_gen_top_560 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                               valid.cstr                                                                                                                                 |                                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr_561 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                                 ramloop[0].ram.r                                                                                                                         |                                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width_562 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                       rstblk                                                                                                                                             |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__1 |          6 |          6 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (rstblk)                                                                                                                                         |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__1 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                            |                                                                                                                                         xpm_cdc_single__11 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                            |                                                                                                                                         xpm_cdc_single__10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                                                                             |                                                                                                                       xpm_cdc_sync_rst__parameterized0__11 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                                                     |                                                                                                                       xpm_cdc_sync_rst__parameterized0__10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|           rx_fifo_rst                                                                                                                                                    |                                                                                                                                         data_sync_block__4 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           tx_fifo_intf                                                                                                                                                   |                                                                                                                                        tx_queue__xdcDup__1 |         69 |         66 |       0 |    3 |    106 |      1 |      0 |            0 |
|             (tx_fifo_intf)                                                                                                                                               |                                                                                                                                        tx_queue__xdcDup__1 |         21 |         21 |       0 |    0 |      2 |      1 |      0 |            0 |
|             tx_info_fifo                                                                                                                                                 |                                                                                                                              fifo_generator_1_9__xdcDup__2 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|               U0                                                                                                                                                         |                                                                                                                          fifo_generator_v13_2_2__xdcDup__2 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                 inst_fifo_gen                                                                                                                                            |                                                                                                                    fifo_generator_v13_2_2_synth__xdcDup__2 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                   gconvfifo.rf                                                                                                                                           |                                                                                                       fifo_generator_v13_2_2_fifo_generator_top__xdcDup__2 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                     grf.rf                                                                                                                                               |                                                                                                   fifo_generator_v13_2_2_fifo_generator_ramfifo__xdcDup__2 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                         |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__2 |         15 |         15 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.gcx.clkx)                                                                                                                     |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__2 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         rd_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__15 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                         wr_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__14 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                           |                                                                                                                        fifo_generator_v13_2_2_rd_logic_521 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                         gr1.gr1_int.rfwft                                                                                                                                |                                                                                                                         fifo_generator_v13_2_2_rd_fwft_532 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         gras.rsts                                                                                                                                        |                                                                                                              fifo_generator_v13_2_2_rd_status_flags_as_533 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         rpntr                                                                                                                                            |                                                                                                                     fifo_generator_v13_2_2_rd_bin_cntr_534 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                           |                                                                                                                        fifo_generator_v13_2_2_wr_logic_522 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |            0 |
|                         gwas.wsts                                                                                                                                        |                                                                                                              fifo_generator_v13_2_2_wr_status_flags_as_530 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         wpntr                                                                                                                                            |                                                                                                                     fifo_generator_v13_2_2_wr_bin_cntr_531 |          4 |          4 |       0 |    0 |     12 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.mem                                                                                                                              |                                                                                                                          fifo_generator_v13_2_2_memory_523 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                                                                         |                                                                                                                                     blk_mem_gen_v8_4_1_524 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                           inst_blk_mem_gen                                                                                                                               |                                                                                                                               blk_mem_gen_v8_4_1_synth_525 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                                                         |                                                                                                                     blk_mem_gen_v8_4_1_blk_mem_gen_top_526 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                               valid.cstr                                                                                                                                 |                                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr_527 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                                 ramloop[0].ram.r                                                                                                                         |                                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width_528 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                       rstblk                                                                                                                                             |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__2 |          6 |          6 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (rstblk)                                                                                                                                         |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__2 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                            |                                                                                                                                          xpm_cdc_single__9 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                            |                                                                                                                                          xpm_cdc_single__8 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                                                                             |                                                                                                                        xpm_cdc_sync_rst__parameterized0__9 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                                                     |                                                                                                                        xpm_cdc_sync_rst__parameterized0__8 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|           tx_fifo_rst                                                                                                                                                    |                                                                                                                                         data_sync_block__5 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|   nf_10g_interface_1                                                                                                                                                     |                                                                                                                             nf_10g_interface_ip__xdcDup__1 |       5683 |       5507 |     162 |   14 |   8251 |     18 |      6 |            0 |
|     inst                                                                                                                                                                 |                                                                                                                                nf_10g_interface__xdcDup__1 |       5683 |       5507 |     162 |   14 |   8251 |     18 |      6 |            0 |
|       (inst)                                                                                                                                                             |                                                                                                                                nf_10g_interface__xdcDup__1 |          2 |          2 |       0 |    0 |    585 |      0 |      0 |            0 |
|       nf_10g_interface_block_i                                                                                                                                           |                                                                                                                          nf_10g_interface_block__xdcDup__1 |       5355 |       5179 |     162 |   14 |   7532 |     18 |      6 |            0 |
|         (nf_10g_interface_block_i)                                                                                                                                       |                                                                                                                          nf_10g_interface_block__xdcDup__1 |          3 |          3 |       0 |    0 |    458 |      0 |      0 |            0 |
|         axi_10g_ethernet_i                                                                                                                                               |                                                                                                                      axi_10g_ethernet_nonshared__xdcDup__1 |       3699 |       3541 |     150 |    8 |   4249 |      0 |      0 |            0 |
|           inst                                                                                                                                                           |                                                                                                                                         bd_7ad4__xdcDup__1 |       3699 |       3541 |     150 |    8 |   4249 |      0 |      0 |            0 |
|             xmac                                                                                                                                                         |                                                                                                                                  bd_7ad4_xmac_0__xdcDup__1 |       1721 |       1659 |      54 |    8 |   1501 |      0 |      0 |            0 |
|               inst                                                                                                                                                       |                                                                                                                                    bd_7ad4_xmac_0_block__3 |       1721 |       1659 |      54 |    8 |   1501 |      0 |      0 |            0 |
|                 bd_7ad4_xmac_0_core                                                                                                                                      |                                                                                                                                 bd_7ad4_xmac_0_core_top__3 |       1721 |       1659 |      54 |    8 |   1501 |      0 |      0 |            0 |
|                   control_block                                                                                                                                          |                                                                                                                     ten_gig_eth_mac_v15_1_6_management_488 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   reset_gen                                                                                                                                              |                                                                                                                      ten_gig_eth_mac_v15_1_6_reset_gen_489 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |            0 |
|                     sync_rx_rst                                                                                                                                          |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_reset_519 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                     sync_tx_rst                                                                                                                                          |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_reset_520 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                   rs_sm                                                                                                                                                  |                                                                                                                       ten_gig_eth_mac_v15_1_6_rs_64bit_490 |         44 |         44 |       0 |    0 |     21 |      0 |      0 |            0 |
|                   rx                                                                                                                                                     |                                                                                                                       ten_gig_eth_mac_v15_1_6_rx_64bit_491 |        352 |        343 |       1 |    8 |    512 |      0 |      0 |            0 |
|                     rx_config_sync                                                                                                                                       |                                                                                                                 ten_gig_eth_mac_v15_1_6_rx_config_sync_510 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     rx_decode                                                                                                                                            |                                                                                                                ten_gig_eth_mac_v15_1_6_rx_decode_64bit_512 |         54 |         54 |       0 |    0 |     51 |      0 |      0 |            0 |
|                     rx_detect                                                                                                                                            |                                                                                                                      ten_gig_eth_mac_v15_1_6_rx_detect_513 |         11 |         11 |       0 |    0 |     27 |      0 |      0 |            0 |
|                     rx_fsm                                                                                                                                               |                                                                                                                         ten_gig_eth_mac_v15_1_6_rx_fsm_514 |        227 |        226 |       1 |    0 |    166 |      0 |      0 |            0 |
|                     rx_pause_control                                                                                                                                     |                                                                                                                     ten_gig_eth_mac_v15_1_6_rx_control_516 |         15 |          7 |       0 |    8 |     24 |      0 |      0 |            0 |
|                     rx_size                                                                                                                                              |                                                                                                                        ten_gig_eth_mac_v15_1_6_rx_size_517 |         24 |         24 |       0 |    0 |     25 |      0 |      0 |            0 |
|                     rx_user                                                                                                                                              |                                                                                                                        ten_gig_eth_mac_v15_1_6_rx_user_518 |         20 |         20 |       0 |    0 |    217 |      0 |      0 |            0 |
|                   tx                                                                                                                                                     |                                                                                                                       ten_gig_eth_mac_v15_1_6_tx_64bit_492 |       1320 |       1267 |      53 |    0 |    954 |      0 |      0 |            0 |
|                     pfc_tx_cntl                                                                                                                                          |                                                                                                                    ten_gig_eth_mac_v15_1_6_pfc_tx_cntl_493 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|                     tx_cntl                                                                                                                                              |                                                                                                                  ten_gig_eth_mac_v15_1_6_tx_pause_cntl_494 |         50 |         50 |       0 |    0 |     62 |      0 |      0 |            0 |
|                       (tx_cntl)                                                                                                                                          |                                                                                                                  ten_gig_eth_mac_v15_1_6_tx_pause_cntl_494 |         49 |         49 |       0 |    0 |     57 |      0 |      0 |            0 |
|                       rx_to_tx_pause_req                                                                                                                                 |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_509 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                     tx_config_sync                                                                                                                                       |                                                                                                                 ten_gig_eth_mac_v15_1_6_tx_config_sync_495 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     tx_crc                                                                                                                                               |                                                                                                                         ten_gig_eth_mac_v15_1_6_tx_crc_496 |        283 |        283 |       0 |    0 |    208 |      0 |      0 |            0 |
|                     tx_crc_control                                                                                                                                       |                                                                                                                 ten_gig_eth_mac_v15_1_6_tx_crc_control_497 |        292 |        292 |       0 |    0 |     40 |      0 |      0 |            0 |
|                     tx_decode                                                                                                                                            |                                                                                                                         ten_gig_eth_mac_v15_1_6_tx_dec_498 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     tx_frame_size                                                                                                                                        |                                                                                                                  ten_gig_eth_mac_v15_1_6_tx_frame_size_499 |         26 |         26 |       0 |    0 |     42 |      0 |      0 |            0 |
|                     tx_ifg                                                                                                                                               |                                                                                                                         ten_gig_eth_mac_v15_1_6_tx_ifg_500 |         65 |         65 |       0 |    0 |     48 |      0 |      0 |            0 |
|                     tx_mux_1                                                                                                                                             |                                                                                                                       ten_gig_eth_mac_v15_1_6_tx_mux_1_501 |        219 |        219 |       0 |    0 |     66 |      0 |      0 |            0 |
|                     tx_mux_2                                                                                                                                             |                                                                                                                       ten_gig_eth_mac_v15_1_6_tx_mux_2_502 |         59 |         59 |       0 |    0 |    171 |      0 |      0 |            0 |
|                     tx_mux_final                                                                                                                                         |                                                                                                                   ten_gig_eth_mac_v15_1_6_tx_mux_final_503 |         55 |         55 |       0 |    0 |    105 |      0 |      0 |            0 |
|                       (tx_mux_final)                                                                                                                                     |                                                                                                                   ten_gig_eth_mac_v15_1_6_tx_mux_final_503 |         32 |         32 |       0 |    0 |     85 |      0 |      0 |            0 |
|                       rs_disable_s                                                                                                                                       |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_505 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|                       rs_link_intr_fault_s                                                                                                                               |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_506 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                       rs_local_fault_s                                                                                                                                   |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_507 |         17 |         17 |       0 |    0 |      5 |      0 |      0 |            0 |
|                       rs_remote_fault_s                                                                                                                                  |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_508 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                     tx_sm                                                                                                                                                |                                                                                                                          ten_gig_eth_mac_v15_1_6_tx_sm_504 |        263 |        210 |      53 |    0 |    201 |      0 |      0 |            0 |
|             xpcs                                                                                                                                                         |                                                                                                                                  bd_7ad4_xpcs_0__xdcDup__1 |       1978 |       1882 |      96 |    0 |   2748 |      0 |      0 |            0 |
|               inst                                                                                                                                                       |                                                                                                                                    bd_7ad4_xpcs_0_block__3 |       1978 |       1882 |      96 |    0 |   2748 |      0 |      0 |            0 |
|                 (inst)                                                                                                                                                   |                                                                                                                                    bd_7ad4_xpcs_0_block__3 |         35 |         35 |       0 |    0 |     78 |      0 |      0 |            0 |
|                 bd_7ad4_xpcs_0_core                                                                                                                                      |                                                                                                                             ten_gig_eth_pcs_pma_v6_0_13__4 |       1837 |       1741 |      96 |    0 |   2404 |      0 |      0 |            0 |
|                   (bd_7ad4_xpcs_0_core)                                                                                                                                  |                                                                                                                             ten_gig_eth_pcs_pma_v6_0_13__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   ten_gig_eth_pcs_pma_inst                                                                                                                               |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_wrapper_407 |       1837 |       1741 |      96 |    0 |   2404 |      0 |      0 |            0 |
|                     G_IS_BASER.ten_gig_eth_pcs_pma_inst                                                                                                                  |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_baser_gen_408 |       1837 |       1741 |      96 |    0 |   2404 |      0 |      0 |            0 |
|                       (G_IS_BASER.ten_gig_eth_pcs_pma_inst)                                                                                                              |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_baser_gen_408 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       BASER.ten_gig_eth_pcs_pma_inst                                                                                                                     |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_baser_top_409 |       1835 |       1739 |      96 |    0 |   2404 |      0 |      0 |            0 |
|                         (BASER.ten_gig_eth_pcs_pma_inst)                                                                                                                 |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_baser_top_409 |          1 |          1 |       0 |    0 |    299 |      0 |      0 |            0 |
|                         G_7SERIES_RXRATECOUNTER.rxratecounter_i                                                                                                          |                                                                                                              ten_gig_eth_pcs_pma_v6_0_13_rxratecounter_410 |         10 |         10 |       0 |    0 |     79 |      0 |      0 |            0 |
|                         G_7SERIES_TXFIFO.txratefifo_i                                                                                                                    |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_txratefifo_411 |        122 |         78 |      44 |    0 |    149 |      0 |      0 |            0 |
|                           (G_7SERIES_TXFIFO.txratefifo_i)                                                                                                                |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_txratefifo_411 |         52 |         52 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           asynch_fifo_i                                                                                                                                  |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__4 |         70 |         26 |      44 |    0 |    141 |      0 |      0 |            0 |
|                             (asynch_fifo_i)                                                                                                                              |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__4 |         24 |         24 |       0 |    0 |     75 |      0 |      0 |            0 |
|                             dp_ram_i                                                                                                                                     |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_dp_ram_487 |         46 |          2 |      44 |    0 |     66 |      0 |      0 |            0 |
|                         coreclk_rxusrclk2_resets_resyncs_i                                                                                                               |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_412 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         coreclk_rxusrclk2_resyncs2_i                                                                                                                     |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_g_resyncs_en_413 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[0].synch_inst                                                                                                                          |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__44 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         coreclk_rxusrclk2_resyncs_i                                                                                                                      |                                                                                        ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en__parameterized0_414 |          7 |          7 |       0 |    0 |     34 |      0 |      0 |            0 |
|                           (coreclk_rxusrclk2_resyncs_i)                                                                                                                  |                                                                                        ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en__parameterized0_414 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |            0 |
|                           resynch[0].synchc_inst                                                                                                                         |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__48 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[1].synchc_inst                                                                                                                         |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__47 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[2].synchc_inst                                                                                                                         |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__46 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[3].synchc_inst                                                                                                                         |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__45 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         coreclk_txusrclk2_resyncs_i                                                                                                                      |                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_resyncs__parameterized0_415 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                           resynch[0].synch_inst                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_485 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[1].synch_inst                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_486 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         ebuff_gen.rx_elastic_buffer_i                                                                                                                    |                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer_wrapper_416 |        271 |        219 |      52 |    0 |    506 |      0 |      0 |            0 |
|                           rx_elastic_buffer_i                                                                                                                            |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer_476 |        271 |        219 |      52 |    0 |    506 |      0 |      0 |            0 |
|                             (rx_elastic_buffer_i)                                                                                                                        |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer_476 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|                             asynch_fifo_i                                                                                                                                |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__parameterized0__4 |         83 |         31 |      52 |    0 |    190 |      0 |      0 |            0 |
|                               (asynch_fifo_i)                                                                                                                            |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__parameterized0__4 |         29 |         29 |       0 |    0 |    116 |      0 |      0 |            0 |
|                               dp_ram_i                                                                                                                                   |                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_dp_ram__parameterized0_484 |         54 |          2 |      52 |    0 |     74 |      0 |      0 |            0 |
|                             can_insert_synch                                                                                                                             |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_477 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             idle_delete_i                                                                                                                                |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_delete_478 |         99 |         99 |       0 |    0 |    194 |      0 |      0 |            0 |
|                               (idle_delete_i)                                                                                                                            |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_delete_478 |         87 |         87 |       0 |    0 |    194 |      0 |      0 |            0 |
|                               idle_detect_i0                                                                                                                             |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_detect_480 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                               idle_detect_i1                                                                                                                             |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_detect_481 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                               seq_detect_i0                                                                                                                              |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_seq_detect_482 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                               seq_detect_i1                                                                                                                              |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_seq_detect_483 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                             idle_insert_i                                                                                                                                |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_insert_479 |         86 |         86 |       0 |    0 |    112 |      0 |      0 |            0 |
|                         management_inst                                                                                                                                  |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_management_top_417 |         44 |         44 |       0 |    0 |    118 |      0 |      0 |            0 |
|                           (management_inst)                                                                                                                              |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_management_top_417 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|                           drp_ipif_i                                                                                                                                     |                                                                                                                   ten_gig_eth_pcs_pma_v6_0_13_drp_ipif_450 |         13 |         13 |       0 |    0 |     28 |      0 |      0 |            0 |
|                             (drp_ipif_i)                                                                                                                                 |                                                                                                                   ten_gig_eth_pcs_pma_v6_0_13_drp_ipif_450 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|                             synch_1                                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer_472 |          6 |          6 |       0 |    0 |     13 |      0 |      0 |            0 |
|                               (synch_1)                                                                                                                                  |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer_472 |          5 |          5 |       0 |    0 |      7 |      0 |      0 |            0 |
|                               toggle_sync                                                                                                                                |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_475 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             synch_2                                                                                                                                      |                                                                                        ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer__parameterized0_473 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|                               (synch_2)                                                                                                                                  |                                                                                        ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer__parameterized0_473 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                               toggle_sync                                                                                                                                |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_474 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           ieee_counters_i                                                                                                                                |                                                                                                              ten_gig_eth_pcs_pma_v6_0_13_ieee_counters_451 |         17 |         17 |       0 |    0 |     30 |      0 |      0 |            0 |
|                           ieee_registers_i                                                                                                                               |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_ieee_registers_452 |         12 |         12 |       0 |    0 |     42 |      0 |      0 |            0 |
|                             common_reg_block                                                                                                                             |                                                                                                      ten_gig_eth_pcs_pma_v6_0_13_common_ieee_registers_455 |         12 |         12 |       0 |    0 |     42 |      0 |      0 |            0 |
|                               reg_1_0_15                                                                                                                                 |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register_456 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_1_10_0                                                                                                                                 |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_457 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_1_1_2                                                                                                                                  |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized0_458 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_1_8_11                                                                                                                                 |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized1_459 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_0_15                                                                                                                                 |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register_460 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_1_2                                                                                                                                  |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized0_461 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_32_0                                                                                                                                 |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_462 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_32_1                                                                                                                                 |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_463 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_32_12                                                                                                                                |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_464 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_33_13_8                                                                                                                              |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized2_465 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               reg_3_33_14                                                                                                                                |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized1_466 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_33_15                                                                                                                                |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized0_467 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_33_7_0                                                                                                                               |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized3_468 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                               reg_3_43_all                                                                                                                               |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized4_469 |          1 |          1 |       0 |    0 |     16 |      0 |      0 |            0 |
|                               reg_3_8_10                                                                                                                                 |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized1_470 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                           management_cs_i                                                                                                                                |                                                                                                              ten_gig_eth_pcs_pma_v6_0_13_management_cs_453 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                             ipif_access_inst                                                                                                                             |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_cs_ipif_access_454 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         norm_err_block_counter_i                                                                                                                         |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_418 |         10 |         10 |       0 |    0 |     29 |      0 |      0 |            0 |
|                           (norm_err_block_counter_i)                                                                                                                     |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_418 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                           psynch_1                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_447 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_2                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_448 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_3                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_449 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         pcs_ber_counter_i                                                                                                                                |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_419 |         10 |         10 |       0 |    0 |     29 |      0 |      0 |            0 |
|                           (pcs_ber_counter_i)                                                                                                                            |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_419 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                           psynch_1                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_444 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_2                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_445 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_3                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_446 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         pcs_top_i                                                                                                                                        |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_pcs_top_420 |       1349 |       1349 |       0 |    0 |   1077 |      0 |      0 |            0 |
|                           (pcs_top_i)                                                                                                                                    |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_pcs_top_420 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                           coreclk_rxusrclk2_timer_125us_resync                                                                                                           |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en_431 |         22 |         22 |       0 |    0 |    130 |      0 |      0 |            0 |
|                             (coreclk_rxusrclk2_timer_125us_resync)                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en_431 |         22 |         22 |       0 |    0 |     34 |      0 |      0 |            0 |
|                             resynch[0].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__64 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[10].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__54 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[11].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__53 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[12].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__52 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[13].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__51 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[14].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__50 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[15].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__49 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[1].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__63 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[2].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__62 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[3].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__61 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[4].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__60 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[5].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__59 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[6].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__58 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[7].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__57 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[8].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__56 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[9].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__55 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           rx_pcs_i                                                                                                                                       |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_432 |        746 |        746 |       0 |    0 |    508 |      0 |      0 |            0 |
|                             (rx_pcs_i)                                                                                                                                   |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_432 |          6 |          6 |       0 |    0 |     72 |      0 |      0 |            0 |
|                             pcs_descramble_i                                                                                                                             |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_pcs_descramble_437 |         38 |         38 |       0 |    0 |     58 |      0 |      0 |            0 |
|                             rx_ber_mon_fsm_i                                                                                                                             |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_rx_ber_mon_fsm_438 |         60 |         60 |       0 |    0 |     27 |      0 |      0 |            0 |
|                             rx_block_lock_fsm_i                                                                                                                          |                                                                                                          ten_gig_eth_pcs_pma_v6_0_13_rx_block_lock_fsm_439 |         35 |         35 |       0 |    0 |     21 |      0 |      0 |            0 |
|                             rx_decoder_i                                                                                                                                 |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_rx_decoder_440 |        521 |        521 |       0 |    0 |    208 |      0 |      0 |            0 |
|                             rx_pcs_fsm_i                                                                                                                                 |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_fsm_441 |         32 |         32 |       0 |    0 |    107 |      0 |      0 |            0 |
|                             rx_pcs_test_i                                                                                                                                |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_test_442 |         53 |         53 |       0 |    0 |      9 |      0 |      0 |            0 |
|                             synch_signal_ok                                                                                                                              |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_443 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           tx_pcs_i                                                                                                                                       |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_tx_pcs_433 |        581 |        581 |       0 |    0 |    437 |      0 |      0 |            0 |
|                             pcs_scramble_i                                                                                                                               |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_pcs_scramble_434 |        128 |        128 |       0 |    0 |     58 |      0 |      0 |            0 |
|                             tx_encoder_i                                                                                                                                 |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_tx_encoder_435 |        450 |        450 |       0 |    0 |    310 |      0 |      0 |            0 |
|                             tx_pcs_fsm_i                                                                                                                                 |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_tx_pcs_fsm_436 |          3 |          3 |       0 |    0 |     69 |      0 |      0 |            0 |
|                         rxusrclk2_coreclk_resyncs_i                                                                                                                      |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_resyncs_421 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|                           resynch[0].synch_inst                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_428 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[1].synch_inst                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_429 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[2].synch_inst                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_430 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         synch_4                                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_422 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                         synch_5                                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_423 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         test_err_block_counter_i                                                                                                                         |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_424 |         11 |         11 |       0 |    0 |     29 |      0 |      0 |            0 |
|                           (test_err_block_counter_i)                                                                                                                     |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_424 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|                           psynch_1                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_425 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_2                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_426 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_3                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_427 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 bd_7ad4_xpcs_0_local_clock_reset_block                                                                                                                   |                                                                                                                   bd_7ad4_xpcs_0_local_clock_and_reset_375 |         13 |         13 |       0 |    0 |    105 |      0 |      0 |            0 |
|                   (bd_7ad4_xpcs_0_local_clock_reset_block)                                                                                                               |                                                                                                                   bd_7ad4_xpcs_0_local_clock_and_reset_375 |          3 |          3 |       0 |    0 |     25 |      0 |      0 |            0 |
|                   areset_rxusrclk2_sync_i                                                                                                                                |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_393 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   coreclk_areset_sync_i                                                                                                                                  |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_394 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   coreclk_reset_rx_sync_i                                                                                                                                |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_395 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   coreclk_reset_tx_sync_i                                                                                                                                |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_396 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   dclk_areset_sync_i                                                                                                                                     |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_397 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   dclk_reset_rx_sync_i                                                                                                                                   |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_398 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   gtrxreset_rxusrclk2_sync_i                                                                                                                             |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_399 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   pma_resetout_rising_rxusrclk2_sync_i                                                                                                                   |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_400 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   rxreset_rxusrclk2_sync_i                                                                                                                               |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_401 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   rxresetdone_dclk_sync_i                                                                                                                                |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_402 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   signal_detect_coreclk_sync_i                                                                                                                           |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_403 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   signal_detect_dclk_sync_i                                                                                                                              |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_404 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   sim_speedup_controller_inst                                                                                                                            |                                                                                                                  bd_7ad4_xpcs_0_sim_speedup_controller_405 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   txreset_txusrclk2_sync_i                                                                                                                               |                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized0_406 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 cable_pull_coreclk_sync_i                                                                                                                                |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_376 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 cable_pull_logic_i                                                                                                                                       |                                                                                                                        bd_7ad4_xpcs_0_cable_pull_logic_377 |         82 |         82 |       0 |    0 |     99 |      0 |      0 |            0 |
|                   (cable_pull_logic_i)                                                                                                                                   |                                                                                                                        bd_7ad4_xpcs_0_cable_pull_logic_377 |         75 |         75 |       0 |    0 |     75 |      0 |      0 |            0 |
|                   cable_pull_reset_rising_rxusrclk2_sync_i                                                                                                               |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_389 |          2 |          2 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   cable_pull_reset_sync_i                                                                                                                                |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_390 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   cable_unpull_reset_rising_rxusrclk2_sync_i                                                                                                             |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_391 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   cable_unpull_reset_sync_i                                                                                                                              |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_392 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 gt0_gtwizard_10gbaser_multi_gt_i                                                                                                                         |                                                                                                          bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_multi_GT_378 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   gt0_gtwizard_gth_10gbaser_i                                                                                                                            |                                                                                                                bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_GT_388 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 gt0_rxresetdone_i_reg_rxusrclk2_sync_i                                                                                                                   |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_379 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 gt0_rxresetdone_i_sync_i                                                                                                                                 |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_380 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gt0_txresetdone_i_sync_i                                                                                                                                 |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_381 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gtrxreset_coreclk_sync_i                                                                                                                                 |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_382 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 qplllock_coreclk_sync_i                                                                                                                                  |                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized1_383 |          2 |          2 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 qplllock_rxusrclk2_sync_i                                                                                                                                |                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized1_384 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 qplllock_txusrclk2_sync_i                                                                                                                                |                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized1_385 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 signal_detect_coreclk_sync_i                                                                                                                             |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_386 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 signal_detect_rxusrclk2_sync_i                                                                                                                           |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_387 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|         fifo_generator_nonshared_status_i                                                                                                                                |                                                                                                                           fifo_generator_status__xdcDup__2 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|           U0                                                                                                                                                             |                                                                                                          fifo_generator_v13_2_2__parameterized1__xdcDup__2 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|             inst_fifo_gen                                                                                                                                                |                                                                                                    fifo_generator_v13_2_2_synth__parameterized0__xdcDup__2 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|               gconvfifo.rf                                                                                                                                               |                                                                                       fifo_generator_v13_2_2_fifo_generator_top__parameterized0__xdcDup__2 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|                 grf.rf                                                                                                                                                   |                                                                                   fifo_generator_v13_2_2_fifo_generator_ramfifo__parameterized0__xdcDup__2 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                                             |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__6 |         18 |         18 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                                         |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__6 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     rd_pntr_cdc_inst                                                                                                                                     |                                                                                                                           xpm_cdc_gray__parameterized4__19 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                     wr_pntr_cdc_inst                                                                                                                                     |                                                                                                                           xpm_cdc_gray__parameterized4__18 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                               |                                                                                                        fifo_generator_v13_2_2_rd_logic__parameterized0_301 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |            0 |
|                     gr1.gr1_int.rfwft                                                                                                                                    |                                                                                                         fifo_generator_v13_2_2_rd_fwft__parameterized0_324 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                     gras.rsts                                                                                                                                            |                                                                                              fifo_generator_v13_2_2_rd_status_flags_as__parameterized0_325 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     rpntr                                                                                                                                                |                                                                                                     fifo_generator_v13_2_2_rd_bin_cntr__parameterized0_326 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                               |                                                                                                        fifo_generator_v13_2_2_wr_logic__parameterized0_302 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                     gwas.wsts                                                                                                                                            |                                                                                              fifo_generator_v13_2_2_wr_status_flags_as__parameterized0_322 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     wpntr                                                                                                                                                |                                                                                                     fifo_generator_v13_2_2_wr_bin_cntr__parameterized0_323 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.mem                                                                                                                                  |                                                                                                          fifo_generator_v13_2_2_memory__parameterized0_303 |          7 |          7 |       0 |    0 |    458 |      6 |      1 |            0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                                              |                                                                                                          fifo_generator_v13_2_2_memory__parameterized0_303 |          0 |          0 |       0 |    0 |    458 |      0 |      0 |            0 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                                             |                                                                                                                     blk_mem_gen_v8_4_1__parameterized1_304 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                       inst_blk_mem_gen                                                                                                                                   |                                                                                                               blk_mem_gen_v8_4_1_synth__parameterized0_305 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                                                             |                                                                                                     blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized0_306 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                           valid.cstr                                                                                                                                     |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0_307 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                             ramloop[0].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0_308 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0_321 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|                             ramloop[1].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1_309 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized1_320 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[2].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2_310 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2_319 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[3].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3_311 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3_318 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[4].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4_312 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized4_317 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[5].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized5_313 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized5_316 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[6].ram.r                                                                                                                             |                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized6_314 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized6_315 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|         tx_abs_inverter_nonshared_i                                                                                                                                      |                                                                                                                                              inverter_0__5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         xge_attachment                                                                                                                                                   |                                                                                                                               nf_10g_attachment__xdcDup__2 |       1611 |       1593 |      12 |    6 |   2303 |     12 |      5 |            0 |
|           (xge_attachment)                                                                                                                                               |                                                                                                                               nf_10g_attachment__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           converter_rx                                                                                                                                                   |                                                                                                                                       nf_axis_converter__5 |       1041 |       1029 |      12 |    0 |   1215 |      5 |      3 |            0 |
|             (converter_rx)                                                                                                                                               |                                                                                                                                       nf_axis_converter__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             axis_fifo_inst                                                                                                                                               |                                                                                                                                              axis_fifo_351 |        360 |        360 |       0 |    0 |    662 |      4 |      2 |            0 |
|               (axis_fifo_inst)                                                                                                                                           |                                                                                                                                              axis_fifo_351 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               data_fifo                                                                                                                                                  |                                                                                                                 fallthrough_small_fifo__parameterized5_357 |        314 |        314 |       0 |    0 |    593 |      4 |      1 |            0 |
|                 (data_fifo)                                                                                                                                              |                                                                                                                 fallthrough_small_fifo__parameterized5_357 |          7 |          7 |       0 |    0 |    583 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized5_360 |        307 |        307 |       0 |    0 |     10 |      4 |      1 |            0 |
|               meta_fifo                                                                                                                                                  |                                                                                                                 fallthrough_small_fifo__parameterized6_358 |         46 |         46 |       0 |    0 |     67 |      0 |      1 |            0 |
|                 (meta_fifo)                                                                                                                                              |                                                                                                                 fallthrough_small_fifo__parameterized6_358 |          6 |          6 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized6_359 |         40 |         40 |       0 |    0 |     16 |      0 |      1 |            0 |
|             nf_converter                                                                                                                                                 |                                                                                                                                 nf_axis_converter_main_352 |        681 |        669 |      12 |    0 |    553 |      1 |      1 |            0 |
|               (nf_converter)                                                                                                                                             |                                                                                                                                 nf_axis_converter_main_352 |          5 |          5 |       0 |    0 |    312 |      0 |      0 |            0 |
|               DEFAULT_VALUE_ENABLE.info_fifo                                                                                                                             |                                                                                                                 fallthrough_small_fifo__parameterized3_353 |         94 |         82 |      12 |    0 |     67 |      0 |      0 |            0 |
|                 (DEFAULT_VALUE_ENABLE.info_fifo)                                                                                                                         |                                                                                                                 fallthrough_small_fifo__parameterized3_353 |         46 |         46 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized3_356 |         48 |         36 |      12 |    0 |     32 |      0 |      0 |            0 |
|               input_fifo                                                                                                                                                 |                                                                                                                 fallthrough_small_fifo__parameterized4_354 |        582 |        582 |       0 |    0 |    174 |      1 |      1 |            0 |
|                 (input_fifo)                                                                                                                                             |                                                                                                                 fallthrough_small_fifo__parameterized4_354 |        517 |        517 |       0 |    0 |    149 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized4_355 |         65 |         65 |       0 |    0 |     25 |      1 |      1 |            0 |
|           converter_tx                                                                                                                                                   |                                                                                                                       nf_axis_converter__parameterized0__5 |        363 |        363 |       0 |    0 |    790 |      5 |      2 |            0 |
|             axis_fifo_inst                                                                                                                                               |                                                                                                                              axis_fifo__parameterized0_341 |         74 |         74 |       0 |    0 |    176 |      1 |      1 |            0 |
|               (axis_fifo_inst)                                                                                                                                           |                                                                                                                              axis_fifo__parameterized0_341 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               data_fifo                                                                                                                                                  |                                                                                                                 fallthrough_small_fifo__parameterized8_347 |         61 |         61 |       0 |    0 |    165 |      1 |      1 |            0 |
|                 (data_fifo)                                                                                                                                              |                                                                                                                 fallthrough_small_fifo__parameterized8_347 |          8 |          8 |       0 |    0 |    149 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized8_350 |         53 |         53 |       0 |    0 |     16 |      1 |      1 |            0 |
|               meta_fifo                                                                                                                                                  |                                                                                                                 fallthrough_small_fifo__parameterized6_348 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 (meta_fifo)                                                                                                                                              |                                                                                                                 fallthrough_small_fifo__parameterized6_348 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized6_349 |         10 |         10 |       0 |    0 |      6 |      0 |      0 |            0 |
|             nf_converter                                                                                                                                                 |                                                                                                                 nf_axis_converter_main__parameterized0_342 |        290 |        290 |       0 |    0 |    614 |      4 |      1 |            0 |
|               (nf_converter)                                                                                                                                             |                                                                                                                 nf_axis_converter_main__parameterized0_342 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               DEFAULT_VALUE_DISABLE.info_fifo                                                                                                                            |                                                                                                                 fallthrough_small_fifo__parameterized6_343 |         17 |         17 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 (DEFAULT_VALUE_DISABLE.info_fifo)                                                                                                                        |                                                                                                                 fallthrough_small_fifo__parameterized6_343 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized6_346 |         15 |         15 |       0 |    0 |      6 |      0 |      0 |            0 |
|               input_fifo                                                                                                                                                 |                                                                                                                 fallthrough_small_fifo__parameterized7_344 |        272 |        272 |       0 |    0 |    600 |      4 |      1 |            0 |
|                 (input_fifo)                                                                                                                                             |                                                                                                                 fallthrough_small_fifo__parameterized7_344 |        106 |        106 |       0 |    0 |    581 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized7_345 |        166 |        166 |       0 |    0 |     19 |      4 |      1 |            0 |
|           rx_fifo_intf                                                                                                                                                   |                                                                                                                                        rx_queue__xdcDup__2 |        137 |        134 |       0 |    3 |    180 |      1 |      0 |            0 |
|             (rx_fifo_intf)                                                                                                                                               |                                                                                                                                        rx_queue__xdcDup__2 |         89 |         89 |       0 |    0 |     76 |      1 |      0 |            0 |
|             rx_info_fifo                                                                                                                                                 |                                                                                                                              fifo_generator_1_9__xdcDup__3 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|               U0                                                                                                                                                         |                                                                                                                          fifo_generator_v13_2_2__xdcDup__3 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                 inst_fifo_gen                                                                                                                                            |                                                                                                                    fifo_generator_v13_2_2_synth__xdcDup__3 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                   gconvfifo.rf                                                                                                                                           |                                                                                                       fifo_generator_v13_2_2_fifo_generator_top__xdcDup__3 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                     grf.rf                                                                                                                                               |                                                                                                   fifo_generator_v13_2_2_fifo_generator_ramfifo__xdcDup__3 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                         |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__4 |         15 |         15 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.gcx.clkx)                                                                                                                     |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__4 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         rd_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__23 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                         wr_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__22 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                           |                                                                                                                        fifo_generator_v13_2_2_rd_logic_361 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                         gr1.gr1_int.rfwft                                                                                                                                |                                                                                                                         fifo_generator_v13_2_2_rd_fwft_372 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         gras.rsts                                                                                                                                        |                                                                                                              fifo_generator_v13_2_2_rd_status_flags_as_373 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         rpntr                                                                                                                                            |                                                                                                                     fifo_generator_v13_2_2_rd_bin_cntr_374 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                           |                                                                                                                        fifo_generator_v13_2_2_wr_logic_362 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |            0 |
|                         gwas.wsts                                                                                                                                        |                                                                                                              fifo_generator_v13_2_2_wr_status_flags_as_370 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         wpntr                                                                                                                                            |                                                                                                                     fifo_generator_v13_2_2_wr_bin_cntr_371 |          4 |          4 |       0 |    0 |     12 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.mem                                                                                                                              |                                                                                                                          fifo_generator_v13_2_2_memory_363 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                                                                         |                                                                                                                                     blk_mem_gen_v8_4_1_364 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                           inst_blk_mem_gen                                                                                                                               |                                                                                                                               blk_mem_gen_v8_4_1_synth_365 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                                                         |                                                                                                                     blk_mem_gen_v8_4_1_blk_mem_gen_top_366 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                               valid.cstr                                                                                                                                 |                                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr_367 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                                 ramloop[0].ram.r                                                                                                                         |                                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width_368 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                       rstblk                                                                                                                                             |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__3 |          6 |          6 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (rstblk)                                                                                                                                         |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__3 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                            |                                                                                                                                         xpm_cdc_single__15 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                            |                                                                                                                                         xpm_cdc_single__14 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                                                                             |                                                                                                                       xpm_cdc_sync_rst__parameterized0__15 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                                                     |                                                                                                                       xpm_cdc_sync_rst__parameterized0__14 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|           rx_fifo_rst                                                                                                                                                    |                                                                                                                                         data_sync_block__6 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           tx_fifo_intf                                                                                                                                                   |                                                                                                                                        tx_queue__xdcDup__2 |         69 |         66 |       0 |    3 |    106 |      1 |      0 |            0 |
|             (tx_fifo_intf)                                                                                                                                               |                                                                                                                                        tx_queue__xdcDup__2 |         21 |         21 |       0 |    0 |      2 |      1 |      0 |            0 |
|             tx_info_fifo                                                                                                                                                 |                                                                                                                              fifo_generator_1_9__xdcDup__4 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|               U0                                                                                                                                                         |                                                                                                                          fifo_generator_v13_2_2__xdcDup__4 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                 inst_fifo_gen                                                                                                                                            |                                                                                                                    fifo_generator_v13_2_2_synth__xdcDup__4 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                   gconvfifo.rf                                                                                                                                           |                                                                                                       fifo_generator_v13_2_2_fifo_generator_top__xdcDup__4 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                     grf.rf                                                                                                                                               |                                                                                                   fifo_generator_v13_2_2_fifo_generator_ramfifo__xdcDup__4 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                         |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__5 |         15 |         15 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.gcx.clkx)                                                                                                                     |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__5 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         rd_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__21 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                         wr_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__20 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                           |                                                                                                                        fifo_generator_v13_2_2_rd_logic_327 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                         gr1.gr1_int.rfwft                                                                                                                                |                                                                                                                         fifo_generator_v13_2_2_rd_fwft_338 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         gras.rsts                                                                                                                                        |                                                                                                              fifo_generator_v13_2_2_rd_status_flags_as_339 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         rpntr                                                                                                                                            |                                                                                                                     fifo_generator_v13_2_2_rd_bin_cntr_340 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                           |                                                                                                                        fifo_generator_v13_2_2_wr_logic_328 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |            0 |
|                         gwas.wsts                                                                                                                                        |                                                                                                              fifo_generator_v13_2_2_wr_status_flags_as_336 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         wpntr                                                                                                                                            |                                                                                                                     fifo_generator_v13_2_2_wr_bin_cntr_337 |          4 |          4 |       0 |    0 |     12 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.mem                                                                                                                              |                                                                                                                          fifo_generator_v13_2_2_memory_329 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                                                                         |                                                                                                                                     blk_mem_gen_v8_4_1_330 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                           inst_blk_mem_gen                                                                                                                               |                                                                                                                               blk_mem_gen_v8_4_1_synth_331 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                                                         |                                                                                                                     blk_mem_gen_v8_4_1_blk_mem_gen_top_332 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                               valid.cstr                                                                                                                                 |                                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr_333 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                                 ramloop[0].ram.r                                                                                                                         |                                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width_334 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                       rstblk                                                                                                                                             |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__4 |          6 |          6 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (rstblk)                                                                                                                                         |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__4 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                            |                                                                                                                                         xpm_cdc_single__13 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                            |                                                                                                                                         xpm_cdc_single__12 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                                                                             |                                                                                                                       xpm_cdc_sync_rst__parameterized0__13 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                                                     |                                                                                                                       xpm_cdc_sync_rst__parameterized0__12 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|           tx_fifo_rst                                                                                                                                                    |                                                                                                                                         data_sync_block__7 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|       nf_10g_interface_cpu_regs_inst                                                                                                                                     |                                                                                                                              nf_10g_interface_cpu_regs_300 |        326 |        326 |       0 |    0 |    134 |      0 |      0 |            0 |
|   nf_10g_interface_2                                                                                                                                                     |                                                                                                                             nf_10g_interface_ip__xdcDup__2 |       5678 |       5502 |     162 |   14 |   8251 |     18 |      6 |            0 |
|     inst                                                                                                                                                                 |                                                                                                                                nf_10g_interface__xdcDup__2 |       5678 |       5502 |     162 |   14 |   8251 |     18 |      6 |            0 |
|       (inst)                                                                                                                                                             |                                                                                                                                nf_10g_interface__xdcDup__2 |          2 |          2 |       0 |    0 |    585 |      0 |      0 |            0 |
|       nf_10g_interface_block_i                                                                                                                                           |                                                                                                                          nf_10g_interface_block__xdcDup__2 |       5350 |       5174 |     162 |   14 |   7532 |     18 |      6 |            0 |
|         (nf_10g_interface_block_i)                                                                                                                                       |                                                                                                                          nf_10g_interface_block__xdcDup__2 |          3 |          3 |       0 |    0 |    458 |      0 |      0 |            0 |
|         axi_10g_ethernet_i                                                                                                                                               |                                                                                                                      axi_10g_ethernet_nonshared__xdcDup__2 |       3699 |       3541 |     150 |    8 |   4249 |      0 |      0 |            0 |
|           inst                                                                                                                                                           |                                                                                                                                         bd_7ad4__xdcDup__2 |       3699 |       3541 |     150 |    8 |   4249 |      0 |      0 |            0 |
|             xmac                                                                                                                                                         |                                                                                                                                  bd_7ad4_xmac_0__xdcDup__2 |       1719 |       1657 |      54 |    8 |   1501 |      0 |      0 |            0 |
|               inst                                                                                                                                                       |                                                                                                                                    bd_7ad4_xmac_0_block__4 |       1719 |       1657 |      54 |    8 |   1501 |      0 |      0 |            0 |
|                 bd_7ad4_xmac_0_core                                                                                                                                      |                                                                                                                                 bd_7ad4_xmac_0_core_top__4 |       1719 |       1657 |      54 |    8 |   1501 |      0 |      0 |            0 |
|                   control_block                                                                                                                                          |                                                                                                                     ten_gig_eth_mac_v15_1_6_management_267 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   reset_gen                                                                                                                                              |                                                                                                                      ten_gig_eth_mac_v15_1_6_reset_gen_268 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |            0 |
|                     sync_rx_rst                                                                                                                                          |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_reset_298 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                     sync_tx_rst                                                                                                                                          |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_reset_299 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                   rs_sm                                                                                                                                                  |                                                                                                                       ten_gig_eth_mac_v15_1_6_rs_64bit_269 |         44 |         44 |       0 |    0 |     21 |      0 |      0 |            0 |
|                   rx                                                                                                                                                     |                                                                                                                       ten_gig_eth_mac_v15_1_6_rx_64bit_270 |        352 |        343 |       1 |    8 |    512 |      0 |      0 |            0 |
|                     rx_config_sync                                                                                                                                       |                                                                                                                 ten_gig_eth_mac_v15_1_6_rx_config_sync_289 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     rx_decode                                                                                                                                            |                                                                                                                ten_gig_eth_mac_v15_1_6_rx_decode_64bit_291 |         54 |         54 |       0 |    0 |     51 |      0 |      0 |            0 |
|                     rx_detect                                                                                                                                            |                                                                                                                      ten_gig_eth_mac_v15_1_6_rx_detect_292 |         11 |         11 |       0 |    0 |     27 |      0 |      0 |            0 |
|                     rx_fsm                                                                                                                                               |                                                                                                                         ten_gig_eth_mac_v15_1_6_rx_fsm_293 |        227 |        226 |       1 |    0 |    166 |      0 |      0 |            0 |
|                     rx_pause_control                                                                                                                                     |                                                                                                                     ten_gig_eth_mac_v15_1_6_rx_control_295 |         15 |          7 |       0 |    8 |     24 |      0 |      0 |            0 |
|                     rx_size                                                                                                                                              |                                                                                                                        ten_gig_eth_mac_v15_1_6_rx_size_296 |         25 |         25 |       0 |    0 |     25 |      0 |      0 |            0 |
|                     rx_user                                                                                                                                              |                                                                                                                        ten_gig_eth_mac_v15_1_6_rx_user_297 |         20 |         20 |       0 |    0 |    217 |      0 |      0 |            0 |
|                   tx                                                                                                                                                     |                                                                                                                       ten_gig_eth_mac_v15_1_6_tx_64bit_271 |       1318 |       1265 |      53 |    0 |    954 |      0 |      0 |            0 |
|                     pfc_tx_cntl                                                                                                                                          |                                                                                                                    ten_gig_eth_mac_v15_1_6_pfc_tx_cntl_272 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|                     tx_cntl                                                                                                                                              |                                                                                                                  ten_gig_eth_mac_v15_1_6_tx_pause_cntl_273 |         50 |         50 |       0 |    0 |     62 |      0 |      0 |            0 |
|                       (tx_cntl)                                                                                                                                          |                                                                                                                  ten_gig_eth_mac_v15_1_6_tx_pause_cntl_273 |         49 |         49 |       0 |    0 |     57 |      0 |      0 |            0 |
|                       rx_to_tx_pause_req                                                                                                                                 |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_288 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                     tx_config_sync                                                                                                                                       |                                                                                                                 ten_gig_eth_mac_v15_1_6_tx_config_sync_274 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     tx_crc                                                                                                                                               |                                                                                                                         ten_gig_eth_mac_v15_1_6_tx_crc_275 |        281 |        281 |       0 |    0 |    208 |      0 |      0 |            0 |
|                     tx_crc_control                                                                                                                                       |                                                                                                                 ten_gig_eth_mac_v15_1_6_tx_crc_control_276 |        292 |        292 |       0 |    0 |     40 |      0 |      0 |            0 |
|                     tx_decode                                                                                                                                            |                                                                                                                         ten_gig_eth_mac_v15_1_6_tx_dec_277 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     tx_frame_size                                                                                                                                        |                                                                                                                  ten_gig_eth_mac_v15_1_6_tx_frame_size_278 |         26 |         26 |       0 |    0 |     42 |      0 |      0 |            0 |
|                     tx_ifg                                                                                                                                               |                                                                                                                         ten_gig_eth_mac_v15_1_6_tx_ifg_279 |         65 |         65 |       0 |    0 |     48 |      0 |      0 |            0 |
|                     tx_mux_1                                                                                                                                             |                                                                                                                       ten_gig_eth_mac_v15_1_6_tx_mux_1_280 |        220 |        220 |       0 |    0 |     66 |      0 |      0 |            0 |
|                     tx_mux_2                                                                                                                                             |                                                                                                                       ten_gig_eth_mac_v15_1_6_tx_mux_2_281 |         59 |         59 |       0 |    0 |    171 |      0 |      0 |            0 |
|                     tx_mux_final                                                                                                                                         |                                                                                                                   ten_gig_eth_mac_v15_1_6_tx_mux_final_282 |         55 |         55 |       0 |    0 |    105 |      0 |      0 |            0 |
|                       (tx_mux_final)                                                                                                                                     |                                                                                                                   ten_gig_eth_mac_v15_1_6_tx_mux_final_282 |         32 |         32 |       0 |    0 |     85 |      0 |      0 |            0 |
|                       rs_disable_s                                                                                                                                       |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_284 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|                       rs_link_intr_fault_s                                                                                                                               |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_285 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                       rs_local_fault_s                                                                                                                                   |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_286 |         17 |         17 |       0 |    0 |      5 |      0 |      0 |            0 |
|                       rs_remote_fault_s                                                                                                                                  |                                                                                                                     ten_gig_eth_mac_v15_1_6_sync_block_287 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                     tx_sm                                                                                                                                                |                                                                                                                          ten_gig_eth_mac_v15_1_6_tx_sm_283 |        262 |        209 |      53 |    0 |    201 |      0 |      0 |            0 |
|             xpcs                                                                                                                                                         |                                                                                                                                  bd_7ad4_xpcs_0__xdcDup__2 |       1980 |       1884 |      96 |    0 |   2748 |      0 |      0 |            0 |
|               inst                                                                                                                                                       |                                                                                                                                    bd_7ad4_xpcs_0_block__4 |       1980 |       1884 |      96 |    0 |   2748 |      0 |      0 |            0 |
|                 (inst)                                                                                                                                                   |                                                                                                                                    bd_7ad4_xpcs_0_block__4 |         35 |         35 |       0 |    0 |     78 |      0 |      0 |            0 |
|                 bd_7ad4_xpcs_0_core                                                                                                                                      |                                                                                                                             ten_gig_eth_pcs_pma_v6_0_13__5 |       1839 |       1743 |      96 |    0 |   2404 |      0 |      0 |            0 |
|                   (bd_7ad4_xpcs_0_core)                                                                                                                                  |                                                                                                                             ten_gig_eth_pcs_pma_v6_0_13__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   ten_gig_eth_pcs_pma_inst                                                                                                                               |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_wrapper_186 |       1839 |       1743 |      96 |    0 |   2404 |      0 |      0 |            0 |
|                     G_IS_BASER.ten_gig_eth_pcs_pma_inst                                                                                                                  |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_baser_gen_187 |       1839 |       1743 |      96 |    0 |   2404 |      0 |      0 |            0 |
|                       (G_IS_BASER.ten_gig_eth_pcs_pma_inst)                                                                                                              |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_baser_gen_187 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       BASER.ten_gig_eth_pcs_pma_inst                                                                                                                     |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_baser_top_188 |       1837 |       1741 |      96 |    0 |   2404 |      0 |      0 |            0 |
|                         (BASER.ten_gig_eth_pcs_pma_inst)                                                                                                                 |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_baser_top_188 |          1 |          1 |       0 |    0 |    299 |      0 |      0 |            0 |
|                         G_7SERIES_RXRATECOUNTER.rxratecounter_i                                                                                                          |                                                                                                              ten_gig_eth_pcs_pma_v6_0_13_rxratecounter_189 |         10 |         10 |       0 |    0 |     79 |      0 |      0 |            0 |
|                         G_7SERIES_TXFIFO.txratefifo_i                                                                                                                    |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_txratefifo_190 |        122 |         78 |      44 |    0 |    149 |      0 |      0 |            0 |
|                           (G_7SERIES_TXFIFO.txratefifo_i)                                                                                                                |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_txratefifo_190 |         52 |         52 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           asynch_fifo_i                                                                                                                                  |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__5 |         70 |         26 |      44 |    0 |    141 |      0 |      0 |            0 |
|                             (asynch_fifo_i)                                                                                                                              |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__5 |         24 |         24 |       0 |    0 |     75 |      0 |      0 |            0 |
|                             dp_ram_i                                                                                                                                     |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_dp_ram_266 |         46 |          2 |      44 |    0 |     66 |      0 |      0 |            0 |
|                         coreclk_rxusrclk2_resets_resyncs_i                                                                                                               |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_191 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         coreclk_rxusrclk2_resyncs2_i                                                                                                                     |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_g_resyncs_en_192 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[0].synch_inst                                                                                                                          |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__65 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         coreclk_rxusrclk2_resyncs_i                                                                                                                      |                                                                                        ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en__parameterized0_193 |          7 |          7 |       0 |    0 |     34 |      0 |      0 |            0 |
|                           (coreclk_rxusrclk2_resyncs_i)                                                                                                                  |                                                                                        ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en__parameterized0_193 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |            0 |
|                           resynch[0].synchc_inst                                                                                                                         |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__69 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[1].synchc_inst                                                                                                                         |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__68 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[2].synchc_inst                                                                                                                         |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__67 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[3].synchc_inst                                                                                                                         |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__66 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         coreclk_txusrclk2_resyncs_i                                                                                                                      |                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_resyncs__parameterized0_194 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                           resynch[0].synch_inst                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_264 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[1].synch_inst                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_265 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         ebuff_gen.rx_elastic_buffer_i                                                                                                                    |                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer_wrapper_195 |        271 |        219 |      52 |    0 |    506 |      0 |      0 |            0 |
|                           rx_elastic_buffer_i                                                                                                                            |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer_255 |        271 |        219 |      52 |    0 |    506 |      0 |      0 |            0 |
|                             (rx_elastic_buffer_i)                                                                                                                        |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer_255 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|                             asynch_fifo_i                                                                                                                                |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__parameterized0__5 |         83 |         31 |      52 |    0 |    190 |      0 |      0 |            0 |
|                               (asynch_fifo_i)                                                                                                                            |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__parameterized0__5 |         29 |         29 |       0 |    0 |    116 |      0 |      0 |            0 |
|                               dp_ram_i                                                                                                                                   |                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_dp_ram__parameterized0_263 |         54 |          2 |      52 |    0 |     74 |      0 |      0 |            0 |
|                             can_insert_synch                                                                                                                             |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_256 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             idle_delete_i                                                                                                                                |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_delete_257 |         99 |         99 |       0 |    0 |    194 |      0 |      0 |            0 |
|                               (idle_delete_i)                                                                                                                            |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_delete_257 |         87 |         87 |       0 |    0 |    194 |      0 |      0 |            0 |
|                               idle_detect_i0                                                                                                                             |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_detect_259 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                               idle_detect_i1                                                                                                                             |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_detect_260 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                               seq_detect_i0                                                                                                                              |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_seq_detect_261 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                               seq_detect_i1                                                                                                                              |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_seq_detect_262 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                             idle_insert_i                                                                                                                                |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_idle_insert_258 |         86 |         86 |       0 |    0 |    112 |      0 |      0 |            0 |
|                         management_inst                                                                                                                                  |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_management_top_196 |         44 |         44 |       0 |    0 |    118 |      0 |      0 |            0 |
|                           (management_inst)                                                                                                                              |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_management_top_196 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|                           drp_ipif_i                                                                                                                                     |                                                                                                                   ten_gig_eth_pcs_pma_v6_0_13_drp_ipif_229 |         13 |         13 |       0 |    0 |     28 |      0 |      0 |            0 |
|                             (drp_ipif_i)                                                                                                                                 |                                                                                                                   ten_gig_eth_pcs_pma_v6_0_13_drp_ipif_229 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|                             synch_1                                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer_251 |          6 |          6 |       0 |    0 |     13 |      0 |      0 |            0 |
|                               (synch_1)                                                                                                                                  |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer_251 |          5 |          5 |       0 |    0 |      7 |      0 |      0 |            0 |
|                               toggle_sync                                                                                                                                |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_254 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             synch_2                                                                                                                                      |                                                                                        ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer__parameterized0_252 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|                               (synch_2)                                                                                                                                  |                                                                                        ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer__parameterized0_252 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                               toggle_sync                                                                                                                                |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_253 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           ieee_counters_i                                                                                                                                |                                                                                                              ten_gig_eth_pcs_pma_v6_0_13_ieee_counters_230 |         17 |         17 |       0 |    0 |     30 |      0 |      0 |            0 |
|                           ieee_registers_i                                                                                                                               |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_ieee_registers_231 |         12 |         12 |       0 |    0 |     42 |      0 |      0 |            0 |
|                             common_reg_block                                                                                                                             |                                                                                                      ten_gig_eth_pcs_pma_v6_0_13_common_ieee_registers_234 |         12 |         12 |       0 |    0 |     42 |      0 |      0 |            0 |
|                               reg_1_0_15                                                                                                                                 |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register_235 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_1_10_0                                                                                                                                 |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_236 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_1_1_2                                                                                                                                  |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized0_237 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_1_8_11                                                                                                                                 |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized1_238 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_0_15                                                                                                                                 |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register_239 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_1_2                                                                                                                                  |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized0_240 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_32_0                                                                                                                                 |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_241 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_32_1                                                                                                                                 |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_242 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_32_12                                                                                                                                |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_243 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_33_13_8                                                                                                                              |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized2_244 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               reg_3_33_14                                                                                                                                |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized1_245 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_33_15                                                                                                                                |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized0_246 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_33_7_0                                                                                                                               |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized3_247 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                               reg_3_43_all                                                                                                                               |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized4_248 |          1 |          1 |       0 |    0 |     16 |      0 |      0 |            0 |
|                               reg_3_8_10                                                                                                                                 |                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized1_249 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                           management_cs_i                                                                                                                                |                                                                                                              ten_gig_eth_pcs_pma_v6_0_13_management_cs_232 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                             ipif_access_inst                                                                                                                             |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_cs_ipif_access_233 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         norm_err_block_counter_i                                                                                                                         |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_197 |         10 |         10 |       0 |    0 |     29 |      0 |      0 |            0 |
|                           (norm_err_block_counter_i)                                                                                                                     |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_197 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                           psynch_1                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_226 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_2                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_227 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_3                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_228 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         pcs_ber_counter_i                                                                                                                                |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_198 |         10 |         10 |       0 |    0 |     29 |      0 |      0 |            0 |
|                           (pcs_ber_counter_i)                                                                                                                            |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_198 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                           psynch_1                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_223 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_2                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_224 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_3                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_225 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         pcs_top_i                                                                                                                                        |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_pcs_top_199 |       1348 |       1348 |       0 |    0 |   1077 |      0 |      0 |            0 |
|                           (pcs_top_i)                                                                                                                                    |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_pcs_top_199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                           coreclk_rxusrclk2_timer_125us_resync                                                                                                           |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en_210 |         22 |         22 |       0 |    0 |    130 |      0 |      0 |            0 |
|                             (coreclk_rxusrclk2_timer_125us_resync)                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en_210 |         22 |         22 |       0 |    0 |     34 |      0 |      0 |            0 |
|                             resynch[0].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__85 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[10].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__75 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[11].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__74 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[12].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__73 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[13].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__72 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[14].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__71 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[15].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__70 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[1].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__84 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[2].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__83 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[3].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__82 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[4].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__81 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[5].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__80 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[6].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__79 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[7].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__78 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[8].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__77 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[9].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__76 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           rx_pcs_i                                                                                                                                       |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_211 |        746 |        746 |       0 |    0 |    508 |      0 |      0 |            0 |
|                             (rx_pcs_i)                                                                                                                                   |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_211 |          6 |          6 |       0 |    0 |     72 |      0 |      0 |            0 |
|                             pcs_descramble_i                                                                                                                             |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_pcs_descramble_216 |         38 |         38 |       0 |    0 |     58 |      0 |      0 |            0 |
|                             rx_ber_mon_fsm_i                                                                                                                             |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_rx_ber_mon_fsm_217 |         60 |         60 |       0 |    0 |     27 |      0 |      0 |            0 |
|                             rx_block_lock_fsm_i                                                                                                                          |                                                                                                          ten_gig_eth_pcs_pma_v6_0_13_rx_block_lock_fsm_218 |         35 |         35 |       0 |    0 |     21 |      0 |      0 |            0 |
|                             rx_decoder_i                                                                                                                                 |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_rx_decoder_219 |        521 |        521 |       0 |    0 |    208 |      0 |      0 |            0 |
|                             rx_pcs_fsm_i                                                                                                                                 |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_fsm_220 |         32 |         32 |       0 |    0 |    107 |      0 |      0 |            0 |
|                             rx_pcs_test_i                                                                                                                                |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_test_221 |         53 |         53 |       0 |    0 |      9 |      0 |      0 |            0 |
|                             synch_signal_ok                                                                                                                              |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_222 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           tx_pcs_i                                                                                                                                       |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_tx_pcs_212 |        580 |        580 |       0 |    0 |    437 |      0 |      0 |            0 |
|                             pcs_scramble_i                                                                                                                               |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_pcs_scramble_213 |        128 |        128 |       0 |    0 |     58 |      0 |      0 |            0 |
|                             tx_encoder_i                                                                                                                                 |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_tx_encoder_214 |        449 |        449 |       0 |    0 |    310 |      0 |      0 |            0 |
|                             tx_pcs_fsm_i                                                                                                                                 |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_tx_pcs_fsm_215 |          3 |          3 |       0 |    0 |     69 |      0 |      0 |            0 |
|                         rxusrclk2_coreclk_resyncs_i                                                                                                                      |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_resyncs_200 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|                           resynch[0].synch_inst                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_207 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[1].synch_inst                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_208 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[2].synch_inst                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_209 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         synch_4                                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_201 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                         synch_5                                                                                                                                          |                                                                                                               ten_gig_eth_pcs_pma_v6_0_13_synchronizer_202 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         test_err_block_counter_i                                                                                                                         |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_203 |         11 |         11 |       0 |    0 |     29 |      0 |      0 |            0 |
|                           (test_err_block_counter_i)                                                                                                                     |                                                                                           ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_203 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|                           psynch_1                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_204 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_2                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_205 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_3                                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_206 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 bd_7ad4_xpcs_0_local_clock_reset_block                                                                                                                   |                                                                                                                   bd_7ad4_xpcs_0_local_clock_and_reset_154 |         13 |         13 |       0 |    0 |    105 |      0 |      0 |            0 |
|                   (bd_7ad4_xpcs_0_local_clock_reset_block)                                                                                                               |                                                                                                                   bd_7ad4_xpcs_0_local_clock_and_reset_154 |          3 |          3 |       0 |    0 |     25 |      0 |      0 |            0 |
|                   areset_rxusrclk2_sync_i                                                                                                                                |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_172 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   coreclk_areset_sync_i                                                                                                                                  |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_173 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   coreclk_reset_rx_sync_i                                                                                                                                |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_174 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   coreclk_reset_tx_sync_i                                                                                                                                |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_175 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   dclk_areset_sync_i                                                                                                                                     |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_176 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   dclk_reset_rx_sync_i                                                                                                                                   |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_177 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   gtrxreset_rxusrclk2_sync_i                                                                                                                             |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_178 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   pma_resetout_rising_rxusrclk2_sync_i                                                                                                                   |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_179 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   rxreset_rxusrclk2_sync_i                                                                                                                               |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_180 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   rxresetdone_dclk_sync_i                                                                                                                                |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_181 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   signal_detect_coreclk_sync_i                                                                                                                           |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_182 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   signal_detect_dclk_sync_i                                                                                                                              |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_183 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   sim_speedup_controller_inst                                                                                                                            |                                                                                                                  bd_7ad4_xpcs_0_sim_speedup_controller_184 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   txreset_txusrclk2_sync_i                                                                                                                               |                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized0_185 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 cable_pull_coreclk_sync_i                                                                                                                                |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_155 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 cable_pull_logic_i                                                                                                                                       |                                                                                                                        bd_7ad4_xpcs_0_cable_pull_logic_156 |         82 |         82 |       0 |    0 |     99 |      0 |      0 |            0 |
|                   (cable_pull_logic_i)                                                                                                                                   |                                                                                                                        bd_7ad4_xpcs_0_cable_pull_logic_156 |         75 |         75 |       0 |    0 |     75 |      0 |      0 |            0 |
|                   cable_pull_reset_rising_rxusrclk2_sync_i                                                                                                               |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_168 |          2 |          2 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   cable_pull_reset_sync_i                                                                                                                                |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_169 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   cable_unpull_reset_rising_rxusrclk2_sync_i                                                                                                             |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_170 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   cable_unpull_reset_sync_i                                                                                                                              |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_171 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 gt0_gtwizard_10gbaser_multi_gt_i                                                                                                                         |                                                                                                          bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_multi_GT_157 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   gt0_gtwizard_gth_10gbaser_i                                                                                                                            |                                                                                                                bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_GT_167 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 gt0_rxresetdone_i_reg_rxusrclk2_sync_i                                                                                                                   |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_158 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 gt0_rxresetdone_i_sync_i                                                                                                                                 |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_159 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gt0_txresetdone_i_sync_i                                                                                                                                 |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_160 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gtrxreset_coreclk_sync_i                                                                                                                                 |                                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst_161 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 qplllock_coreclk_sync_i                                                                                                                                  |                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized1_162 |          2 |          2 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 qplllock_rxusrclk2_sync_i                                                                                                                                |                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized1_163 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 qplllock_txusrclk2_sync_i                                                                                                                                |                                                                                                     bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized1_164 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 signal_detect_coreclk_sync_i                                                                                                                             |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_165 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 signal_detect_rxusrclk2_sync_i                                                                                                                           |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_166 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|         fifo_generator_nonshared_status_i                                                                                                                                |                                                                                                                           fifo_generator_status__xdcDup__3 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|           U0                                                                                                                                                             |                                                                                                          fifo_generator_v13_2_2__parameterized1__xdcDup__3 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|             inst_fifo_gen                                                                                                                                                |                                                                                                    fifo_generator_v13_2_2_synth__parameterized0__xdcDup__3 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|               gconvfifo.rf                                                                                                                                               |                                                                                       fifo_generator_v13_2_2_fifo_generator_top__parameterized0__xdcDup__3 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|                 grf.rf                                                                                                                                                   |                                                                                   fifo_generator_v13_2_2_fifo_generator_ramfifo__parameterized0__xdcDup__3 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                                             |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__9 |         18 |         18 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                                         |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__9 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     rd_pntr_cdc_inst                                                                                                                                     |                                                                                                                           xpm_cdc_gray__parameterized4__25 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                     wr_pntr_cdc_inst                                                                                                                                     |                                                                                                                           xpm_cdc_gray__parameterized4__24 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                               |                                                                                                         fifo_generator_v13_2_2_rd_logic__parameterized0_80 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |            0 |
|                     gr1.gr1_int.rfwft                                                                                                                                    |                                                                                                         fifo_generator_v13_2_2_rd_fwft__parameterized0_103 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                     gras.rsts                                                                                                                                            |                                                                                              fifo_generator_v13_2_2_rd_status_flags_as__parameterized0_104 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     rpntr                                                                                                                                                |                                                                                                     fifo_generator_v13_2_2_rd_bin_cntr__parameterized0_105 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                               |                                                                                                         fifo_generator_v13_2_2_wr_logic__parameterized0_81 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                     gwas.wsts                                                                                                                                            |                                                                                              fifo_generator_v13_2_2_wr_status_flags_as__parameterized0_101 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     wpntr                                                                                                                                                |                                                                                                     fifo_generator_v13_2_2_wr_bin_cntr__parameterized0_102 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.mem                                                                                                                                  |                                                                                                           fifo_generator_v13_2_2_memory__parameterized0_82 |          7 |          7 |       0 |    0 |    458 |      6 |      1 |            0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                                              |                                                                                                           fifo_generator_v13_2_2_memory__parameterized0_82 |          0 |          0 |       0 |    0 |    458 |      0 |      0 |            0 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                                             |                                                                                                                      blk_mem_gen_v8_4_1__parameterized1_83 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                       inst_blk_mem_gen                                                                                                                                   |                                                                                                                blk_mem_gen_v8_4_1_synth__parameterized0_84 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                                                             |                                                                                                      blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized0_85 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                           valid.cstr                                                                                                                                     |                                                                                             blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0_86 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                             ramloop[0].ram.r                                                                                                                             |                                                                                               blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0_87 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0_100 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|                             ramloop[1].ram.r                                                                                                                             |                                                                                               blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1_88 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                             blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized1_99 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[2].ram.r                                                                                                                             |                                                                                               blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2_89 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                             blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2_98 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[3].ram.r                                                                                                                             |                                                                                               blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3_90 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                             blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3_97 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[4].ram.r                                                                                                                             |                                                                                               blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4_91 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                             blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized4_96 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[5].ram.r                                                                                                                             |                                                                                               blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized5_92 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                             blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized5_95 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[6].ram.r                                                                                                                             |                                                                                               blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized6_93 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                             blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized6_94 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|         tx_abs_inverter_nonshared_i                                                                                                                                      |                                                                                                                                              inverter_0__7 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         xge_attachment                                                                                                                                                   |                                                                                                                               nf_10g_attachment__xdcDup__3 |       1606 |       1588 |      12 |    6 |   2303 |     12 |      5 |            0 |
|           (xge_attachment)                                                                                                                                               |                                                                                                                               nf_10g_attachment__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           converter_rx                                                                                                                                                   |                                                                                                                                       nf_axis_converter__6 |       1041 |       1029 |      12 |    0 |   1215 |      5 |      3 |            0 |
|             (converter_rx)                                                                                                                                               |                                                                                                                                       nf_axis_converter__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             axis_fifo_inst                                                                                                                                               |                                                                                                                                              axis_fifo_130 |        361 |        361 |       0 |    0 |    662 |      4 |      2 |            0 |
|               (axis_fifo_inst)                                                                                                                                           |                                                                                                                                              axis_fifo_130 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               data_fifo                                                                                                                                                  |                                                                                                                 fallthrough_small_fifo__parameterized5_136 |        314 |        314 |       0 |    0 |    593 |      4 |      1 |            0 |
|                 (data_fifo)                                                                                                                                              |                                                                                                                 fallthrough_small_fifo__parameterized5_136 |          7 |          7 |       0 |    0 |    583 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized5_139 |        307 |        307 |       0 |    0 |     10 |      4 |      1 |            0 |
|               meta_fifo                                                                                                                                                  |                                                                                                                 fallthrough_small_fifo__parameterized6_137 |         47 |         47 |       0 |    0 |     67 |      0 |      1 |            0 |
|                 (meta_fifo)                                                                                                                                              |                                                                                                                 fallthrough_small_fifo__parameterized6_137 |          7 |          7 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized6_138 |         40 |         40 |       0 |    0 |     16 |      0 |      1 |            0 |
|             nf_converter                                                                                                                                                 |                                                                                                                                 nf_axis_converter_main_131 |        680 |        668 |      12 |    0 |    553 |      1 |      1 |            0 |
|               (nf_converter)                                                                                                                                             |                                                                                                                                 nf_axis_converter_main_131 |          5 |          5 |       0 |    0 |    312 |      0 |      0 |            0 |
|               DEFAULT_VALUE_ENABLE.info_fifo                                                                                                                             |                                                                                                                 fallthrough_small_fifo__parameterized3_132 |         94 |         82 |      12 |    0 |     67 |      0 |      0 |            0 |
|                 (DEFAULT_VALUE_ENABLE.info_fifo)                                                                                                                         |                                                                                                                 fallthrough_small_fifo__parameterized3_132 |         46 |         46 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized3_135 |         48 |         36 |      12 |    0 |     32 |      0 |      0 |            0 |
|               input_fifo                                                                                                                                                 |                                                                                                                 fallthrough_small_fifo__parameterized4_133 |        581 |        581 |       0 |    0 |    174 |      1 |      1 |            0 |
|                 (input_fifo)                                                                                                                                             |                                                                                                                 fallthrough_small_fifo__parameterized4_133 |        516 |        516 |       0 |    0 |    149 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized4_134 |         65 |         65 |       0 |    0 |     25 |      1 |      1 |            0 |
|           converter_tx                                                                                                                                                   |                                                                                                                       nf_axis_converter__parameterized0__6 |        359 |        359 |       0 |    0 |    790 |      5 |      2 |            0 |
|             axis_fifo_inst                                                                                                                                               |                                                                                                                              axis_fifo__parameterized0_120 |         71 |         71 |       0 |    0 |    176 |      1 |      1 |            0 |
|               (axis_fifo_inst)                                                                                                                                           |                                                                                                                              axis_fifo__parameterized0_120 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               data_fifo                                                                                                                                                  |                                                                                                                 fallthrough_small_fifo__parameterized8_126 |         58 |         58 |       0 |    0 |    165 |      1 |      1 |            0 |
|                 (data_fifo)                                                                                                                                              |                                                                                                                 fallthrough_small_fifo__parameterized8_126 |          5 |          5 |       0 |    0 |    149 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized8_129 |         53 |         53 |       0 |    0 |     16 |      1 |      1 |            0 |
|               meta_fifo                                                                                                                                                  |                                                                                                                 fallthrough_small_fifo__parameterized6_127 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 (meta_fifo)                                                                                                                                              |                                                                                                                 fallthrough_small_fifo__parameterized6_127 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized6_128 |         10 |         10 |       0 |    0 |      6 |      0 |      0 |            0 |
|             nf_converter                                                                                                                                                 |                                                                                                                 nf_axis_converter_main__parameterized0_121 |        289 |        289 |       0 |    0 |    614 |      4 |      1 |            0 |
|               (nf_converter)                                                                                                                                             |                                                                                                                 nf_axis_converter_main__parameterized0_121 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               DEFAULT_VALUE_DISABLE.info_fifo                                                                                                                            |                                                                                                                 fallthrough_small_fifo__parameterized6_122 |         17 |         17 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 (DEFAULT_VALUE_DISABLE.info_fifo)                                                                                                                        |                                                                                                                 fallthrough_small_fifo__parameterized6_122 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized6_125 |         15 |         15 |       0 |    0 |      6 |      0 |      0 |            0 |
|               input_fifo                                                                                                                                                 |                                                                                                                 fallthrough_small_fifo__parameterized7_123 |        271 |        271 |       0 |    0 |    600 |      4 |      1 |            0 |
|                 (input_fifo)                                                                                                                                             |                                                                                                                 fallthrough_small_fifo__parameterized7_123 |        105 |        105 |       0 |    0 |    581 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                             small_fifo__parameterized7_124 |        166 |        166 |       0 |    0 |     19 |      4 |      1 |            0 |
|           rx_fifo_intf                                                                                                                                                   |                                                                                                                                        rx_queue__xdcDup__3 |        136 |        133 |       0 |    3 |    180 |      1 |      0 |            0 |
|             (rx_fifo_intf)                                                                                                                                               |                                                                                                                                        rx_queue__xdcDup__3 |         88 |         88 |       0 |    0 |     76 |      1 |      0 |            0 |
|             rx_info_fifo                                                                                                                                                 |                                                                                                                              fifo_generator_1_9__xdcDup__5 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|               U0                                                                                                                                                         |                                                                                                                          fifo_generator_v13_2_2__xdcDup__5 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                 inst_fifo_gen                                                                                                                                            |                                                                                                                    fifo_generator_v13_2_2_synth__xdcDup__5 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                   gconvfifo.rf                                                                                                                                           |                                                                                                       fifo_generator_v13_2_2_fifo_generator_top__xdcDup__5 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                     grf.rf                                                                                                                                               |                                                                                                   fifo_generator_v13_2_2_fifo_generator_ramfifo__xdcDup__5 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                         |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__7 |         15 |         15 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.gcx.clkx)                                                                                                                     |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__7 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         rd_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__29 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                         wr_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__28 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                           |                                                                                                                        fifo_generator_v13_2_2_rd_logic_140 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                         gr1.gr1_int.rfwft                                                                                                                                |                                                                                                                         fifo_generator_v13_2_2_rd_fwft_151 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         gras.rsts                                                                                                                                        |                                                                                                              fifo_generator_v13_2_2_rd_status_flags_as_152 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         rpntr                                                                                                                                            |                                                                                                                     fifo_generator_v13_2_2_rd_bin_cntr_153 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                           |                                                                                                                        fifo_generator_v13_2_2_wr_logic_141 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |            0 |
|                         gwas.wsts                                                                                                                                        |                                                                                                              fifo_generator_v13_2_2_wr_status_flags_as_149 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         wpntr                                                                                                                                            |                                                                                                                     fifo_generator_v13_2_2_wr_bin_cntr_150 |          4 |          4 |       0 |    0 |     12 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.mem                                                                                                                              |                                                                                                                          fifo_generator_v13_2_2_memory_142 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                                                                         |                                                                                                                                     blk_mem_gen_v8_4_1_143 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                           inst_blk_mem_gen                                                                                                                               |                                                                                                                               blk_mem_gen_v8_4_1_synth_144 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                                                         |                                                                                                                     blk_mem_gen_v8_4_1_blk_mem_gen_top_145 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                               valid.cstr                                                                                                                                 |                                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr_146 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                                 ramloop[0].ram.r                                                                                                                         |                                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width_147 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                       rstblk                                                                                                                                             |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__5 |          6 |          6 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (rstblk)                                                                                                                                         |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__5 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                            |                                                                                                                                         xpm_cdc_single__19 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                            |                                                                                                                                         xpm_cdc_single__18 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                                                                             |                                                                                                                       xpm_cdc_sync_rst__parameterized0__19 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                                                     |                                                                                                                       xpm_cdc_sync_rst__parameterized0__18 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|           rx_fifo_rst                                                                                                                                                    |                                                                                                                                         data_sync_block__8 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           tx_fifo_intf                                                                                                                                                   |                                                                                                                                        tx_queue__xdcDup__3 |         69 |         66 |       0 |    3 |    106 |      1 |      0 |            0 |
|             (tx_fifo_intf)                                                                                                                                               |                                                                                                                                        tx_queue__xdcDup__3 |         21 |         21 |       0 |    0 |      2 |      1 |      0 |            0 |
|             tx_info_fifo                                                                                                                                                 |                                                                                                                              fifo_generator_1_9__xdcDup__6 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|               U0                                                                                                                                                         |                                                                                                                          fifo_generator_v13_2_2__xdcDup__6 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                 inst_fifo_gen                                                                                                                                            |                                                                                                                    fifo_generator_v13_2_2_synth__xdcDup__6 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                   gconvfifo.rf                                                                                                                                           |                                                                                                       fifo_generator_v13_2_2_fifo_generator_top__xdcDup__6 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                     grf.rf                                                                                                                                               |                                                                                                   fifo_generator_v13_2_2_fifo_generator_ramfifo__xdcDup__6 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                         |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__8 |         15 |         15 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.gcx.clkx)                                                                                                                     |                                                                                                              fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__8 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         rd_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__27 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                         wr_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__26 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                           |                                                                                                                        fifo_generator_v13_2_2_rd_logic_106 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                         gr1.gr1_int.rfwft                                                                                                                                |                                                                                                                         fifo_generator_v13_2_2_rd_fwft_117 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         gras.rsts                                                                                                                                        |                                                                                                              fifo_generator_v13_2_2_rd_status_flags_as_118 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         rpntr                                                                                                                                            |                                                                                                                     fifo_generator_v13_2_2_rd_bin_cntr_119 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                           |                                                                                                                        fifo_generator_v13_2_2_wr_logic_107 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |            0 |
|                         gwas.wsts                                                                                                                                        |                                                                                                              fifo_generator_v13_2_2_wr_status_flags_as_115 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         wpntr                                                                                                                                            |                                                                                                                     fifo_generator_v13_2_2_wr_bin_cntr_116 |          4 |          4 |       0 |    0 |     12 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.mem                                                                                                                              |                                                                                                                          fifo_generator_v13_2_2_memory_108 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                                                                         |                                                                                                                                     blk_mem_gen_v8_4_1_109 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                           inst_blk_mem_gen                                                                                                                               |                                                                                                                               blk_mem_gen_v8_4_1_synth_110 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                                                         |                                                                                                                     blk_mem_gen_v8_4_1_blk_mem_gen_top_111 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                               valid.cstr                                                                                                                                 |                                                                                                            blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr_112 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                                 ramloop[0].ram.r                                                                                                                         |                                                                                                              blk_mem_gen_v8_4_1_blk_mem_gen_prim_width_113 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                       rstblk                                                                                                                                             |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__6 |          6 |          6 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (rstblk)                                                                                                                                         |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__6 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                            |                                                                                                                                         xpm_cdc_single__17 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                            |                                                                                                                                         xpm_cdc_single__16 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                                                                             |                                                                                                                       xpm_cdc_sync_rst__parameterized0__17 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                                                     |                                                                                                                       xpm_cdc_sync_rst__parameterized0__16 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|           tx_fifo_rst                                                                                                                                                    |                                                                                                                                         data_sync_block__9 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|       nf_10g_interface_cpu_regs_inst                                                                                                                                     |                                                                                                                               nf_10g_interface_cpu_regs_79 |        326 |        326 |       0 |    0 |    134 |      0 |      0 |            0 |
|   nf_10g_interface_3                                                                                                                                                     |                                                                                                                                        nf_10g_interface_ip |       5672 |       5496 |     162 |   14 |   8251 |     18 |      6 |            0 |
|     inst                                                                                                                                                                 |                                                                                                                                           nf_10g_interface |       5672 |       5496 |     162 |   14 |   8251 |     18 |      6 |            0 |
|       (inst)                                                                                                                                                             |                                                                                                                                           nf_10g_interface |          2 |          2 |       0 |    0 |    585 |      0 |      0 |            0 |
|       nf_10g_interface_block_i                                                                                                                                           |                                                                                                                                     nf_10g_interface_block |       5343 |       5167 |     162 |   14 |   7532 |     18 |      6 |            0 |
|         (nf_10g_interface_block_i)                                                                                                                                       |                                                                                                                                     nf_10g_interface_block |          3 |          3 |       0 |    0 |    458 |      0 |      0 |            0 |
|         axi_10g_ethernet_i                                                                                                                                               |                                                                                                                                 axi_10g_ethernet_nonshared |       3690 |       3532 |     150 |    8 |   4249 |      0 |      0 |            0 |
|           inst                                                                                                                                                           |                                                                                                                                                    bd_7ad4 |       3690 |       3532 |     150 |    8 |   4249 |      0 |      0 |            0 |
|             xmac                                                                                                                                                         |                                                                                                                                             bd_7ad4_xmac_0 |       1715 |       1653 |      54 |    8 |   1501 |      0 |      0 |            0 |
|               inst                                                                                                                                                       |                                                                                                                                       bd_7ad4_xmac_0_block |       1715 |       1653 |      54 |    8 |   1501 |      0 |      0 |            0 |
|                 bd_7ad4_xmac_0_core                                                                                                                                      |                                                                                                                                    bd_7ad4_xmac_0_core_top |       1715 |       1653 |      54 |    8 |   1501 |      0 |      0 |            0 |
|                   control_block                                                                                                                                          |                                                                                                                         ten_gig_eth_mac_v15_1_6_management |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   reset_gen                                                                                                                                              |                                                                                                                          ten_gig_eth_mac_v15_1_6_reset_gen |          0 |          0 |       0 |    0 |     14 |      0 |      0 |            0 |
|                     sync_rx_rst                                                                                                                                          |                                                                                                                         ten_gig_eth_mac_v15_1_6_sync_reset |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                     sync_tx_rst                                                                                                                                          |                                                                                                                      ten_gig_eth_mac_v15_1_6_sync_reset_78 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                   rs_sm                                                                                                                                                  |                                                                                                                           ten_gig_eth_mac_v15_1_6_rs_64bit |         43 |         43 |       0 |    0 |     21 |      0 |      0 |            0 |
|                   rx                                                                                                                                                     |                                                                                                                           ten_gig_eth_mac_v15_1_6_rx_64bit |        354 |        345 |       1 |    8 |    512 |      0 |      0 |            0 |
|                     rx_config_sync                                                                                                                                       |                                                                                                                     ten_gig_eth_mac_v15_1_6_rx_config_sync |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     rx_decode                                                                                                                                            |                                                                                                                    ten_gig_eth_mac_v15_1_6_rx_decode_64bit |         54 |         54 |       0 |    0 |     51 |      0 |      0 |            0 |
|                     rx_detect                                                                                                                                            |                                                                                                                          ten_gig_eth_mac_v15_1_6_rx_detect |         11 |         11 |       0 |    0 |     27 |      0 |      0 |            0 |
|                     rx_fsm                                                                                                                                               |                                                                                                                             ten_gig_eth_mac_v15_1_6_rx_fsm |        227 |        226 |       1 |    0 |    166 |      0 |      0 |            0 |
|                     rx_pause_control                                                                                                                                     |                                                                                                                         ten_gig_eth_mac_v15_1_6_rx_control |         15 |          7 |       0 |    8 |     24 |      0 |      0 |            0 |
|                     rx_size                                                                                                                                              |                                                                                                                            ten_gig_eth_mac_v15_1_6_rx_size |         25 |         25 |       0 |    0 |     25 |      0 |      0 |            0 |
|                     rx_user                                                                                                                                              |                                                                                                                            ten_gig_eth_mac_v15_1_6_rx_user |         20 |         20 |       0 |    0 |    217 |      0 |      0 |            0 |
|                   tx                                                                                                                                                     |                                                                                                                           ten_gig_eth_mac_v15_1_6_tx_64bit |       1313 |       1260 |      53 |    0 |    954 |      0 |      0 |            0 |
|                     pfc_tx_cntl                                                                                                                                          |                                                                                                                        ten_gig_eth_mac_v15_1_6_pfc_tx_cntl |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|                     tx_cntl                                                                                                                                              |                                                                                                                      ten_gig_eth_mac_v15_1_6_tx_pause_cntl |         50 |         50 |       0 |    0 |     62 |      0 |      0 |            0 |
|                       (tx_cntl)                                                                                                                                          |                                                                                                                      ten_gig_eth_mac_v15_1_6_tx_pause_cntl |         49 |         49 |       0 |    0 |     57 |      0 |      0 |            0 |
|                       rx_to_tx_pause_req                                                                                                                                 |                                                                                                                      ten_gig_eth_mac_v15_1_6_sync_block_77 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                     tx_config_sync                                                                                                                                       |                                                                                                                     ten_gig_eth_mac_v15_1_6_tx_config_sync |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     tx_crc                                                                                                                                               |                                                                                                                             ten_gig_eth_mac_v15_1_6_tx_crc |        279 |        279 |       0 |    0 |    208 |      0 |      0 |            0 |
|                     tx_crc_control                                                                                                                                       |                                                                                                                     ten_gig_eth_mac_v15_1_6_tx_crc_control |        292 |        292 |       0 |    0 |     40 |      0 |      0 |            0 |
|                     tx_decode                                                                                                                                            |                                                                                                                             ten_gig_eth_mac_v15_1_6_tx_dec |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                     tx_frame_size                                                                                                                                        |                                                                                                                      ten_gig_eth_mac_v15_1_6_tx_frame_size |         26 |         26 |       0 |    0 |     42 |      0 |      0 |            0 |
|                     tx_ifg                                                                                                                                               |                                                                                                                             ten_gig_eth_mac_v15_1_6_tx_ifg |         65 |         65 |       0 |    0 |     48 |      0 |      0 |            0 |
|                     tx_mux_1                                                                                                                                             |                                                                                                                           ten_gig_eth_mac_v15_1_6_tx_mux_1 |        217 |        217 |       0 |    0 |     66 |      0 |      0 |            0 |
|                     tx_mux_2                                                                                                                                             |                                                                                                                           ten_gig_eth_mac_v15_1_6_tx_mux_2 |         59 |         59 |       0 |    0 |    171 |      0 |      0 |            0 |
|                     tx_mux_final                                                                                                                                         |                                                                                                                       ten_gig_eth_mac_v15_1_6_tx_mux_final |         55 |         55 |       0 |    0 |    105 |      0 |      0 |            0 |
|                       (tx_mux_final)                                                                                                                                     |                                                                                                                       ten_gig_eth_mac_v15_1_6_tx_mux_final |         32 |         32 |       0 |    0 |     85 |      0 |      0 |            0 |
|                       rs_disable_s                                                                                                                                       |                                                                                                                         ten_gig_eth_mac_v15_1_6_sync_block |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|                       rs_link_intr_fault_s                                                                                                                               |                                                                                                                      ten_gig_eth_mac_v15_1_6_sync_block_74 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                       rs_local_fault_s                                                                                                                                   |                                                                                                                      ten_gig_eth_mac_v15_1_6_sync_block_75 |         17 |         17 |       0 |    0 |      5 |      0 |      0 |            0 |
|                       rs_remote_fault_s                                                                                                                                  |                                                                                                                      ten_gig_eth_mac_v15_1_6_sync_block_76 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                     tx_sm                                                                                                                                                |                                                                                                                              ten_gig_eth_mac_v15_1_6_tx_sm |        263 |        210 |      53 |    0 |    201 |      0 |      0 |            0 |
|             xpcs                                                                                                                                                         |                                                                                                                                             bd_7ad4_xpcs_0 |       1975 |       1879 |      96 |    0 |   2748 |      0 |      0 |            0 |
|               inst                                                                                                                                                       |                                                                                                                                       bd_7ad4_xpcs_0_block |       1975 |       1879 |      96 |    0 |   2748 |      0 |      0 |            0 |
|                 (inst)                                                                                                                                                   |                                                                                                                                       bd_7ad4_xpcs_0_block |         35 |         35 |       0 |    0 |     78 |      0 |      0 |            0 |
|                 bd_7ad4_xpcs_0_core                                                                                                                                      |                                                                                                                                ten_gig_eth_pcs_pma_v6_0_13 |       1835 |       1739 |      96 |    0 |   2404 |      0 |      0 |            0 |
|                   (bd_7ad4_xpcs_0_core)                                                                                                                                  |                                                                                                                                ten_gig_eth_pcs_pma_v6_0_13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   ten_gig_eth_pcs_pma_inst                                                                                                                               |                                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_wrapper |       1835 |       1739 |      96 |    0 |   2404 |      0 |      0 |            0 |
|                     G_IS_BASER.ten_gig_eth_pcs_pma_inst                                                                                                                  |                                                                                                                      ten_gig_eth_pcs_pma_v6_0_13_baser_gen |       1835 |       1739 |      96 |    0 |   2404 |      0 |      0 |            0 |
|                       (G_IS_BASER.ten_gig_eth_pcs_pma_inst)                                                                                                              |                                                                                                                      ten_gig_eth_pcs_pma_v6_0_13_baser_gen |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                       BASER.ten_gig_eth_pcs_pma_inst                                                                                                                     |                                                                                                                      ten_gig_eth_pcs_pma_v6_0_13_baser_top |       1833 |       1737 |      96 |    0 |   2404 |      0 |      0 |            0 |
|                         (BASER.ten_gig_eth_pcs_pma_inst)                                                                                                                 |                                                                                                                      ten_gig_eth_pcs_pma_v6_0_13_baser_top |          1 |          1 |       0 |    0 |    299 |      0 |      0 |            0 |
|                         G_7SERIES_RXRATECOUNTER.rxratecounter_i                                                                                                          |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_rxratecounter |          9 |          9 |       0 |    0 |     79 |      0 |      0 |            0 |
|                         G_7SERIES_TXFIFO.txratefifo_i                                                                                                                    |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_txratefifo |        122 |         78 |      44 |    0 |    149 |      0 |      0 |            0 |
|                           (G_7SERIES_TXFIFO.txratefifo_i)                                                                                                                |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_txratefifo |         52 |         52 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           asynch_fifo_i                                                                                                                                  |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo |         70 |         26 |      44 |    0 |    141 |      0 |      0 |            0 |
|                             (asynch_fifo_i)                                                                                                                              |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo |         24 |         24 |       0 |    0 |     75 |      0 |      0 |            0 |
|                             dp_ram_i                                                                                                                                     |                                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_dp_ram |         46 |          2 |      44 |    0 |     66 |      0 |      0 |            0 |
|                         coreclk_rxusrclk2_resets_resyncs_i                                                                                                               |                                                                                                                   ten_gig_eth_pcs_pma_v6_0_13_synchronizer |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         coreclk_rxusrclk2_resyncs2_i                                                                                                                     |                                                                                                                   ten_gig_eth_pcs_pma_v6_0_13_g_resyncs_en |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[0].synch_inst                                                                                                                          |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__3 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         coreclk_rxusrclk2_resyncs_i                                                                                                                      |                                                                                            ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en__parameterized0 |          7 |          7 |       0 |    0 |     34 |      0 |      0 |            0 |
|                           (coreclk_rxusrclk2_resyncs_i)                                                                                                                  |                                                                                            ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en__parameterized0 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |            0 |
|                           resynch[0].synchc_inst                                                                                                                         |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__4 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[1].synchc_inst                                                                                                                         |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__5 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[2].synchc_inst                                                                                                                         |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__6 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[3].synchc_inst                                                                                                                         |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__7 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         coreclk_txusrclk2_resyncs_i                                                                                                                      |                                                                                                      ten_gig_eth_pcs_pma_v6_0_13_g_resyncs__parameterized0 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                           resynch[0].synch_inst                                                                                                                          |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_synchronizer_72 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[1].synch_inst                                                                                                                          |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_synchronizer_73 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         ebuff_gen.rx_elastic_buffer_i                                                                                                                    |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer_wrapper |        271 |        219 |      52 |    0 |    506 |      0 |      0 |            0 |
|                           rx_elastic_buffer_i                                                                                                                            |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer |        271 |        219 |      52 |    0 |    506 |      0 |      0 |            0 |
|                             (rx_elastic_buffer_i)                                                                                                                        |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|                             asynch_fifo_i                                                                                                                                |                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__parameterized0 |         83 |         31 |      52 |    0 |    190 |      0 |      0 |            0 |
|                               (asynch_fifo_i)                                                                                                                            |                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_asynch_fifo__parameterized0 |         29 |         29 |       0 |    0 |    116 |      0 |      0 |            0 |
|                               dp_ram_i                                                                                                                                   |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_dp_ram__parameterized0 |         54 |          2 |      52 |    0 |     74 |      0 |      0 |            0 |
|                             can_insert_synch                                                                                                                             |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_synchronizer_69 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             idle_delete_i                                                                                                                                |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_idle_delete |         99 |         99 |       0 |    0 |    194 |      0 |      0 |            0 |
|                               (idle_delete_i)                                                                                                                            |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_idle_delete |         87 |         87 |       0 |    0 |    194 |      0 |      0 |            0 |
|                               idle_detect_i0                                                                                                                             |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_idle_detect |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                               idle_detect_i1                                                                                                                             |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_idle_detect_70 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                               seq_detect_i0                                                                                                                              |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_seq_detect |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                               seq_detect_i1                                                                                                                              |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_seq_detect_71 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                             idle_insert_i                                                                                                                                |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_idle_insert |         86 |         86 |       0 |    0 |    112 |      0 |      0 |            0 |
|                         management_inst                                                                                                                                  |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_management_top |         43 |         43 |       0 |    0 |    118 |      0 |      0 |            0 |
|                           (management_inst)                                                                                                                              |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_management_top |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|                           drp_ipif_i                                                                                                                                     |                                                                                                                       ten_gig_eth_pcs_pma_v6_0_13_drp_ipif |         12 |         12 |       0 |    0 |     28 |      0 |      0 |            0 |
|                             (drp_ipif_i)                                                                                                                                 |                                                                                                                       ten_gig_eth_pcs_pma_v6_0_13_drp_ipif |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                             synch_1                                                                                                                                      |                                                                                                            ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer |          6 |          6 |       0 |    0 |     13 |      0 |      0 |            0 |
|                               (synch_1)                                                                                                                                  |                                                                                                            ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer |          5 |          5 |       0 |    0 |      7 |      0 |      0 |            0 |
|                               toggle_sync                                                                                                                                |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_synchronizer_68 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             synch_2                                                                                                                                      |                                                                                            ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer__parameterized0 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|                               (synch_2)                                                                                                                                  |                                                                                            ten_gig_eth_pcs_pma_v6_0_13_toggle_synchronizer__parameterized0 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                               toggle_sync                                                                                                                                |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_synchronizer_67 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           ieee_counters_i                                                                                                                                |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_ieee_counters |         17 |         17 |       0 |    0 |     30 |      0 |      0 |            0 |
|                           ieee_registers_i                                                                                                                               |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_ieee_registers |         12 |         12 |       0 |    0 |     42 |      0 |      0 |            0 |
|                             common_reg_block                                                                                                                             |                                                                                                          ten_gig_eth_pcs_pma_v6_0_13_common_ieee_registers |         12 |         12 |       0 |    0 |     42 |      0 |      0 |            0 |
|                               reg_1_0_15                                                                                                                                 |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_g_register |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_1_10_0                                                                                                                                 |                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_1_1_2                                                                                                                                  |                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized0 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_1_8_11                                                                                                                                 |                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_0_15                                                                                                                                 |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_register_58 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_1_2                                                                                                                                  |                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized0_59 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_32_0                                                                                                                                 |                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_60 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_32_1                                                                                                                                 |                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_61 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_32_12                                                                                                                                |                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized5_62 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_33_13_8                                                                                                                              |                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized2 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                               reg_3_33_14                                                                                                                                |                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized1_63 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_33_15                                                                                                                                |                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized0_64 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                               reg_3_33_7_0                                                                                                                               |                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized3 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                               reg_3_43_all                                                                                                                               |                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized4 |          1 |          1 |       0 |    0 |     16 |      0 |      0 |            0 |
|                               reg_3_8_10                                                                                                                                 |                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_g_register__parameterized1_65 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                           management_cs_i                                                                                                                                |                                                                                                                  ten_gig_eth_pcs_pma_v6_0_13_management_cs |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                             ipif_access_inst                                                                                                                             |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_cs_ipif_access |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         norm_err_block_counter_i                                                                                                                         |                                                                                               ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync |         10 |         10 |       0 |    0 |     29 |      0 |      0 |            0 |
|                           (norm_err_block_counter_i)                                                                                                                     |                                                                                               ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                           psynch_1                                                                                                                                       |                                                                                                          ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_55 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_2                                                                                                                                       |                                                                                                          ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_56 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_3                                                                                                                                       |                                                                                                          ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_57 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         pcs_ber_counter_i                                                                                                                                |                                                                                            ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_42 |         10 |         10 |       0 |    0 |     29 |      0 |      0 |            0 |
|                           (pcs_ber_counter_i)                                                                                                                            |                                                                                            ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_42 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                           psynch_1                                                                                                                                       |                                                                                                          ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_52 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_2                                                                                                                                       |                                                                                                          ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_53 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_3                                                                                                                                       |                                                                                                          ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_54 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         pcs_top_i                                                                                                                                        |                                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_pcs_top |       1349 |       1349 |       0 |    0 |   1077 |      0 |      0 |            0 |
|                           (pcs_top_i)                                                                                                                                    |                                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_pcs_top |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                           coreclk_rxusrclk2_timer_125us_resync                                                                                                           |                                                                                                            ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en |         22 |         22 |       0 |    0 |    130 |      0 |      0 |            0 |
|                             (coreclk_rxusrclk2_timer_125us_resync)                                                                                                       |                                                                                                            ten_gig_eth_pcs_pma_v6_0_13_coherent_resyncs_en |         22 |         22 |       0 |    0 |     34 |      0 |      0 |            0 |
|                             resynch[0].synchc_inst                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__8 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[10].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__18 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[11].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__19 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[12].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__20 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[13].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__21 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[14].synchc_inst                                                                                                                      |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__22 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[15].synchc_inst                                                                                                                      |                                                                                                            ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[1].synchc_inst                                                                                                                       |                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__9 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[2].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__10 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[3].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__11 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[4].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__12 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[5].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__13 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[6].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__14 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[7].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__15 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[8].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__16 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                             resynch[9].synchc_inst                                                                                                                       |                                                                                                        ten_gig_eth_pcs_pma_v6_0_13_synchronizer_enable__17 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           rx_pcs_i                                                                                                                                       |                                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_rx_pcs |        747 |        747 |       0 |    0 |    508 |      0 |      0 |            0 |
|                             (rx_pcs_i)                                                                                                                                   |                                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_rx_pcs |          6 |          6 |       0 |    0 |     72 |      0 |      0 |            0 |
|                             pcs_descramble_i                                                                                                                             |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_pcs_descramble |         38 |         38 |       0 |    0 |     58 |      0 |      0 |            0 |
|                             rx_ber_mon_fsm_i                                                                                                                             |                                                                                                                 ten_gig_eth_pcs_pma_v6_0_13_rx_ber_mon_fsm |         60 |         60 |       0 |    0 |     27 |      0 |      0 |            0 |
|                             rx_block_lock_fsm_i                                                                                                                          |                                                                                                              ten_gig_eth_pcs_pma_v6_0_13_rx_block_lock_fsm |         35 |         35 |       0 |    0 |     21 |      0 |      0 |            0 |
|                             rx_decoder_i                                                                                                                                 |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_rx_decoder |        523 |        523 |       0 |    0 |    208 |      0 |      0 |            0 |
|                             rx_pcs_fsm_i                                                                                                                                 |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_fsm |         31 |         31 |       0 |    0 |    107 |      0 |      0 |            0 |
|                             rx_pcs_test_i                                                                                                                                |                                                                                                                    ten_gig_eth_pcs_pma_v6_0_13_rx_pcs_test |         53 |         53 |       0 |    0 |      9 |      0 |      0 |            0 |
|                             synch_signal_ok                                                                                                                              |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_synchronizer_51 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           tx_pcs_i                                                                                                                                       |                                                                                                                         ten_gig_eth_pcs_pma_v6_0_13_tx_pcs |        580 |        580 |       0 |    0 |    437 |      0 |      0 |            0 |
|                             pcs_scramble_i                                                                                                                               |                                                                                                                   ten_gig_eth_pcs_pma_v6_0_13_pcs_scramble |        128 |        128 |       0 |    0 |     58 |      0 |      0 |            0 |
|                             tx_encoder_i                                                                                                                                 |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_tx_encoder |        449 |        449 |       0 |    0 |    310 |      0 |      0 |            0 |
|                             tx_pcs_fsm_i                                                                                                                                 |                                                                                                                     ten_gig_eth_pcs_pma_v6_0_13_tx_pcs_fsm |          3 |          3 |       0 |    0 |     69 |      0 |      0 |            0 |
|                         rxusrclk2_coreclk_resyncs_i                                                                                                                      |                                                                                                                      ten_gig_eth_pcs_pma_v6_0_13_g_resyncs |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|                           resynch[0].synch_inst                                                                                                                          |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_synchronizer_48 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[1].synch_inst                                                                                                                          |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_synchronizer_49 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                           resynch[2].synch_inst                                                                                                                          |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_synchronizer_50 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         synch_4                                                                                                                                          |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_synchronizer_43 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                         synch_5                                                                                                                                          |                                                                                                                ten_gig_eth_pcs_pma_v6_0_13_synchronizer_44 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                         test_err_block_counter_i                                                                                                                         |                                                                                            ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_45 |         11 |         11 |       0 |    0 |     29 |      0 |      0 |            0 |
|                           (test_err_block_counter_i)                                                                                                                     |                                                                                            ten_gig_eth_pcs_pma_v6_0_13_rxusrclk2_coreclk_counter_resync_45 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|                           psynch_1                                                                                                                                       |                                                                                                             ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_2                                                                                                                                       |                                                                                                          ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_46 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                           psynch_3                                                                                                                                       |                                                                                                          ten_gig_eth_pcs_pma_v6_0_13_pulse_synchronizer_47 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 bd_7ad4_xpcs_0_local_clock_reset_block                                                                                                                   |                                                                                                                       bd_7ad4_xpcs_0_local_clock_and_reset |         13 |         13 |       0 |    0 |    105 |      0 |      0 |            0 |
|                   (bd_7ad4_xpcs_0_local_clock_reset_block)                                                                                                               |                                                                                                                       bd_7ad4_xpcs_0_local_clock_and_reset |          3 |          3 |       0 |    0 |     25 |      0 |      0 |            0 |
|                   areset_rxusrclk2_sync_i                                                                                                                                |                                                                                                                      bd_7ad4_xpcs_0_ff_synchronizer_rst_30 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   coreclk_areset_sync_i                                                                                                                                  |                                                                                                                      bd_7ad4_xpcs_0_ff_synchronizer_rst_31 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   coreclk_reset_rx_sync_i                                                                                                                                |                                                                                                                      bd_7ad4_xpcs_0_ff_synchronizer_rst_32 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   coreclk_reset_tx_sync_i                                                                                                                                |                                                                                                                      bd_7ad4_xpcs_0_ff_synchronizer_rst_33 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   dclk_areset_sync_i                                                                                                                                     |                                                                                                                      bd_7ad4_xpcs_0_ff_synchronizer_rst_34 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   dclk_reset_rx_sync_i                                                                                                                                   |                                                                                                                      bd_7ad4_xpcs_0_ff_synchronizer_rst_35 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   gtrxreset_rxusrclk2_sync_i                                                                                                                             |                                                                                                                      bd_7ad4_xpcs_0_ff_synchronizer_rst_36 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   pma_resetout_rising_rxusrclk2_sync_i                                                                                                                   |                                                                                                                      bd_7ad4_xpcs_0_ff_synchronizer_rst_37 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   rxreset_rxusrclk2_sync_i                                                                                                                               |                                                                                                                      bd_7ad4_xpcs_0_ff_synchronizer_rst_38 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   rxresetdone_dclk_sync_i                                                                                                                                |                                                                                                                          bd_7ad4_xpcs_0_ff_synchronizer_39 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   signal_detect_coreclk_sync_i                                                                                                                           |                                                                                                                          bd_7ad4_xpcs_0_ff_synchronizer_40 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   signal_detect_dclk_sync_i                                                                                                                              |                                                                                                                          bd_7ad4_xpcs_0_ff_synchronizer_41 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   sim_speedup_controller_inst                                                                                                                            |                                                                                                                      bd_7ad4_xpcs_0_sim_speedup_controller |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   txreset_txusrclk2_sync_i                                                                                                                               |                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized0 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 cable_pull_coreclk_sync_i                                                                                                                                |                                                                                                                             bd_7ad4_xpcs_0_ff_synchronizer |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 cable_pull_logic_i                                                                                                                                       |                                                                                                                            bd_7ad4_xpcs_0_cable_pull_logic |         82 |         82 |       0 |    0 |     99 |      0 |      0 |            0 |
|                   (cable_pull_logic_i)                                                                                                                                   |                                                                                                                            bd_7ad4_xpcs_0_cable_pull_logic |         75 |         75 |       0 |    0 |     75 |      0 |      0 |            0 |
|                   cable_pull_reset_rising_rxusrclk2_sync_i                                                                                                               |                                                                                                                      bd_7ad4_xpcs_0_ff_synchronizer_rst_26 |          2 |          2 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   cable_pull_reset_sync_i                                                                                                                                |                                                                                                                          bd_7ad4_xpcs_0_ff_synchronizer_27 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   cable_unpull_reset_rising_rxusrclk2_sync_i                                                                                                             |                                                                                                                      bd_7ad4_xpcs_0_ff_synchronizer_rst_28 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|                   cable_unpull_reset_sync_i                                                                                                                              |                                                                                                                          bd_7ad4_xpcs_0_ff_synchronizer_29 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 gt0_gtwizard_10gbaser_multi_gt_i                                                                                                                         |                                                                                                              bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_multi_GT |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   gt0_gtwizard_gth_10gbaser_i                                                                                                                            |                                                                                                                    bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_GT |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 gt0_rxresetdone_i_reg_rxusrclk2_sync_i                                                                                                                   |                                                                                                                          bd_7ad4_xpcs_0_ff_synchronizer_19 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 gt0_rxresetdone_i_sync_i                                                                                                                                 |                                                                                                                          bd_7ad4_xpcs_0_ff_synchronizer_20 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gt0_txresetdone_i_sync_i                                                                                                                                 |                                                                                                                          bd_7ad4_xpcs_0_ff_synchronizer_21 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gtrxreset_coreclk_sync_i                                                                                                                                 |                                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_rst |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 qplllock_coreclk_sync_i                                                                                                                                  |                                                                                                         bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized1 |          2 |          2 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 qplllock_rxusrclk2_sync_i                                                                                                                                |                                                                                                      bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized1_22 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 qplllock_txusrclk2_sync_i                                                                                                                                |                                                                                                      bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized1_23 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 signal_detect_coreclk_sync_i                                                                                                                             |                                                                                                                          bd_7ad4_xpcs_0_ff_synchronizer_24 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 signal_detect_rxusrclk2_sync_i                                                                                                                           |                                                                                                                          bd_7ad4_xpcs_0_ff_synchronizer_25 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |            0 |
|         fifo_generator_nonshared_status_i                                                                                                                                |                                                                                                                                      fifo_generator_status |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|           U0                                                                                                                                                             |                                                                                                                     fifo_generator_v13_2_2__parameterized1 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|             inst_fifo_gen                                                                                                                                                |                                                                                                               fifo_generator_v13_2_2_synth__parameterized0 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|               gconvfifo.rf                                                                                                                                               |                                                                                                  fifo_generator_v13_2_2_fifo_generator_top__parameterized0 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|                 grf.rf                                                                                                                                                   |                                                                                              fifo_generator_v13_2_2_fifo_generator_ramfifo__parameterized0 |         41 |         41 |       0 |    0 |    522 |      6 |      1 |            0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                                             |                                                                                                                         fifo_generator_v13_2_2_clk_x_pntrs |         18 |         18 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                                         |                                                                                                                         fifo_generator_v13_2_2_clk_x_pntrs |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     rd_pntr_cdc_inst                                                                                                                                     |                                                                                                                           xpm_cdc_gray__parameterized4__31 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                     wr_pntr_cdc_inst                                                                                                                                     |                                                                                                                           xpm_cdc_gray__parameterized4__30 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                               |                                                                                                            fifo_generator_v13_2_2_rd_logic__parameterized0 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |            0 |
|                     gr1.gr1_int.rfwft                                                                                                                                    |                                                                                                             fifo_generator_v13_2_2_rd_fwft__parameterized0 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                     gras.rsts                                                                                                                                            |                                                                                                  fifo_generator_v13_2_2_rd_status_flags_as__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     rpntr                                                                                                                                                |                                                                                                         fifo_generator_v13_2_2_rd_bin_cntr__parameterized0 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                               |                                                                                                            fifo_generator_v13_2_2_wr_logic__parameterized0 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                     gwas.wsts                                                                                                                                            |                                                                                                  fifo_generator_v13_2_2_wr_status_flags_as__parameterized0 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     wpntr                                                                                                                                                |                                                                                                         fifo_generator_v13_2_2_wr_bin_cntr__parameterized0 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                   gntv_or_sync_fifo.mem                                                                                                                                  |                                                                                                              fifo_generator_v13_2_2_memory__parameterized0 |          7 |          7 |       0 |    0 |    458 |      6 |      1 |            0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                                              |                                                                                                              fifo_generator_v13_2_2_memory__parameterized0 |          0 |          0 |       0 |    0 |    458 |      0 |      0 |            0 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                                             |                                                                                                                         blk_mem_gen_v8_4_1__parameterized1 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                       inst_blk_mem_gen                                                                                                                                   |                                                                                                                   blk_mem_gen_v8_4_1_synth__parameterized0 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                                                             |                                                                                                         blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized0 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                           valid.cstr                                                                                                                                     |                                                                                                blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0 |          7 |          7 |       0 |    0 |      0 |      6 |      1 |            0 |
|                             ramloop[0].ram.r                                                                                                                             |                                                                                                  blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                                blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|                             ramloop[1].ram.r                                                                                                                             |                                                                                                  blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                                blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized1 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[2].ram.r                                                                                                                             |                                                                                                  blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                                blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[3].ram.r                                                                                                                             |                                                                                                  blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                                blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[4].ram.r                                                                                                                             |                                                                                                  blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                                blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized4 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[5].ram.r                                                                                                                             |                                                                                                  blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized5 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                                blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized5 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                             ramloop[6].ram.r                                                                                                                             |                                                                                                  blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized6 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                               prim_noinit.ram                                                                                                                            |                                                                                                blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized6 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|         tx_abs_inverter_nonshared_i                                                                                                                                      |                                                                                                                                              inverter_0__9 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         xge_attachment                                                                                                                                                   |                                                                                                                                          nf_10g_attachment |       1608 |       1590 |      12 |    6 |   2303 |     12 |      5 |            0 |
|           (xge_attachment)                                                                                                                                               |                                                                                                                                          nf_10g_attachment |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           converter_rx                                                                                                                                                   |                                                                                                                                          nf_axis_converter |       1041 |       1029 |      12 |    0 |   1215 |      5 |      3 |            0 |
|             (converter_rx)                                                                                                                                               |                                                                                                                                          nf_axis_converter |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             axis_fifo_inst                                                                                                                                               |                                                                                                                                                  axis_fifo |        360 |        360 |       0 |    0 |    662 |      4 |      2 |            0 |
|               (axis_fifo_inst)                                                                                                                                           |                                                                                                                                                  axis_fifo |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               data_fifo                                                                                                                                                  |                                                                                                                     fallthrough_small_fifo__parameterized5 |        314 |        314 |       0 |    0 |    593 |      4 |      1 |            0 |
|                 (data_fifo)                                                                                                                                              |                                                                                                                     fallthrough_small_fifo__parameterized5 |          7 |          7 |       0 |    0 |    583 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                                 small_fifo__parameterized5 |        307 |        307 |       0 |    0 |     10 |      4 |      1 |            0 |
|               meta_fifo                                                                                                                                                  |                                                                                                                   fallthrough_small_fifo__parameterized6_3 |         46 |         46 |       0 |    0 |     67 |      0 |      1 |            0 |
|                 (meta_fifo)                                                                                                                                              |                                                                                                                   fallthrough_small_fifo__parameterized6_3 |          6 |          6 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                               small_fifo__parameterized6_4 |         40 |         40 |       0 |    0 |     16 |      0 |      1 |            0 |
|             nf_converter                                                                                                                                                 |                                                                                                                                     nf_axis_converter_main |        681 |        669 |      12 |    0 |    553 |      1 |      1 |            0 |
|               (nf_converter)                                                                                                                                             |                                                                                                                                     nf_axis_converter_main |          5 |          5 |       0 |    0 |    312 |      0 |      0 |            0 |
|               DEFAULT_VALUE_ENABLE.info_fifo                                                                                                                             |                                                                                                                     fallthrough_small_fifo__parameterized3 |         94 |         82 |      12 |    0 |     67 |      0 |      0 |            0 |
|                 (DEFAULT_VALUE_ENABLE.info_fifo)                                                                                                                         |                                                                                                                     fallthrough_small_fifo__parameterized3 |         46 |         46 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                                 small_fifo__parameterized3 |         48 |         36 |      12 |    0 |     32 |      0 |      0 |            0 |
|               input_fifo                                                                                                                                                 |                                                                                                                     fallthrough_small_fifo__parameterized4 |        582 |        582 |       0 |    0 |    174 |      1 |      1 |            0 |
|                 (input_fifo)                                                                                                                                             |                                                                                                                     fallthrough_small_fifo__parameterized4 |        517 |        517 |       0 |    0 |    149 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                                 small_fifo__parameterized4 |         65 |         65 |       0 |    0 |     25 |      1 |      1 |            0 |
|           converter_tx                                                                                                                                                   |                                                                                                                          nf_axis_converter__parameterized0 |        360 |        360 |       0 |    0 |    790 |      5 |      2 |            0 |
|             axis_fifo_inst                                                                                                                                               |                                                                                                                                  axis_fifo__parameterized0 |         71 |         71 |       0 |    0 |    176 |      1 |      1 |            0 |
|               (axis_fifo_inst)                                                                                                                                           |                                                                                                                                  axis_fifo__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               data_fifo                                                                                                                                                  |                                                                                                                     fallthrough_small_fifo__parameterized8 |         58 |         58 |       0 |    0 |    165 |      1 |      1 |            0 |
|                 (data_fifo)                                                                                                                                              |                                                                                                                     fallthrough_small_fifo__parameterized8 |          5 |          5 |       0 |    0 |    149 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                                 small_fifo__parameterized8 |         53 |         53 |       0 |    0 |     16 |      1 |      1 |            0 |
|               meta_fifo                                                                                                                                                  |                                                                                                                   fallthrough_small_fifo__parameterized6_1 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 (meta_fifo)                                                                                                                                              |                                                                                                                   fallthrough_small_fifo__parameterized6_1 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                               small_fifo__parameterized6_2 |         10 |         10 |       0 |    0 |      6 |      0 |      0 |            0 |
|             nf_converter                                                                                                                                                 |                                                                                                                     nf_axis_converter_main__parameterized0 |        290 |        290 |       0 |    0 |    614 |      4 |      1 |            0 |
|               (nf_converter)                                                                                                                                             |                                                                                                                     nf_axis_converter_main__parameterized0 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               DEFAULT_VALUE_DISABLE.info_fifo                                                                                                                            |                                                                                                                     fallthrough_small_fifo__parameterized6 |         17 |         17 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 (DEFAULT_VALUE_DISABLE.info_fifo)                                                                                                                        |                                                                                                                     fallthrough_small_fifo__parameterized6 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                                 small_fifo__parameterized6 |         15 |         15 |       0 |    0 |      6 |      0 |      0 |            0 |
|               input_fifo                                                                                                                                                 |                                                                                                                     fallthrough_small_fifo__parameterized7 |        272 |        272 |       0 |    0 |    600 |      4 |      1 |            0 |
|                 (input_fifo)                                                                                                                                             |                                                                                                                     fallthrough_small_fifo__parameterized7 |        106 |        106 |       0 |    0 |    581 |      0 |      0 |            0 |
|                 fifo                                                                                                                                                     |                                                                                                                                 small_fifo__parameterized7 |        166 |        166 |       0 |    0 |     19 |      4 |      1 |            0 |
|           rx_fifo_intf                                                                                                                                                   |                                                                                                                                                   rx_queue |        137 |        134 |       0 |    3 |    180 |      1 |      0 |            0 |
|             (rx_fifo_intf)                                                                                                                                               |                                                                                                                                                   rx_queue |         89 |         89 |       0 |    0 |     76 |      1 |      0 |            0 |
|             rx_info_fifo                                                                                                                                                 |                                                                                                                              fifo_generator_1_9__xdcDup__7 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|               U0                                                                                                                                                         |                                                                                                                          fifo_generator_v13_2_2__xdcDup__7 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                 inst_fifo_gen                                                                                                                                            |                                                                                                                    fifo_generator_v13_2_2_synth__xdcDup__7 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                   gconvfifo.rf                                                                                                                                           |                                                                                                       fifo_generator_v13_2_2_fifo_generator_top__xdcDup__7 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                     grf.rf                                                                                                                                               |                                                                                                   fifo_generator_v13_2_2_fifo_generator_ramfifo__xdcDup__7 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                         |                                                                                                             fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__10 |         15 |         15 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.gcx.clkx)                                                                                                                     |                                                                                                             fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__10 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         rd_pntr_cdc_inst                                                                                                                                 |                                                                                                                               xpm_cdc_gray__parameterized4 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                         wr_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__34 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                           |                                                                                                                          fifo_generator_v13_2_2_rd_logic_5 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                         gr1.gr1_int.rfwft                                                                                                                                |                                                                                                                          fifo_generator_v13_2_2_rd_fwft_16 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         gras.rsts                                                                                                                                        |                                                                                                               fifo_generator_v13_2_2_rd_status_flags_as_17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         rpntr                                                                                                                                            |                                                                                                                      fifo_generator_v13_2_2_rd_bin_cntr_18 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                           |                                                                                                                          fifo_generator_v13_2_2_wr_logic_6 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |            0 |
|                         gwas.wsts                                                                                                                                        |                                                                                                               fifo_generator_v13_2_2_wr_status_flags_as_14 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         wpntr                                                                                                                                            |                                                                                                                      fifo_generator_v13_2_2_wr_bin_cntr_15 |          4 |          4 |       0 |    0 |     12 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.mem                                                                                                                              |                                                                                                                            fifo_generator_v13_2_2_memory_7 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                                                                         |                                                                                                                                       blk_mem_gen_v8_4_1_8 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                           inst_blk_mem_gen                                                                                                                               |                                                                                                                                 blk_mem_gen_v8_4_1_synth_9 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                                                         |                                                                                                                      blk_mem_gen_v8_4_1_blk_mem_gen_top_10 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                               valid.cstr                                                                                                                                 |                                                                                                             blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr_11 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                                 ramloop[0].ram.r                                                                                                                         |                                                                                                               blk_mem_gen_v8_4_1_blk_mem_gen_prim_width_12 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                       rstblk                                                                                                                                             |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__7 |          6 |          6 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (rstblk)                                                                                                                                         |                                                                                                        fifo_generator_v13_2_2_reset_blk_ramfifo__xdcDup__7 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                            |                                                                                                                                             xpm_cdc_single |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                            |                                                                                                                                         xpm_cdc_single__22 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                                                                             |                                                                                                                           xpm_cdc_sync_rst__parameterized0 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                                                     |                                                                                                                       xpm_cdc_sync_rst__parameterized0__22 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|           rx_fifo_rst                                                                                                                                                    |                                                                                                                                        data_sync_block__10 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           tx_fifo_intf                                                                                                                                                   |                                                                                                                                                   tx_queue |         69 |         66 |       0 |    3 |    106 |      1 |      0 |            0 |
|             (tx_fifo_intf)                                                                                                                                               |                                                                                                                                                   tx_queue |         21 |         21 |       0 |    0 |      2 |      1 |      0 |            0 |
|             tx_info_fifo                                                                                                                                                 |                                                                                                                                         fifo_generator_1_9 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|               U0                                                                                                                                                         |                                                                                                                                     fifo_generator_v13_2_2 |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                 inst_fifo_gen                                                                                                                                            |                                                                                                                               fifo_generator_v13_2_2_synth |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                   gconvfifo.rf                                                                                                                                           |                                                                                                                  fifo_generator_v13_2_2_fifo_generator_top |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                     grf.rf                                                                                                                                               |                                                                                                              fifo_generator_v13_2_2_fifo_generator_ramfifo |         48 |         45 |       0 |    3 |    104 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                         |                                                                                                             fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__11 |         15 |         15 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (gntv_or_sync_fifo.gcx.clkx)                                                                                                                     |                                                                                                             fifo_generator_v13_2_2_clk_x_pntrs__xdcDup__11 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|                         rd_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__33 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                         wr_pntr_cdc_inst                                                                                                                                 |                                                                                                                           xpm_cdc_gray__parameterized4__32 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                           |                                                                                                                            fifo_generator_v13_2_2_rd_logic |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                         gr1.gr1_int.rfwft                                                                                                                                |                                                                                                                             fifo_generator_v13_2_2_rd_fwft |          9 |          9 |       0 |    0 |      8 |      0 |      0 |            0 |
|                         gras.rsts                                                                                                                                        |                                                                                                                  fifo_generator_v13_2_2_rd_status_flags_as |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         rpntr                                                                                                                                            |                                                                                                                         fifo_generator_v13_2_2_rd_bin_cntr |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                           |                                                                                                                            fifo_generator_v13_2_2_wr_logic |          7 |          7 |       0 |    0 |     14 |      0 |      0 |            0 |
|                         gwas.wsts                                                                                                                                        |                                                                                                                  fifo_generator_v13_2_2_wr_status_flags_as |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|                         wpntr                                                                                                                                            |                                                                                                                         fifo_generator_v13_2_2_wr_bin_cntr |          4 |          4 |       0 |    0 |     12 |      0 |      0 |            0 |
|                       gntv_or_sync_fifo.mem                                                                                                                              |                                                                                                                              fifo_generator_v13_2_2_memory |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                                                                         |                                                                                                                                         blk_mem_gen_v8_4_1 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                           inst_blk_mem_gen                                                                                                                               |                                                                                                                                   blk_mem_gen_v8_4_1_synth |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                                                         |                                                                                                                         blk_mem_gen_v8_4_1_blk_mem_gen_top |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                               valid.cstr                                                                                                                                 |                                                                                                                blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                                 ramloop[0].ram.r                                                                                                                         |                                                                                                                  blk_mem_gen_v8_4_1_blk_mem_gen_prim_width |          5 |          2 |       0 |    3 |      8 |      0 |      0 |            0 |
|                       rstblk                                                                                                                                             |                                                                                                                   fifo_generator_v13_2_2_reset_blk_ramfifo |          6 |          6 |       0 |    0 |     32 |      0 |      0 |            0 |
|                         (rstblk)                                                                                                                                         |                                                                                                                   fifo_generator_v13_2_2_reset_blk_ramfifo |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                                            |                                                                                                                                         xpm_cdc_single__21 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                                            |                                                                                                                                         xpm_cdc_single__20 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                                                                             |                                                                                                                       xpm_cdc_sync_rst__parameterized0__21 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                                                     |                                                                                                                       xpm_cdc_sync_rst__parameterized0__20 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|           tx_fifo_rst                                                                                                                                                    |                                                                                                                                            data_sync_block |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|       nf_10g_interface_cpu_regs_inst                                                                                                                                     |                                                                                                                                  nf_10g_interface_cpu_regs |        327 |        327 |       0 |    0 |    134 |      0 |      0 |            0 |
|   nf_datapath_0                                                                                                                                                          |                                                                                                                                                nf_datapath |      79182 |      65769 |    7052 | 6361 | 213943 |   1024 |     38 |            0 |
|     bram_output_queues_1                                                                                                                                                 |                                                                                                                                       sss_output_queues_ip |       2794 |       2794 |       0 |    0 |   5405 |    170 |      6 |            0 |
|       (bram_output_queues_1)                                                                                                                                             |                                                                                                                                       sss_output_queues_ip |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       inst                                                                                                                                                               |                                                                                                                                          sss_output_queues |       2793 |       2793 |       0 |    0 |   5405 |    170 |      6 |            0 |
|         (inst)                                                                                                                                                           |                                                                                                                                          sss_output_queues |        396 |        396 |       0 |    0 |   1341 |      0 |      0 |            0 |
|         sss_output_queues[0].metadata_fifo                                                                                                                               |                                                                                                                     fallthrough_small_fifo__parameterized2 |         58 |         58 |       0 |    0 |     69 |      1 |      0 |            0 |
|           (sss_output_queues[0].metadata_fifo)                                                                                                                           |                                                                                                                     fallthrough_small_fifo__parameterized2 |          4 |          4 |       0 |    0 |     35 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                             small_fifo__parameterized2_758 |         54 |         54 |       0 |    0 |     34 |      1 |      0 |            0 |
|         sss_output_queues[0].output_fifo                                                                                                                                 |                                                                                                                                 sss_fallthrough_small_fifo |        218 |        218 |       0 |    0 |    667 |     32 |      1 |            0 |
|           (sss_output_queues[0].output_fifo)                                                                                                                             |                                                                                                                                 sss_fallthrough_small_fifo |         41 |         41 |       0 |    0 |    594 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                                         sss_small_fifo_757 |        177 |        177 |       0 |    0 |     73 |     32 |      1 |            0 |
|         sss_output_queues[1].metadata_fifo                                                                                                                               |                                                                                                                 fallthrough_small_fifo__parameterized2_743 |         58 |         58 |       0 |    0 |     69 |      1 |      0 |            0 |
|           (sss_output_queues[1].metadata_fifo)                                                                                                                           |                                                                                                                 fallthrough_small_fifo__parameterized2_743 |          4 |          4 |       0 |    0 |     35 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                             small_fifo__parameterized2_756 |         54 |         54 |       0 |    0 |     34 |      1 |      0 |            0 |
|         sss_output_queues[1].output_fifo                                                                                                                                 |                                                                                                                             sss_fallthrough_small_fifo_744 |        221 |        221 |       0 |    0 |    667 |     32 |      1 |            0 |
|           (sss_output_queues[1].output_fifo)                                                                                                                             |                                                                                                                             sss_fallthrough_small_fifo_744 |         44 |         44 |       0 |    0 |    594 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                                         sss_small_fifo_755 |        177 |        177 |       0 |    0 |     73 |     32 |      1 |            0 |
|         sss_output_queues[2].metadata_fifo                                                                                                                               |                                                                                                                 fallthrough_small_fifo__parameterized2_745 |         58 |         58 |       0 |    0 |     69 |      1 |      0 |            0 |
|           (sss_output_queues[2].metadata_fifo)                                                                                                                           |                                                                                                                 fallthrough_small_fifo__parameterized2_745 |          4 |          4 |       0 |    0 |     35 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                             small_fifo__parameterized2_754 |         54 |         54 |       0 |    0 |     34 |      1 |      0 |            0 |
|         sss_output_queues[2].output_fifo                                                                                                                                 |                                                                                                                             sss_fallthrough_small_fifo_746 |        238 |        238 |       0 |    0 |    667 |     32 |      1 |            0 |
|           (sss_output_queues[2].output_fifo)                                                                                                                             |                                                                                                                             sss_fallthrough_small_fifo_746 |         41 |         41 |       0 |    0 |    594 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                                         sss_small_fifo_753 |        197 |        197 |       0 |    0 |     73 |     32 |      1 |            0 |
|         sss_output_queues[3].metadata_fifo                                                                                                                               |                                                                                                                 fallthrough_small_fifo__parameterized2_747 |         58 |         58 |       0 |    0 |     69 |      1 |      0 |            0 |
|           (sss_output_queues[3].metadata_fifo)                                                                                                                           |                                                                                                                 fallthrough_small_fifo__parameterized2_747 |          4 |          4 |       0 |    0 |     35 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                             small_fifo__parameterized2_752 |         54 |         54 |       0 |    0 |     34 |      1 |      0 |            0 |
|         sss_output_queues[3].output_fifo                                                                                                                                 |                                                                                                                             sss_fallthrough_small_fifo_748 |        219 |        219 |       0 |    0 |    667 |     32 |      1 |            0 |
|           (sss_output_queues[3].output_fifo)                                                                                                                             |                                                                                                                             sss_fallthrough_small_fifo_748 |         42 |         42 |       0 |    0 |    594 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                                         sss_small_fifo_751 |        177 |        177 |       0 |    0 |     73 |     32 |      1 |            0 |
|         sss_output_queues[4].metadata_fifo                                                                                                                               |                                                                                                                 fallthrough_small_fifo__parameterized2_749 |        238 |        238 |       0 |    0 |    293 |      7 |      1 |            0 |
|           (sss_output_queues[4].metadata_fifo)                                                                                                                           |                                                                                                                 fallthrough_small_fifo__parameterized2_749 |          4 |          4 |       0 |    0 |    259 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                                 small_fifo__parameterized2 |        234 |        234 |       0 |    0 |     34 |      7 |      1 |            0 |
|         sss_output_queues[4].output_fifo                                                                                                                                 |                                                                                                                             sss_fallthrough_small_fifo_750 |        508 |        508 |       0 |    0 |    619 |     31 |      1 |            0 |
|           (sss_output_queues[4].output_fifo)                                                                                                                             |                                                                                                                             sss_fallthrough_small_fifo_750 |         42 |         42 |       0 |    0 |    570 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                                             sss_small_fifo |        466 |        466 |       0 |    0 |     49 |     31 |      1 |            0 |
|         sss_output_queues_cpu_regs_inst                                                                                                                                  |                                                                                                                                 sss_output_queues_cpu_regs |        525 |        525 |       0 |    0 |    208 |      0 |      0 |            0 |
|     input_arbiter_v1_0                                                                                                                                                   |                                                                                                                                           input_arbiter_ip |       1746 |       1746 |       0 |    0 |   3763 |     30 |      0 |            0 |
|       inst                                                                                                                                                               |                                                                                                                                              input_arbiter |       1746 |       1746 |       0 |    0 |   3763 |     30 |      0 |            0 |
|         (inst)                                                                                                                                                           |                                                                                                                                              input_arbiter |         32 |         32 |       0 |    0 |    130 |      0 |      0 |            0 |
|         arbiter_cpu_regs_inst                                                                                                                                            |                                                                                                                                     input_arbiter_cpu_regs |        126 |        126 |       0 |    0 |    133 |      0 |      0 |            0 |
|         in_arb_queues[0].in_arb_fifo                                                                                                                                     |                                                                                                                                     fallthrough_small_fifo |        205 |        205 |       0 |    0 |    700 |      6 |      0 |            0 |
|           (in_arb_queues[0].in_arb_fifo)                                                                                                                                 |                                                                                                                                     fallthrough_small_fifo |          9 |          9 |       0 |    0 |    681 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                                             small_fifo_742 |        196 |        196 |       0 |    0 |     19 |      6 |      0 |            0 |
|         in_arb_queues[1].in_arb_fifo                                                                                                                                     |                                                                                                                                 fallthrough_small_fifo_735 |        205 |        205 |       0 |    0 |    700 |      6 |      0 |            0 |
|           (in_arb_queues[1].in_arb_fifo)                                                                                                                                 |                                                                                                                                 fallthrough_small_fifo_735 |          9 |          9 |       0 |    0 |    681 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                                             small_fifo_741 |        196 |        196 |       0 |    0 |     19 |      6 |      0 |            0 |
|         in_arb_queues[2].in_arb_fifo                                                                                                                                     |                                                                                                                                 fallthrough_small_fifo_736 |        204 |        204 |       0 |    0 |    700 |      6 |      0 |            0 |
|           (in_arb_queues[2].in_arb_fifo)                                                                                                                                 |                                                                                                                                 fallthrough_small_fifo_736 |          9 |          9 |       0 |    0 |    681 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                                             small_fifo_740 |        195 |        195 |       0 |    0 |     19 |      6 |      0 |            0 |
|         in_arb_queues[3].in_arb_fifo                                                                                                                                     |                                                                                                                                 fallthrough_small_fifo_737 |        575 |        575 |       0 |    0 |    700 |      6 |      0 |            0 |
|           (in_arb_queues[3].in_arb_fifo)                                                                                                                                 |                                                                                                                                 fallthrough_small_fifo_737 |        370 |        370 |       0 |    0 |    681 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                                             small_fifo_739 |        205 |        205 |       0 |    0 |     19 |      6 |      0 |            0 |
|         in_arb_queues[4].in_arb_fifo                                                                                                                                     |                                                                                                                                 fallthrough_small_fifo_738 |        399 |        399 |       0 |    0 |    700 |      6 |      0 |            0 |
|           (in_arb_queues[4].in_arb_fifo)                                                                                                                                 |                                                                                                                                 fallthrough_small_fifo_738 |        202 |        202 |       0 |    0 |    681 |      0 |      0 |            0 |
|           fifo                                                                                                                                                           |                                                                                                                                                 small_fifo |        197 |        197 |       0 |    0 |     19 |      6 |      0 |            0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                                                                                 Instance                                                                                 |                                                                           Module                                                                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|     nf_sume_sdnet_wrapper_1                                                                                                                                              |                                                                                                                                           nf_sume_sdnet_ip |      74645 |      61232 |    7052 | 6361 | 204775 |    824 |     32 |            0 |
|       (nf_sume_sdnet_wrapper_1)                                                                                                                                          |                                                                                                                                           nf_sume_sdnet_ip |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|       inst                                                                                                                                                               |                                                                                                                                              nf_sume_sdnet |      74641 |      61228 |    7052 | 6361 | 204775 |    824 |     32 |            0 |
|         SimpleSumeSwitch_inst                                                                                                                                            |                                                                                                                                           SimpleSumeSwitch |      74640 |      61227 |    7052 | 6361 | 204774 |    824 |     32 |            0 |
|           (SimpleSumeSwitch_inst)                                                                                                                                        |                                                                                                                                           SimpleSumeSwitch |         20 |          7 |       0 |   13 |     28 |      0 |      0 |            0 |
|           S_BRIDGER_for_alt_forward_tuple_in_request                                                                                                                     |                                                                                                                 S_BRIDGER_for_alt_forward_tuple_in_request |         89 |         89 |       0 |    0 |    125 |      1 |      0 |            0 |
|             (S_BRIDGER_for_alt_forward_tuple_in_request)                                                                                                                 |                                                                                                                 S_BRIDGER_for_alt_forward_tuple_in_request |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             myfifo                                                                                                                                                       |                                                                                                                  xpm_fifo_async__parameterized2__xdcDup__2 |         89 |         89 |       0 |    0 |    124 |      1 |      0 |            0 |
|               (myfifo)                                                                                                                                                   |                                                                                                                  xpm_fifo_async__parameterized2__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                   xpm_fifo_base__parameterized2__xdcDup__2 |         88 |         88 |       0 |    0 |    124 |      1 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                   xpm_fifo_base__parameterized2__xdcDup__2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__157 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2166 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2168 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__156 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized5__3 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2170 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2171 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2172 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2173 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2174 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2175 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                    xpm_fifo_rst__xdcDup__9 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                    xpm_fifo_rst__xdcDup__9 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__346 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__345 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_BRIDGER_for_element_1_tuple_in_request                                                                                                                       |                                                                                                                   S_BRIDGER_for_element_1_tuple_in_request |         89 |         89 |       0 |    0 |    125 |      0 |      1 |            0 |
|             (S_BRIDGER_for_element_1_tuple_in_request)                                                                                                                   |                                                                                                                   S_BRIDGER_for_element_1_tuple_in_request |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             myfifo                                                                                                                                                       |                                                                                                                                             xpm_fifo_async |         89 |         89 |       0 |    0 |    124 |      0 |      1 |            0 |
|               (myfifo)                                                                                                                                                   |                                                                                                                                             xpm_fifo_async |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                                              xpm_fifo_base |         88 |         88 |       0 |    0 |    124 |      0 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                                              xpm_fifo_base |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__163 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2156 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2158 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__162 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized2__2 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2160 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2161 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2162 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2163 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2164 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2165 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                    xpm_fifo_rst__xdcDup__6 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                    xpm_fifo_rst__xdcDup__6 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__352 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__351 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_BRIDGER_for_get_timestamp_0_tuple_in_get_timestamp_input                                                                                                     |                                                                                                 S_BRIDGER_for_get_timestamp_0_tuple_in_get_timestamp_input |         88 |         88 |       0 |    0 |    125 |      0 |      0 |            0 |
|             (S_BRIDGER_for_get_timestamp_0_tuple_in_get_timestamp_input)                                                                                                 |                                                                                                 S_BRIDGER_for_get_timestamp_0_tuple_in_get_timestamp_input |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             myfifo                                                                                                                                                       |                                                                                                                             xpm_fifo_async__parameterized3 |         88 |         88 |       0 |    0 |    124 |      0 |      0 |            0 |
|               (myfifo)                                                                                                                                                   |                                                                                                                             xpm_fifo_async__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                              xpm_fifo_base__parameterized3 |         87 |         87 |       0 |    0 |    124 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                              xpm_fifo_base__parameterized3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__167 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2146 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2148 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__166 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2150 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2151 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2152 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2153 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2154 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2155 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                    xpm_fifo_rst__xdcDup__8 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                    xpm_fifo_rst__xdcDup__8 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__356 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__355 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_BRIDGER_for_ipv4_forward_tuple_in_request                                                                                                                    |                                                                                                                S_BRIDGER_for_ipv4_forward_tuple_in_request |         89 |         89 |       0 |    0 |    125 |      0 |      1 |            0 |
|             (S_BRIDGER_for_ipv4_forward_tuple_in_request)                                                                                                                |                                                                                                                S_BRIDGER_for_ipv4_forward_tuple_in_request |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             myfifo                                                                                                                                                       |                                                                                                                                  xpm_fifo_async__xdcDup__1 |         89 |         89 |       0 |    0 |    124 |      0 |      1 |            0 |
|               (myfifo)                                                                                                                                                   |                                                                                                                                  xpm_fifo_async__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                                   xpm_fifo_base__xdcDup__1 |         88 |         88 |       0 |    0 |    124 |      0 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                                   xpm_fifo_base__xdcDup__1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                               xpm_cdc_gray |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2136 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2138 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__172 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                            xpm_memory_base__parameterized2 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2140 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2141 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2142 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2143 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2144 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2145 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                    xpm_fifo_rst__xdcDup__1 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                    xpm_fifo_rst__xdcDup__1 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                           xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__361 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_BRIDGER_for_ntransitions_reg_rw_0_tuple_in_ntransitions_reg_rw_input                                                                                         |                                                                                     S_BRIDGER_for_ntransitions_reg_rw_0_tuple_in_ntransitions_reg_rw_input |         89 |         89 |       0 |    0 |    125 |      1 |      0 |            0 |
|             (S_BRIDGER_for_ntransitions_reg_rw_0_tuple_in_ntransitions_reg_rw_input)                                                                                     |                                                                                     S_BRIDGER_for_ntransitions_reg_rw_0_tuple_in_ntransitions_reg_rw_input |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             myfifo                                                                                                                                                       |                                                                                                                  xpm_fifo_async__parameterized0__xdcDup__2 |         89 |         89 |       0 |    0 |    124 |      1 |      0 |            0 |
|               (myfifo)                                                                                                                                                   |                                                                                                                  xpm_fifo_async__parameterized0__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                   xpm_fifo_base__parameterized0__xdcDup__2 |         88 |         88 |       0 |    0 |    124 |      1 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                   xpm_fifo_base__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__171 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2126 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2128 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__170 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                            xpm_memory_base__parameterized3 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2130 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2131 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2132 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2133 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2134 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2135 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                    xpm_fifo_rst__xdcDup__3 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                    xpm_fifo_rst__xdcDup__3 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__360 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__359 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_BRIDGER_for_portstatus_reg_praw_0_tuple_in_portstatus_reg_praw_input                                                                                         |                                                                                     S_BRIDGER_for_portstatus_reg_praw_0_tuple_in_portstatus_reg_praw_input |         92 |         92 |       0 |    0 |    125 |      2 |      0 |            0 |
|             (S_BRIDGER_for_portstatus_reg_praw_0_tuple_in_portstatus_reg_praw_input)                                                                                     |                                                                                     S_BRIDGER_for_portstatus_reg_praw_0_tuple_in_portstatus_reg_praw_input |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             myfifo                                                                                                                                                       |                                                                                                                             xpm_fifo_async__parameterized1 |         91 |         91 |       0 |    0 |    124 |      2 |      0 |            0 |
|               (myfifo)                                                                                                                                                   |                                                                                                                             xpm_fifo_async__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                              xpm_fifo_base__parameterized1 |         90 |         90 |       0 |    0 |    124 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                              xpm_fifo_base__parameterized1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__147 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2116 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2118 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__146 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                            xpm_memory_base__parameterized4 |          3 |          3 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2120 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2121 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2122 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2123 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2124 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2125 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                    xpm_fifo_rst__xdcDup__5 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                    xpm_fifo_rst__xdcDup__5 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__336 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__335 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_BRIDGER_for_sftactics_tuple_in_request                                                                                                                       |                                                                                                                   S_BRIDGER_for_sftactics_tuple_in_request |         89 |         89 |       0 |    0 |    125 |      1 |      0 |            0 |
|             (S_BRIDGER_for_sftactics_tuple_in_request)                                                                                                                   |                                                                                                                   S_BRIDGER_for_sftactics_tuple_in_request |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             myfifo                                                                                                                                                       |                                                                                                                             xpm_fifo_async__parameterized2 |         89 |         89 |       0 |    0 |    124 |      1 |      0 |            0 |
|               (myfifo)                                                                                                                                                   |                                                                                                                             xpm_fifo_async__parameterized2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                              xpm_fifo_base__parameterized2 |         88 |         88 |       0 |    0 |    124 |      1 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                              xpm_fifo_base__parameterized2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__161 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2106 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2108 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__160 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                            xpm_memory_base__parameterized5 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2110 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2111 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2112 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2113 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2114 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2115 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__10 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__10 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__350 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__349 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_BRIDGER_for_tactic_reg_rw_0_tuple_in_tactic_reg_rw_input                                                                                                     |                                                                                                 S_BRIDGER_for_tactic_reg_rw_0_tuple_in_tactic_reg_rw_input |         90 |         90 |       0 |    0 |    125 |      1 |      0 |            0 |
|             (S_BRIDGER_for_tactic_reg_rw_0_tuple_in_tactic_reg_rw_input)                                                                                                 |                                                                                                 S_BRIDGER_for_tactic_reg_rw_0_tuple_in_tactic_reg_rw_input |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             myfifo                                                                                                                                                       |                                                                                                                  xpm_fifo_async__parameterized0__xdcDup__1 |         90 |         90 |       0 |    0 |    124 |      1 |      0 |            0 |
|               (myfifo)                                                                                                                                                   |                                                                                                                  xpm_fifo_async__parameterized0__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                   xpm_fifo_base__parameterized0__xdcDup__1 |         89 |         89 |       0 |    0 |    124 |      1 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                   xpm_fifo_base__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__165 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2096 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2098 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__164 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized3__3 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2100 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2101 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2102 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2103 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2104 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2105 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                    xpm_fifo_rst__xdcDup__2 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                    xpm_fifo_rst__xdcDup__2 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__354 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__353 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_BRIDGER_for_tactics_tuple_in_request                                                                                                                         |                                                                                                                     S_BRIDGER_for_tactics_tuple_in_request |         89 |         89 |       0 |    0 |    125 |      1 |      0 |            0 |
|             (S_BRIDGER_for_tactics_tuple_in_request)                                                                                                                     |                                                                                                                     S_BRIDGER_for_tactics_tuple_in_request |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             myfifo                                                                                                                                                       |                                                                                                                  xpm_fifo_async__parameterized2__xdcDup__1 |         89 |         89 |       0 |    0 |    124 |      1 |      0 |            0 |
|               (myfifo)                                                                                                                                                   |                                                                                                                  xpm_fifo_async__parameterized2__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                   xpm_fifo_base__parameterized2__xdcDup__1 |         88 |         88 |       0 |    0 |    124 |      1 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                   xpm_fifo_base__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__159 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2086 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2088 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__158 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized5__4 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2090 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2091 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2092 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2093 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2094 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2095 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                    xpm_fifo_rst__xdcDup__7 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                    xpm_fifo_rst__xdcDup__7 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__348 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__347 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_BRIDGER_for_transitionts_reg_rw_0_tuple_in_transitionts_reg_rw_input                                                                                         |                                                                                     S_BRIDGER_for_transitionts_reg_rw_0_tuple_in_transitionts_reg_rw_input |         90 |         90 |       0 |    0 |    125 |      1 |      0 |            0 |
|             (S_BRIDGER_for_transitionts_reg_rw_0_tuple_in_transitionts_reg_rw_input)                                                                                     |                                                                                     S_BRIDGER_for_transitionts_reg_rw_0_tuple_in_transitionts_reg_rw_input |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             myfifo                                                                                                                                                       |                                                                                                                             xpm_fifo_async__parameterized0 |         90 |         90 |       0 |    0 |    124 |      1 |      0 |            0 |
|               (myfifo)                                                                                                                                                   |                                                                                                                             xpm_fifo_async__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                              xpm_fifo_base__parameterized0 |         89 |         89 |       0 |    0 |    124 |      1 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                              xpm_fifo_base__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__169 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2076 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2078 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__168 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized3__4 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2080 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2081 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2082 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2083 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2084 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2085 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                    xpm_fifo_rst__xdcDup__4 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                    xpm_fifo_rst__xdcDup__4 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__358 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__357 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_PROTOCOL_ADAPTER_EGRESS                                                                                                                                      |                                                                                                                                  S_PROTOCOL_ADAPTER_EGRESS |          2 |          2 |       0 |    0 |    290 |      0 |      0 |            0 |
|           S_PROTOCOL_ADAPTER_INGRESS                                                                                                                                     |                                                                                                                                 S_PROTOCOL_ADAPTER_INGRESS |         13 |         13 |       0 |    0 |    556 |      0 |      0 |            0 |
|           S_RESET_clk_control                                                                                                                                            |                                                                                                                                         S_RESETTER_control |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|           S_RESET_clk_line                                                                                                                                               |                                                                                                                                            S_RESETTER_line |          5 |          5 |       0 |    0 |     20 |      0 |      0 |            0 |
|           S_RESET_clk_lookup                                                                                                                                             |                                                                                                                                          S_RESETTER_lookup |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|           S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser     | S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |       1081 |        793 |     288 |    0 |    973 |     21 |      0 |            0 |
|             (S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser) | S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|             ih5pr1c3y08fpbzkzwlji46p66_1285                                                                                                                              |                                                                                                                  xpm_fifo_async__parameterized7__xdcDup__1 |        102 |        102 |       0 |    0 |    133 |      3 |      0 |            0 |
|               (ih5pr1c3y08fpbzkzwlji46p66_1285)                                                                                                                          |                                                                                                                  xpm_fifo_async__parameterized7__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized11__xdcDup__1 |        102 |        102 |       0 |    0 |    133 |      3 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized11__xdcDup__1 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__143 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2066 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2068 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__142 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized12 |          4 |          4 |       0 |    0 |      0 |      3 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2070 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2071 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2072 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2073 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2074 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2075 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__14 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__14 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__332 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__331 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             jv1d7wnlxiufht8tj3tc1byizx917x8_466                                                                                                                          |                                                                                                                              xpm_fifo_sync__parameterized1 |         65 |         65 |       0 |    0 |     56 |      4 |      0 |            0 |
|               (jv1d7wnlxiufht8tj3tc1byizx917x8_466)                                                                                                                      |                                                                                                                              xpm_fifo_sync__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                              xpm_fifo_base__parameterized8 |         64 |         64 |       0 |    0 |     56 |      4 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                              xpm_fifo_base__parameterized8 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized7__7 |          4 |          4 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_2060 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_2061 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2062 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_2063 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_2064 |         20 |         20 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_2065 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             lcy4dexqcwd2f0ojualdv2u824c1p_983                                                                                                                            |                                                                                                                  xpm_fifo_async__parameterized6__xdcDup__1 |        108 |        108 |       0 |    0 |    133 |      8 |      0 |            0 |
|               (lcy4dexqcwd2f0ojualdv2u824c1p_983)                                                                                                                        |                                                                                                                  xpm_fifo_async__parameterized6__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized10__xdcDup__1 |        107 |        107 |       0 |    0 |    133 |      8 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized10__xdcDup__1 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__145 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2050 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2052 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__144 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized11 |          9 |          9 |       0 |    0 |      0 |      8 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2054 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2055 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2056 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2057 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2058 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2059 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__13 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__13 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__334 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__333 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             m8alx3a62w85s3idnqhfi9q0fkc_530                                                                                                                              |                                                                                                                  xpm_fifo_async__parameterized8__xdcDup__1 |        103 |        103 |       0 |    0 |    133 |      4 |      0 |            0 |
|               (m8alx3a62w85s3idnqhfi9q0fkc_530)                                                                                                                          |                                                                                                                  xpm_fifo_async__parameterized8__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized12__xdcDup__1 |        103 |        103 |       0 |    0 |    133 |      4 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized12__xdcDup__1 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__141 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2040 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2042 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__140 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                       xpm_memory_base__parameterized13__10 |          5 |          5 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2044 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2045 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2046 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2047 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2048 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2049 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__15 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__15 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__330 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__329 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             o565loegukib1yhip7bb4x3ox28_1439                                                                                                                             |                                                                                                                   xpm_fifo_sync__parameterized2__xdcDup__1 |         75 |         59 |      16 |    0 |     54 |      0 |      0 |            0 |
|               (o565loegukib1yhip7bb4x3ox28_1439)                                                                                                                         |                                                                                                                   xpm_fifo_sync__parameterized2__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                           xpm_fifo_base__parameterized9__2 |         74 |         58 |      16 |    0 |     54 |      0 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                           xpm_fifo_base__parameterized9__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized8__8 |         22 |          6 |      16 |    0 |      7 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_2034 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_2035 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2036 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_2037 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_2038 |         12 |         12 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_2039 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|             xxewz4hr02l1bafv7aj3f61hwuytom_53                                                                                                                            |                                                                                                                             xpm_fifo_async__parameterized5 |        216 |        120 |      96 |    0 |    151 |      0 |      0 |            0 |
|               (xxewz4hr02l1bafv7aj3f61hwuytom_53)                                                                                                                        |                                                                                                                             xpm_fifo_async__parameterized5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                              xpm_fifo_base__parameterized7 |        216 |        120 |      96 |    0 |    151 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                              xpm_fifo_base__parameterized7 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__137 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2023 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2025 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__136 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized10__8 |        118 |         22 |      96 |    0 |     18 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2027 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2028 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2029 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2030 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2031 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2032 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__17 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__17 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__326 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__325 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             y4by8ifm796v4k1pfwn4_489                                                                                                                                     |                                                                                                                  xpm_fifo_async__parameterized9__xdcDup__1 |        101 |        101 |       0 |    0 |    133 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized13__xdcDup__1 |        101 |        101 |       0 |    0 |    133 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized13__xdcDup__1 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__139 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2013 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2015 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__138 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized9__11 |          3 |          3 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2017 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2018 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2019 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2020 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2021 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2022 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__16 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__16 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__328 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__327 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             yh7fpk4gdjvz6adrlyzawze6imb_1690                                                                                                                             |                                                                                                                            xpm_fifo_async__parameterized10 |        310 |        134 |     176 |    0 |    165 |      0 |      0 |            0 |
|               (yh7fpk4gdjvz6adrlyzawze6imb_1690)                                                                                                                         |                                                                                                                            xpm_fifo_async__parameterized10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized14 |        310 |        134 |     176 |    0 |    165 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized14 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__135 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2003 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_2005 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__134 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized14 |        212 |         36 |     176 |    0 |     32 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2007 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2008 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_2009 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2010 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2011 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2012 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__18 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__18 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__324 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__323 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser                  |              S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |       1619 |       1127 |     492 |    0 |   1410 |     22 |      0 |            0 |
|             (S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser)              |              S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|             c5oij10d9265i5t4cbj54teu1558slbu_392                                                                                                                         |                                                                                                                 xpm_fifo_async__parameterized13__xdcDup__1 |        206 |        118 |      88 |    0 |    149 |      0 |      0 |            0 |
|               (c5oij10d9265i5t4cbj54teu1558slbu_392)                                                                                                                     |                                                                                                                 xpm_fifo_async__parameterized13__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized19__xdcDup__1 |        206 |        118 |      88 |    0 |    149 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized19__xdcDup__1 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__129 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1993 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1995 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__128 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized16 |        108 |         20 |      88 |    0 |     16 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1997 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1998 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1999 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_2000 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_2001 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_2002 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__21 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__21 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__298 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__297 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             crhq720gi5zjyr9mcw2nmosxjlm7zp2u_1973                                                                                                                        |                                                                                                                            xpm_fifo_async__parameterized17 |        224 |        108 |     116 |    0 |    162 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized23 |        224 |        108 |     116 |    0 |    162 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized23 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                               xpm_cdc_gray__parameterized1 |          9 |          9 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized1_1983 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized1_1985 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized1__10 |          9 |          9 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized17 |        140 |         24 |     116 |    0 |     43 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized6_1987 |         10 |         10 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized7_1988 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1989 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized6_1990 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized7_1991 |         13 |         13 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized8_1992 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__25 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__25 |         16 |         16 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__290 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__289 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             opn5doodzh0xesyxkkkphygn8e_2158                                                                                                                              |                                                                                                                 xpm_fifo_async__parameterized16__xdcDup__1 |        102 |        102 |       0 |    0 |    133 |      3 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized22__xdcDup__1 |        102 |        102 |       0 |    0 |    133 |      3 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized22__xdcDup__1 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__123 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1973 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1975 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__122 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized12__9 |          4 |          4 |       0 |    0 |      0 |      3 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1977 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1978 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1979 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1980 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1981 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1982 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__24 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__24 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__292 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__291 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             oqw8ur5xu7zuw7exn7sw2jdpq14_2454                                                                                                                             |                                                                                                                              xpm_fifo_sync__parameterized4 |         81 |         65 |      16 |    0 |     54 |      0 |      0 |            0 |
|               (oqw8ur5xu7zuw7exn7sw2jdpq14_2454)                                                                                                                         |                                                                                                                              xpm_fifo_sync__parameterized4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized16 |         79 |         63 |      16 |    0 |     54 |      0 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized16 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized8__7 |         22 |          6 |      16 |    0 |      7 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1967 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1968 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1969 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1970 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1971 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1972 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|             ph7mn3v1ex3whz8tr7_42                                                                                                                                        |                                                                                                                              xpm_fifo_sync__parameterized3 |         68 |         68 |       0 |    0 |     56 |      4 |      0 |            0 |
|               (ph7mn3v1ex3whz8tr7_42)                                                                                                                                    |                                                                                                                              xpm_fifo_sync__parameterized3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized15 |         66 |         66 |       0 |    0 |     56 |      4 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized15 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized7__6 |          1 |          1 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1960 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1961 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1962 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1963 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1964 |         22 |         22 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1965 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             pus8notlztdyfxqgnkrcys9effz9qpe_174                                                                                                                          |                                                                                                                            xpm_fifo_async__parameterized18 |        215 |        119 |      96 |    0 |    149 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized24 |        215 |        119 |      96 |    0 |    149 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized24 |          1 |          1 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__119 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1950 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1952 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__118 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized10__7 |        118 |         22 |      96 |    0 |     18 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1954 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1955 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1956 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1957 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1958 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1959 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__26 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__26 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__288 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__287 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             wuf1en378am67pzj550vpc_624                                                                                                                                   |                                                                                                                 xpm_fifo_async__parameterized15__xdcDup__1 |        102 |        102 |       0 |    0 |    133 |      2 |      0 |            0 |
|               (wuf1en378am67pzj550vpc_624)                                                                                                                               |                                                                                                                 xpm_fifo_async__parameterized15__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized21__xdcDup__1 |        101 |        101 |       0 |    0 |    133 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized21__xdcDup__1 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__125 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1940 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1942 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__124 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized9__10 |          3 |          3 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1944 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1945 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1946 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1947 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1948 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1949 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__23 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__23 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__294 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__293 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             yfdgcuftn9k6360ucpvsl7yauoq_1910                                                                                                                             |                                                                                                                            xpm_fifo_async__parameterized19 |        309 |        133 |     176 |    0 |    163 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized25 |        309 |        133 |     176 |    0 |    163 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized25 |          1 |          1 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__117 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1930 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1932 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__116 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized14__6 |        212 |         36 |     176 |    0 |     32 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1934 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1935 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1936 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1937 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1938 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1939 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__27 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__27 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__286 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__285 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             yyd38817gdobn68lgf9d7245g7jddl_1062                                                                                                                          |                                                                                                                 xpm_fifo_async__parameterized14__xdcDup__1 |        107 |        107 |       0 |    0 |    133 |      8 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized20__xdcDup__1 |        107 |        107 |       0 |    0 |    133 |      8 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized20__xdcDup__1 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__127 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1920 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1922 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__126 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized11__9 |          9 |          9 |       0 |    0 |      0 |      8 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1924 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1925 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1926 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1927 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1928 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1929 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__22 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__22 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__296 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__295 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             z85p097tulgo9ehv3u_1033                                                                                                                                      |                                                                                                                 xpm_fifo_async__parameterized12__xdcDup__1 |        103 |        103 |       0 |    0 |    133 |      4 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized18__xdcDup__1 |        103 |        103 |       0 |    0 |    133 |      4 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized18__xdcDup__1 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__131 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1910 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1912 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__130 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized13__9 |          5 |          5 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1914 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1915 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1916 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1917 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1918 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1919 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__20 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__20 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__300 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__299 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             zat1smmf1o5t5s9r6w39_2059                                                                                                                                    |                                                                                                                 xpm_fifo_async__parameterized11__xdcDup__1 |        100 |        100 |       0 |    0 |    133 |      1 |      0 |            0 |
|               (zat1smmf1o5t5s9r6w39_2059)                                                                                                                                |                                                                                                                 xpm_fifo_async__parameterized11__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized17__xdcDup__1 |        100 |        100 |       0 |    0 |    133 |      1 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized17__xdcDup__1 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__133 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1900 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1902 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__132 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized15 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1904 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1905 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1906 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1907 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1908 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1909 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__19 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__19 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__302 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__301 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser                               |                           S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |       1992 |       1160 |     832 |    0 |   1970 |    100 |      4 |            0 |
|             (S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser)                           |                           S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |          2 |          2 |       0 |    0 |     19 |      0 |      0 |            0 |
|             bf2o0s5w1qxuedosugzmmskd1qf2_311                                                                                                                             |                                                                                                                   xpm_fifo_sync__parameterized6__xdcDup__1 |        196 |         68 |     128 |    0 |     97 |      0 |      0 |            0 |
|               (bf2o0s5w1qxuedosugzmmskd1qf2_311)                                                                                                                         |                                                                                                                   xpm_fifo_sync__parameterized6__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized27 |        194 |         66 |     128 |    0 |     97 |      0 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized27 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized19 |        169 |         41 |     128 |    0 |     38 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1894 |         11 |         11 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1895 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1896 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1897 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1898 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1899 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|             d27hcbmjseihs1sutfon4_413                                                                                                                                    |                                                                                                                 xpm_fifo_async__parameterized23__xdcDup__1 |        964 |        260 |     704 |    0 |    193 |      0 |      0 |            0 |
|               (d27hcbmjseihs1sutfon4_413)                                                                                                                                |                                                                                                                 xpm_fifo_async__parameterized23__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized31__xdcDup__1 |        963 |        259 |     704 |    0 |    193 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized31__xdcDup__1 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__131 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1883 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1885 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__130 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized23 |        880 |        176 |     704 |    0 |     16 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1887 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1888 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1889 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1890 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1891 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1892 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__31 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__31 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__316 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__315 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             d6yecx8g1c0ot2tjxegmr9iig7d19vp_375                                                                                                                          |                                                                                                                 xpm_fifo_async__parameterized24__xdcDup__1 |         85 |         85 |       0 |    0 |    177 |     31 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized32__xdcDup__1 |         85 |         85 |       0 |    0 |    177 |     31 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized32__xdcDup__1 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__129 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1873 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1875 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__128 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized24 |          2 |          2 |       0 |    0 |      0 |     31 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1877 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1878 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1879 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1880 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1881 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1882 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__32 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__32 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__314 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__313 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             e29xoaugvfbssewyz_632                                                                                                                                        |                                                                                                                 xpm_fifo_async__parameterized20__xdcDup__1 |         86 |         86 |       0 |    0 |    177 |      2 |      1 |            0 |
|               (e29xoaugvfbssewyz_632)                                                                                                                                    |                                                                                                                 xpm_fifo_async__parameterized20__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized28__xdcDup__1 |         85 |         85 |       0 |    0 |    177 |      2 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized28__xdcDup__1 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                               xpm_cdc_gray__parameterized2 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1863 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1865 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__136 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized20 |          2 |          2 |       0 |    0 |      0 |      2 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1867 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1868 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1869 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1870 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1871 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1872 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__28 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__28 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__322 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__321 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             golrrk6w9cw0oqwekx11du8f26g0v_1329                                                                                                                           |                                                                                                                 xpm_fifo_async__parameterized28__xdcDup__1 |         84 |         84 |       0 |    0 |    176 |      1 |      0 |            0 |
|               (golrrk6w9cw0oqwekx11du8f26g0v_1329)                                                                                                                       |                                                                                                                 xpm_fifo_async__parameterized28__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized36__xdcDup__1 |         83 |         83 |       0 |    0 |    176 |      1 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized36__xdcDup__1 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__121 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1853 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1855 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__120 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized28 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1857 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1858 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1859 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1860 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1861 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1862 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__36 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__36 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__306 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__305 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             h32xt6wkv5kvhmx2ho1eftl8_182                                                                                                                                 |                                                                                                                 xpm_fifo_async__parameterized29__xdcDup__1 |         83 |         83 |       0 |    0 |    176 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized37__xdcDup__1 |         83 |         83 |       0 |    0 |    176 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized37__xdcDup__1 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__119 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1843 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1845 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__118 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                       xpm_memory_base__parameterized27__11 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1847 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1848 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1849 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1850 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1851 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1852 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__37 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__37 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__304 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__303 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             je6u91r2l61mx252_2506                                                                                                                                        |                                                                                                                 xpm_fifo_async__parameterized22__xdcDup__1 |         83 |         83 |       0 |    0 |    177 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized30__xdcDup__1 |         83 |         83 |       0 |    0 |    177 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized30__xdcDup__1 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__133 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1833 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1835 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__132 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1837 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1838 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1839 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1840 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1841 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1842 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__30 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__30 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__318 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__317 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             o2if98c3svd8teujhm3gf5s3mi6g_1973                                                                                                                            |                                                                                                                   xpm_fifo_sync__parameterized5__xdcDup__1 |         72 |         72 |       0 |    0 |     71 |     30 |      0 |            0 |
|               (o2if98c3svd8teujhm3gf5s3mi6g_1973)                                                                                                                        |                                                                                                                   xpm_fifo_sync__parameterized5__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized26 |         71 |         71 |       0 |    0 |     71 |     30 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized26 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized18 |         32 |         32 |       0 |    0 |      0 |     30 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1827 |         11 |         11 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1828 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1829 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1830 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1831 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1832 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|             q3x7ay3mx1gh9ilkihc6vwrdgiut_1173                                                                                                                            |                                                                                                                 xpm_fifo_async__parameterized25__xdcDup__1 |         85 |         85 |       0 |    0 |    177 |      7 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized33__xdcDup__1 |         85 |         85 |       0 |    0 |    177 |      7 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized33__xdcDup__1 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__127 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1817 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1819 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__126 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized25 |          2 |          2 |       0 |    0 |      0 |      7 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1821 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1822 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1823 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1824 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1825 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1826 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__33 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__33 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__312 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__311 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             rdbvhq8ivcc76l1jmyuk9py5n5_2310                                                                                                                              |                                                                                                                 xpm_fifo_async__parameterized26__xdcDup__1 |         84 |         84 |       0 |    0 |    177 |     11 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized34__xdcDup__1 |         84 |         84 |       0 |    0 |    177 |     11 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized34__xdcDup__1 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__125 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1807 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1809 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__124 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized26 |          1 |          1 |       0 |    0 |      0 |     11 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1811 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1812 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1813 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1814 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1815 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1816 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__34 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__34 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__310 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__309 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             rsbz5b6knoq2r6gxrds_1826                                                                                                                                     |                                                                                                                 xpm_fifo_async__parameterized21__xdcDup__1 |         85 |         85 |       0 |    0 |    177 |     14 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized29__xdcDup__1 |         85 |         85 |       0 |    0 |    177 |     14 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized29__xdcDup__1 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__135 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1797 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1799 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__134 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized21 |          2 |          2 |       0 |    0 |      0 |     14 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1801 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1802 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1803 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1804 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1805 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1806 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__29 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__29 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__320 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__319 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             uh8t216ms8edrp7613cph9670bh3v_1433                                                                                                                           |                                                                                                                            xpm_fifo_async__parameterized27 |         83 |         83 |       0 |    0 |    176 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized35 |         83 |         83 |       0 |    0 |    176 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized35 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__123 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1787 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1789 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__122 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized27 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1791 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1792 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1793 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1794 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1795 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1796 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__35 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__35 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__308 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__307 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser                                            |                                        S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |       1990 |       1158 |     832 |    0 |   1970 |    100 |      4 |            0 |
|             (S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser)                                        |                                        S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             c07jppfsthmi77822tvz3o603fw2nxu_2541                                                                                                                         |                                                                                                                 xpm_fifo_async__parameterized25__xdcDup__2 |         85 |         85 |       0 |    0 |    177 |      7 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized33__xdcDup__2 |         85 |         85 |       0 |    0 |    177 |      7 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized33__xdcDup__2 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__107 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1777 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1779 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__106 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized25__8 |          2 |          2 |       0 |    0 |      0 |      7 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1781 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1782 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1783 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1784 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1785 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1786 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__43 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__43 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__273 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             eo149ip4juzhwyu4x3irkiyy4ia_1597                                                                                                                             |                                                                                                                 xpm_fifo_async__parameterized22__xdcDup__2 |         83 |         83 |       0 |    0 |    177 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized30__xdcDup__2 |         83 |         83 |       0 |    0 |    177 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized30__xdcDup__2 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__113 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1767 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1769 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__112 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1771 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1772 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1773 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1774 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1775 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1776 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__40 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__40 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__280 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__279 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             f08njxqd9n2vlicc4ub7rnkysrpmv9d_2573                                                                                                                         |                                                                                                                   xpm_fifo_sync__parameterized7__xdcDup__1 |         69 |         69 |       0 |    0 |     71 |     30 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized38 |         69 |         69 |       0 |    0 |     71 |     30 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized38 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized18__6 |         30 |         30 |       0 |    0 |      0 |     30 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1761 |         11 |         11 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1762 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1763 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1764 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1765 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1766 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|             g30w24un3024l4y4t80wsg_138                                                                                                                                   |                                                                                                                 xpm_fifo_async__parameterized21__xdcDup__2 |         85 |         85 |       0 |    0 |    177 |     14 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized29__xdcDup__2 |         85 |         85 |       0 |    0 |    177 |     14 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized29__xdcDup__2 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__115 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1751 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1753 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__114 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized21__8 |          2 |          2 |       0 |    0 |      0 |     14 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1755 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1756 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1757 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1758 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1759 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1760 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__39 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__39 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__282 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__281 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             j4fe6jf38nukbmma8y_402                                                                                                                                       |                                                                                                                 xpm_fifo_async__parameterized31__xdcDup__1 |         83 |         83 |       0 |    0 |    177 |      1 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized41__xdcDup__1 |         83 |         83 |       0 |    0 |    177 |      1 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized41__xdcDup__1 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__101 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1741 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1743 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__100 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized28__6 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1745 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1746 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1747 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1748 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1749 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1750 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__46 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__46 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__268 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__267 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             k5fsfiyjg07cjr7omzgto_564                                                                                                                                    |                                                                                                                 xpm_fifo_async__parameterized26__xdcDup__2 |         84 |         84 |       0 |    0 |    177 |     11 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized34__xdcDup__2 |         84 |         84 |       0 |    0 |    177 |     11 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized34__xdcDup__2 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__105 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1731 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1733 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__104 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized26__8 |          1 |          1 |       0 |    0 |      0 |     11 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1735 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1736 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1737 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1738 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1739 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1740 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__44 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__44 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__272 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             moai59s3x6eienqixyygjwdvtn92djii_2022                                                                                                                        |                                                                                                                 xpm_fifo_async__parameterized23__xdcDup__2 |        963 |        259 |     704 |    0 |    193 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized31__xdcDup__2 |        963 |        259 |     704 |    0 |    193 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized31__xdcDup__2 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__111 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1721 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1723 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__110 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized23__8 |        880 |        176 |     704 |    0 |     16 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1725 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1726 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1727 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1728 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1729 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1730 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__41 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__41 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__278 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             o0itq6hlgqy5zz98_438                                                                                                                                         |                                                                                                                 xpm_fifo_async__parameterized32__xdcDup__1 |         83 |         83 |       0 |    0 |    177 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized42__xdcDup__1 |         83 |         83 |       0 |    0 |    177 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized42__xdcDup__1 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__99 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1711 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1713 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__98 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized27__9 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1715 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1716 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1717 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1718 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1719 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1720 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__47 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__47 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__266 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__265 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             q4bm2n069ln3a5i012pvt1k_1424                                                                                                                                 |                                                                                                                 xpm_fifo_async__parameterized24__xdcDup__2 |         85 |         85 |       0 |    0 |    177 |     31 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized32__xdcDup__2 |         85 |         85 |       0 |    0 |    177 |     31 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized32__xdcDup__2 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__109 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1701 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1703 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__108 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized24__8 |          2 |          2 |       0 |    0 |      0 |     31 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1705 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1706 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1707 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1708 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1709 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1710 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__42 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__42 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__276 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__275 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             wzh6pl9dbbsu5t0ulcr27lmfje_1477                                                                                                                              |                                                                                                                 xpm_fifo_async__parameterized30__xdcDup__1 |         83 |         83 |       0 |    0 |    176 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized40__xdcDup__1 |         83 |         83 |       0 |    0 |    176 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized40__xdcDup__1 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__103 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1691 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1693 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__102 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                       xpm_memory_base__parameterized27__10 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1695 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1696 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1697 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1698 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1699 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1700 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__45 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__45 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             xszxsbv6149mo5vx64_1708                                                                                                                                      |                                                                                                                   xpm_fifo_sync__parameterized8__xdcDup__1 |        194 |         66 |     128 |    0 |     97 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized39 |        194 |         66 |     128 |    0 |     97 |      0 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized39 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized19__6 |        169 |         41 |     128 |    0 |     38 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1685 |         11 |         11 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1686 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1687 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1688 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1689 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1690 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|             yog3k6ozwqxf5uishj0_2081                                                                                                                                     |                                                                                                                 xpm_fifo_async__parameterized20__xdcDup__2 |         85 |         85 |       0 |    0 |    177 |      2 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized28__xdcDup__2 |         85 |         85 |       0 |    0 |    177 |      2 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized28__xdcDup__2 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__117 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1674 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1676 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                          xpm_cdc_gray__parameterized2__116 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized20__8 |          2 |          2 |       0 |    0 |      0 |      2 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1678 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1679 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1680 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1681 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1682 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1683 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__38 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__38 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__284 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__283 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser                                                         |                                                     S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |       1988 |       1156 |     832 |    0 |   1983 |    100 |      3 |            0 |
|             (S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser)                                                     |                                                     S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |          8 |          8 |       0 |    0 |     20 |      0 |      0 |            0 |
|             ez4kl9q9p2u5oqx3rc7gjhck_1315                                                                                                                                |                                                                                                                 xpm_fifo_async__parameterized24__xdcDup__3 |         85 |         85 |       0 |    0 |    177 |     31 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized32__xdcDup__3 |         85 |         85 |       0 |    0 |    177 |     31 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized32__xdcDup__3 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__89 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1664 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1666 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__88 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized24__7 |          2 |          2 |       0 |    0 |      0 |     31 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1668 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1669 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1670 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1671 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1672 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1673 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__52 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__52 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__218 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__217 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             f4n5pwoiwtz6iolor_2010                                                                                                                                       |                                                                                                                 xpm_fifo_async__parameterized21__xdcDup__3 |         85 |         85 |       0 |    0 |    177 |     14 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized29__xdcDup__3 |         85 |         85 |       0 |    0 |    177 |     14 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized29__xdcDup__3 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__95 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1654 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1656 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__94 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized21__7 |          2 |          2 |       0 |    0 |      0 |     14 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1658 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1659 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1660 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1661 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1662 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1663 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__49 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__49 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__224 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__223 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             fr4eb9gldvcaxbiu30tewbw1bt_499                                                                                                                               |                                                                                                                            xpm_fifo_async__parameterized32 |         83 |         83 |       0 |    0 |    177 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized42 |         83 |         83 |       0 |    0 |    177 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized42 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__79 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1644 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1646 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__78 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized27__7 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1648 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1649 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1650 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1651 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1652 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1653 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__57 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__57 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__208 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__207 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             gu86xsr9pbgdzq0gp_2041                                                                                                                                       |                                                                                                                            xpm_fifo_async__parameterized31 |         82 |         82 |       0 |    0 |    177 |      1 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized41 |         82 |         82 |       0 |    0 |    177 |      1 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized41 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__81 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1634 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1636 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__80 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized28__5 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1638 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1639 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1640 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1641 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1642 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1643 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__56 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__56 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__210 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__209 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             k98wdhlic350ydtvi3ypo099fq145kfk_1639                                                                                                                        |                                                                                                                              xpm_fifo_sync__parameterized7 |         69 |         69 |       0 |    0 |     71 |     30 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                          xpm_fifo_base__parameterized38__2 |         69 |         69 |       0 |    0 |     71 |     30 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                          xpm_fifo_base__parameterized38__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized18__5 |         30 |         30 |       0 |    0 |      0 |     30 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1628 |         11 |         11 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1629 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1630 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1631 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1632 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1633 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|             oj8g8k2d29c5eyyowq_944                                                                                                                                       |                                                                                                                 xpm_fifo_async__parameterized23__xdcDup__3 |        963 |        259 |     704 |    0 |    203 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized31__xdcDup__3 |        963 |        259 |     704 |    0 |    203 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized31__xdcDup__3 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__91 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1618 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1620 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__90 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized23__7 |        880 |        176 |     704 |    0 |     16 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1622 |          2 |          2 |       0 |    0 |     22 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1623 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1624 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1625 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1626 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1627 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__51 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__51 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__220 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__219 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             qf4kmiplck9ipbe0mhwcjui7pn0jcx_1565                                                                                                                          |                                                                                                                 xpm_fifo_async__parameterized25__xdcDup__3 |         85 |         85 |       0 |    0 |    177 |      7 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized33__xdcDup__3 |         85 |         85 |       0 |    0 |    177 |      7 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized33__xdcDup__3 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__87 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1608 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1610 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__86 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized25__7 |          2 |          2 |       0 |    0 |      0 |      7 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1612 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1613 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1614 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1615 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1616 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1617 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__53 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__53 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__216 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__215 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             ubrfxeg3vr1y80noijx_880                                                                                                                                      |                                                                                                                              xpm_fifo_sync__parameterized8 |        194 |         66 |     128 |    0 |     97 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                          xpm_fifo_base__parameterized39__2 |        194 |         66 |     128 |    0 |     97 |      0 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                          xpm_fifo_base__parameterized39__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized19__5 |        169 |         41 |     128 |    0 |     38 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1602 |         11 |         11 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1603 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1604 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1605 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1606 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1607 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|             vmfwd4wcbczhgle2_1432                                                                                                                                        |                                                                                                                 xpm_fifo_async__parameterized26__xdcDup__3 |         84 |         84 |       0 |    0 |    177 |     11 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized34__xdcDup__3 |         84 |         84 |       0 |    0 |    177 |     11 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized34__xdcDup__3 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__85 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1591 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1593 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__84 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized26__7 |          1 |          1 |       0 |    0 |      0 |     11 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1595 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1596 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1597 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1598 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1599 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1600 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__54 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__54 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__214 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__213 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             wphikclkmjrwc0ai9ijkjm_1028                                                                                                                                  |                                                                                                                 xpm_fifo_async__parameterized22__xdcDup__3 |         83 |         83 |       0 |    0 |    177 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized30__xdcDup__3 |         83 |         83 |       0 |    0 |    177 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized30__xdcDup__3 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__93 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1581 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1583 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__92 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1585 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1586 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1587 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1588 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1589 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1590 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__50 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__50 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__222 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__221 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             wq3hzht3ecz1m71eonh5o5ynla_1464                                                                                                                              |                                                                                                                            xpm_fifo_async__parameterized30 |         83 |         83 |       0 |    0 |    176 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized40 |         83 |         83 |       0 |    0 |    176 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized40 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__83 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1571 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1573 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__82 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized27__8 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1575 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1576 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1577 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1578 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1579 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1580 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__55 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__55 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__212 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__211 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             xghl7yapqrtvipj40emcldd68n3_1307                                                                                                                             |                                                                                                                 xpm_fifo_async__parameterized20__xdcDup__3 |         84 |         84 |       0 |    0 |    177 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized28__xdcDup__3 |         84 |         84 |       0 |    0 |    177 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized28__xdcDup__3 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__97 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1561 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1563 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__96 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized20__7 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1565 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1566 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1567 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1568 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1569 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1570 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__48 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__48 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__226 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__225 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser                                                                      |                                                                  S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |       1995 |       1163 |     832 |    0 |   1978 |    100 |      3 |            0 |
|             (S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser)                                                                  |                                                                  S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |          9 |          9 |       0 |    0 |     13 |      0 |      0 |            0 |
|             akfo2zfqkdnrilg0tferoiu9hne_668                                                                                                                              |                                                                                                                              xpm_fifo_sync__parameterized6 |        194 |         66 |     128 |    0 |     97 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                          xpm_fifo_base__parameterized27__2 |        194 |         66 |     128 |    0 |     97 |      0 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                          xpm_fifo_base__parameterized27__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized19__4 |        169 |         41 |     128 |    0 |     38 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1555 |         11 |         11 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1556 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1557 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1558 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1559 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1560 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|             bvkdm1fwsyzw503xw1dvjouglghg748_2310                                                                                                                         |                                                                                                                              xpm_fifo_sync__parameterized5 |         69 |         69 |       0 |    0 |     72 |     30 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                          xpm_fifo_base__parameterized26__2 |         69 |         69 |       0 |    0 |     72 |     30 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                          xpm_fifo_base__parameterized26__2 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized18__4 |         30 |         30 |       0 |    0 |      0 |     30 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1548 |         11 |         11 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1549 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1550 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1551 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1552 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1553 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|             d3d2bae2u5iohdnnm33dkk8_2278                                                                                                                                 |                                                                                                                            xpm_fifo_async__parameterized33 |         83 |         83 |       0 |    0 |    176 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized43 |         83 |         83 |       0 |    0 |    176 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized43 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__63 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1538 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1540 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__62 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized29 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1542 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1543 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1544 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1545 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1546 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1547 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__65 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__65 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__192 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__191 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             e4v0leabyv81ydh5m8e671d6nqerrwnd_2036                                                                                                                        |                                                                                                                 xpm_fifo_async__parameterized23__xdcDup__4 |        963 |        259 |     704 |    0 |    201 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized31__xdcDup__4 |        963 |        259 |     704 |    0 |    201 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized31__xdcDup__4 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__71 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1528 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1530 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__70 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized23__6 |        880 |        176 |     704 |    0 |     16 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1532 |          2 |          2 |       0 |    0 |     20 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1533 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1534 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1535 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1536 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1537 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__61 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__61 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__200 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             kt6hm5dub7z3t7cai5twrgcr3uanpug_762                                                                                                                          |                                                                                                                 xpm_fifo_async__parameterized20__xdcDup__4 |         84 |         84 |       0 |    0 |    179 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized28__xdcDup__4 |         84 |         84 |       0 |    0 |    179 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized28__xdcDup__4 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__77 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1518 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1520 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__76 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized20__6 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1522 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1523 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1524 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1525 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1526 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1527 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__58 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__58 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__206 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__205 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             n0k95esd587cggl3_1654                                                                                                                                        |                                                                                                                 xpm_fifo_async__parameterized26__xdcDup__4 |         84 |         84 |       0 |    0 |    177 |     11 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized34__xdcDup__4 |         84 |         84 |       0 |    0 |    177 |     11 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized34__xdcDup__4 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__65 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1508 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1510 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__64 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized26__6 |          1 |          1 |       0 |    0 |      0 |     11 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1512 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1513 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1514 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1515 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1516 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1517 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__64 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__64 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__194 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__193 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             n3zz2blo8rnl0k6cl462aywkgz7_2673                                                                                                                             |                                                                                                                 xpm_fifo_async__parameterized24__xdcDup__4 |         90 |         90 |       0 |    0 |    178 |     31 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized32__xdcDup__4 |         90 |         90 |       0 |    0 |    178 |     31 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized32__xdcDup__4 |          3 |          3 |       0 |    0 |     15 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__69 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1498 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1500 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__68 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized24__6 |          7 |          7 |       0 |    0 |      0 |     31 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1502 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1503 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1504 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1505 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1506 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1507 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__62 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__62 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__198 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__197 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             qv1i1x5rthuy3n91vpvw5g17m_2251                                                                                                                               |                                                                                                                 xpm_fifo_async__parameterized22__xdcDup__4 |         83 |         83 |       0 |    0 |    178 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized30__xdcDup__4 |         83 |         83 |       0 |    0 |    178 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized30__xdcDup__4 |          3 |          3 |       0 |    0 |     15 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__73 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1488 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1490 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__72 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1492 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1493 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1494 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1495 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1496 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1497 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__60 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__60 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__202 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__201 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             qyppuo3nv95grpdxedj_1760                                                                                                                                     |                                                                                                                            xpm_fifo_async__parameterized29 |         83 |         83 |       0 |    0 |    176 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized37 |         83 |         83 |       0 |    0 |    176 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized37 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__59 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1478 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1480 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__58 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized27__6 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1482 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1483 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1484 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1485 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1486 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1487 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__67 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__67 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__188 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__187 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             rpm687itnvaun30pmd30n5ix_95                                                                                                                                  |                                                                                                                 xpm_fifo_async__parameterized21__xdcDup__4 |         85 |         85 |       0 |    0 |    178 |     14 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized29__xdcDup__4 |         85 |         85 |       0 |    0 |    178 |     14 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized29__xdcDup__4 |          3 |          3 |       0 |    0 |     15 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__75 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1468 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1470 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__74 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized21__6 |          2 |          2 |       0 |    0 |      0 |     14 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1472 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1473 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1474 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1475 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1476 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1477 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__59 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__59 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__204 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__203 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             wtrskzn6u4a1trubmul9kxt_801                                                                                                                                  |                                                                                                                 xpm_fifo_async__parameterized25__xdcDup__4 |         85 |         85 |       0 |    0 |    177 |      7 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized33__xdcDup__4 |         85 |         85 |       0 |    0 |    177 |      7 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized33__xdcDup__4 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__67 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1458 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1460 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__66 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized25__6 |          2 |          2 |       0 |    0 |      0 |      7 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1462 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1463 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1464 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1465 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1466 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1467 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__63 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__63 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__196 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__195 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             z97pii0sfzdcgni77mqy2dp62urxh5_1036                                                                                                                          |                                                                                                                            xpm_fifo_async__parameterized28 |         83 |         83 |       0 |    0 |    176 |      1 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized36 |         83 |         83 |       0 |    0 |    176 |      1 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized36 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__61 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1448 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1450 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__60 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized28__4 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1452 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1453 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1454 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1455 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1456 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1457 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__66 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__66 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__190 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__189 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser                                                                                   |                                                                               S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |       1697 |       1225 |     472 |    0 |   1539 |     21 |      0 |            0 |
|             (S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser)                                                                               |                                                                               S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |          8 |          8 |       0 |    0 |     16 |      0 |      0 |            0 |
|             ap3fem7uro96cpw55jyt_857                                                                                                                                     |                                                                                                                 xpm_fifo_async__parameterized36__xdcDup__1 |        215 |        119 |      96 |    0 |    149 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized48__xdcDup__1 |        215 |        119 |      96 |    0 |    149 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized48__xdcDup__1 |          1 |          1 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__61 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1438 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1440 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__60 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized10__4 |        118 |         22 |      96 |    0 |     18 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1442 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1443 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1444 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1445 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1446 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1447 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__76 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__76 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__170 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__169 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             ckkjk23f3nnc9ir33l1b8q23vfb3_542                                                                                                                             |                                                                                                                 xpm_fifo_async__parameterized16__xdcDup__2 |        102 |        102 |       0 |    0 |    133 |      3 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized22__xdcDup__2 |        102 |        102 |       0 |    0 |    133 |      3 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized22__xdcDup__2 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__65 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1428 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1430 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__64 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized12__6 |          4 |          4 |       0 |    0 |      0 |      3 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1432 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1433 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1434 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1435 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1436 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1437 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__74 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__74 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__174 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__173 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             cn6ew2e6e3cqaifp2qnkr9sfkgj4f78_1905                                                                                                                         |                                                                                                                 xpm_fifo_async__parameterized37__xdcDup__1 |        309 |        133 |     176 |    0 |    163 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized49__xdcDup__1 |        309 |        133 |     176 |    0 |    163 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized49__xdcDup__1 |          1 |          1 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__59 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1418 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1420 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__58 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized14__3 |        212 |         36 |     176 |    0 |     32 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1422 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1423 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1424 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1425 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1426 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1427 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__77 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__77 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__168 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__167 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             fjwjmf178e8e247297ybhwo50zs70a8_849                                                                                                                          |                                                                                                                 xpm_fifo_async__parameterized13__xdcDup__2 |        206 |        118 |      88 |    0 |    149 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized19__xdcDup__2 |        206 |        118 |      88 |    0 |    149 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized19__xdcDup__2 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__71 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1408 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1410 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__70 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized16__5 |        108 |         20 |      88 |    0 |     16 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1412 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1413 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1414 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1415 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1416 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1417 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__71 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__71 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__180 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__179 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             j5wfcpkc8tx50vcnqscr_2295                                                                                                                                    |                                                                                                                 xpm_fifo_async__parameterized34__xdcDup__1 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized46__xdcDup__1 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized46__xdcDup__1 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__73 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1398 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1400 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__72 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1402 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1403 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1404 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1405 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1406 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1407 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__70 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__70 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__182 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__181 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             j8vo09fof3jjxh3pq388j373_2052                                                                                                                                |                                                                                                                 xpm_fifo_async__parameterized14__xdcDup__2 |        107 |        107 |       0 |    0 |    133 |      8 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized20__xdcDup__2 |        107 |        107 |       0 |    0 |    133 |      8 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized20__xdcDup__2 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__69 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1388 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1390 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__68 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized11__6 |          9 |          9 |       0 |    0 |      0 |      8 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1392 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1393 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1394 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1395 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1396 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1397 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__72 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__72 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__178 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__177 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             jdvr2opsqz0l1z9ijt_1815                                                                                                                                      |                                                                                                                 xpm_fifo_async__parameterized11__xdcDup__2 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized17__xdcDup__2 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized17__xdcDup__2 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__77 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1378 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1380 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__76 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1382 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1383 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1384 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1385 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1386 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1387 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__68 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__68 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__186 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__185 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             obt7i1sl12l65hf2l61i5onl5_90                                                                                                                                 |                                                                                                                  xpm_fifo_sync__parameterized10__xdcDup__1 |         79 |         63 |      16 |    0 |     54 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                          xpm_fifo_base__parameterized45__2 |         79 |         63 |      16 |    0 |     54 |      0 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                          xpm_fifo_base__parameterized45__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized8__4 |         22 |          6 |      16 |    0 |      7 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1372 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1373 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1374 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1375 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1376 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1377 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|             qwy52rwli1sehgf5i3q4_2163                                                                                                                                    |                                                                                                                   xpm_fifo_sync__parameterized9__xdcDup__1 |         69 |         69 |       0 |    0 |     56 |      4 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                          xpm_fifo_base__parameterized44__2 |         69 |         69 |       0 |    0 |     56 |      4 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                          xpm_fifo_base__parameterized44__2 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized7__3 |          4 |          4 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1365 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1366 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1367 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1368 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1369 |         22 |         22 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1370 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             sz9mjipqyg5b0k38thmry_2565                                                                                                                                   |                                                                                                                            xpm_fifo_async__parameterized35 |        202 |        106 |      96 |    0 |    154 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized47 |        202 |        106 |      96 |    0 |    154 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized47 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                            xpm_cdc_gray__parameterized1__5 |          9 |          9 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized1_1355 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized1_1357 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                            xpm_cdc_gray__parameterized1__4 |          9 |          9 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized31 |        116 |         20 |      96 |    0 |     35 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized6_1359 |         12 |         12 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized7_1360 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1361 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized6_1362 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized7_1363 |         13 |         13 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized8_1364 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__75 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__75 |         16 |         16 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__172 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__171 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             ugbm6j82z66y8o96u5zkz91vcrhu9qwk_2129                                                                                                                        |                                                                                                                 xpm_fifo_async__parameterized15__xdcDup__2 |        101 |        101 |       0 |    0 |    133 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized21__xdcDup__2 |        101 |        101 |       0 |    0 |    133 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized21__xdcDup__2 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__67 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1345 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1347 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__66 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized9__7 |          3 |          3 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1349 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1350 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1351 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1352 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1353 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1354 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__73 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__73 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__176 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__175 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             y3xqkz12kzwj21b48z6qeddf_876                                                                                                                                 |                                                                                                                 xpm_fifo_async__parameterized12__xdcDup__2 |        103 |        103 |       0 |    0 |    133 |      4 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized18__xdcDup__2 |        103 |        103 |       0 |    0 |    133 |      4 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized18__xdcDup__2 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__75 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1335 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1337 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__74 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized13__6 |          5 |          5 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1339 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1340 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1341 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1342 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1343 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1344 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__69 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__69 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__184 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__183 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser                                                                                                |                                                                                            S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |       1896 |       1340 |     556 |    0 |   1708 |     21 |      0 |            0 |
|             (S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser)                                                                                            |                                                                                            S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|             d8g41vu0wwa7q98ksx3vn0pt91ls_2253                                                                                                                            |                                                                                                                            xpm_fifo_async__parameterized41 |        311 |        135 |     176 |    0 |    164 |      0 |      0 |            0 |
|               (d8g41vu0wwa7q98ksx3vn0pt91ls_2253)                                                                                                                        |                                                                                                                            xpm_fifo_async__parameterized41 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized55 |        310 |        134 |     176 |    0 |    164 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized55 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__37 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1325 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1327 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__36 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized14__2 |        212 |         36 |     176 |    0 |     32 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1329 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1330 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1331 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1332 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1333 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1334 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__88 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__88 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__146 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__145 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             djx61ioh965p5e8633utq0j1z78_1362                                                                                                                             |                                                                                                                             xpm_fifo_sync__parameterized12 |         81 |         65 |      16 |    0 |     54 |      0 |      0 |            0 |
|               (djx61ioh965p5e8633utq0j1z78_1362)                                                                                                                         |                                                                                                                             xpm_fifo_sync__parameterized12 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized51 |         79 |         63 |      16 |    0 |     54 |      0 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized51 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized8__3 |         22 |          6 |      16 |    0 |      7 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1319 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1320 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1321 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1322 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1323 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1324 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|             e3y7bwsmhgkd8ctmuoqg6j03kz2an_1507                                                                                                                           |                                                                                                                 xpm_fifo_async__parameterized34__xdcDup__2 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized46__xdcDup__2 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized46__xdcDup__2 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__51 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1308 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1310 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__50 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1312 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1313 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1314 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1315 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1316 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1317 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__81 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__81 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__160 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__159 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             fmko8pyn30di2cv135mhax8mysku_305                                                                                                                             |                                                                                                                            xpm_fifo_async__parameterized40 |        216 |        120 |      96 |    0 |    150 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized54 |        216 |        120 |      96 |    0 |    150 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized54 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__39 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1298 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1300 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__38 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized10__3 |        118 |         22 |      96 |    0 |     18 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1302 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1303 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1304 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1305 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1306 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1307 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__87 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__87 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__148 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__147 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             jacfkhoekfirwhgq8mw_1166                                                                                                                                     |                                                                                                                 xpm_fifo_async__parameterized38__xdcDup__1 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized52__xdcDup__1 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized52__xdcDup__1 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__53 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1288 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1290 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__52 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1292 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1293 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1294 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1295 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1296 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1297 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__80 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__80 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__162 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__161 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             jn0xg6qwr5b2rto31x2ty3ohtyk6tdw_1968                                                                                                                         |                                                                                                                 xpm_fifo_async__parameterized11__xdcDup__3 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized17__xdcDup__3 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized17__xdcDup__3 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__57 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1278 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1280 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__56 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1282 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1283 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1284 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1285 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1286 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1287 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__78 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__78 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__166 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__165 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             pqaa5ysa2836v6f0sxoyrb_1880                                                                                                                                  |                                                                                                                 xpm_fifo_async__parameterized15__xdcDup__3 |        101 |        101 |       0 |    0 |    133 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized21__xdcDup__3 |        101 |        101 |       0 |    0 |    133 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized21__xdcDup__3 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__45 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1268 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1270 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__44 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized9__6 |          3 |          3 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1272 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1273 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1274 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1275 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1276 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1277 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__84 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__84 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__154 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__153 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             sdep0wsbg542b9b9te_133                                                                                                                                       |                                                                                                                 xpm_fifo_async__parameterized14__xdcDup__3 |        108 |        108 |       0 |    0 |    133 |      8 |      0 |            0 |
|               (sdep0wsbg542b9b9te_133)                                                                                                                                   |                                                                                                                 xpm_fifo_async__parameterized14__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized20__xdcDup__3 |        107 |        107 |       0 |    0 |    133 |      8 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized20__xdcDup__3 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__47 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1258 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1260 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__46 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized11__5 |          9 |          9 |       0 |    0 |      0 |      8 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1262 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1263 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1264 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1265 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1266 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1267 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__83 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__83 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__156 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__155 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             srxfyc53os2s0qrykfk_2269                                                                                                                                     |                                                                                                                 xpm_fifo_async__parameterized12__xdcDup__3 |        104 |        104 |       0 |    0 |    133 |      4 |      0 |            0 |
|               (srxfyc53os2s0qrykfk_2269)                                                                                                                                 |                                                                                                                 xpm_fifo_async__parameterized12__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized18__xdcDup__3 |        103 |        103 |       0 |    0 |    133 |      4 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized18__xdcDup__3 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__55 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1248 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1250 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__54 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized13__5 |          5 |          5 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1252 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1253 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1254 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1255 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1256 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1257 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__79 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__79 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__164 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__163 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             szkibrsnlunam7ti5w_2419                                                                                                                                      |                                                                                                                             xpm_fifo_sync__parameterized11 |         70 |         70 |       0 |    0 |     56 |      4 |      0 |            0 |
|               (szkibrsnlunam7ti5w_2419)                                                                                                                                  |                                                                                                                             xpm_fifo_sync__parameterized11 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized50 |         69 |         69 |       0 |    0 |     56 |      4 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized50 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized7__2 |          4 |          4 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1242 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1243 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1244 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1245 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1246 |         22 |         22 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1247 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             uaek8yz8wu4gkd297_2016                                                                                                                                       |                                                                                                                 xpm_fifo_async__parameterized39__xdcDup__1 |        300 |        120 |     180 |    0 |    186 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized53__xdcDup__1 |        300 |        120 |     180 |    0 |    186 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized53__xdcDup__1 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                            xpm_cdc_gray__parameterized1__3 |          9 |          9 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized1_1232 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized1_1234 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                            xpm_cdc_gray__parameterized1__2 |          9 |          9 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized33__2 |        216 |         36 |     180 |    0 |     67 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized6_1236 |         10 |         10 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized7_1237 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1238 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized6_1239 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized7_1240 |         13 |         13 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized8_1241 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__86 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__86 |         16 |         16 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__150 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__149 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             w0d6z0wnf3vt08f4jlnyxb2kxo_2703                                                                                                                              |                                                                                                                 xpm_fifo_async__parameterized16__xdcDup__3 |        102 |        102 |       0 |    0 |    133 |      3 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized22__xdcDup__3 |        102 |        102 |       0 |    0 |    133 |      3 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized22__xdcDup__3 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__43 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1222 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1224 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__42 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized12__5 |          4 |          4 |       0 |    0 |      0 |      3 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1226 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1227 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1228 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1229 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1230 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1231 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__85 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__85 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__152 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__151 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             xrboeid5fv400h2otdkcsuv_1822                                                                                                                                 |                                                                                                                 xpm_fifo_async__parameterized13__xdcDup__3 |        206 |        118 |      88 |    0 |    149 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                  xpm_fifo_base__parameterized19__xdcDup__3 |        206 |        118 |      88 |    0 |    149 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                  xpm_fifo_base__parameterized19__xdcDup__3 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__49 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1212 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1214 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__48 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized16__4 |        108 |         20 |      88 |    0 |     16 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1216 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1217 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1218 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1219 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1220 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1221 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__82 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__82 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__158 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__157 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser                                                                                                             |                                                                                                         S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |       2159 |       1327 |     832 |    0 |   2337 |     98 |      3 |            0 |
|             (S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser)                                                                                                         |                                                                                                         S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|             a4yvlxtgl7bw4dqgj6aok5vz8p_2103                                                                                                                              |                                                                                                                             xpm_fifo_sync__parameterized13 |         75 |         75 |       0 |    0 |     71 |     30 |      0 |            0 |
|               (a4yvlxtgl7bw4dqgj6aok5vz8p_2103)                                                                                                                          |                                                                                                                             xpm_fifo_sync__parameterized13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized56 |         74 |         74 |       0 |    0 |     71 |     30 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized56 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized18__3 |         32 |         32 |       0 |    0 |      0 |     30 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1206 |         11 |         11 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1207 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1208 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1209 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1210 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1211 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |            0 |
|             c2sygd6pyqw0rkbicr_733                                                                                                                                       |                                                                                                                            xpm_fifo_async__parameterized23 |        964 |        260 |     704 |    0 |    205 |      0 |      0 |            0 |
|               (c2sygd6pyqw0rkbicr_733)                                                                                                                                   |                                                                                                                            xpm_fifo_async__parameterized23 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized31 |        963 |        259 |     704 |    0 |    205 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized31 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__49 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1196 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1198 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__48 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized23__5 |        880 |        176 |     704 |    0 |     16 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1200 |          2 |          2 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1201 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1202 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1203 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1204 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1205 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__93 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__93 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__136 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__135 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             i7jf1rdc87hjinqvuv90ziy8zas_1152                                                                                                                             |                                                                                                                            xpm_fifo_async__parameterized45 |         83 |         83 |       0 |    0 |    175 |      1 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized61 |         83 |         83 |       0 |    0 |    175 |      1 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized61 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__37 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1186 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1188 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__36 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized28__3 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1190 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1191 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1192 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1193 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1194 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1195 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__99 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__99 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__124 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__123 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             k6tiz104l2btxzgzfj160jnktrp_1376                                                                                                                             |                                                                                                                            xpm_fifo_async__parameterized26 |         85 |         85 |       0 |    0 |    177 |     11 |      0 |            0 |
|               (k6tiz104l2btxzgzfj160jnktrp_1376)                                                                                                                         |                                                                                                                            xpm_fifo_async__parameterized26 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized34 |         84 |         84 |       0 |    0 |    177 |     11 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized34 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__41 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1176 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1178 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__40 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized26__5 |          1 |          1 |       0 |    0 |      0 |     11 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1180 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1181 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1182 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1183 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1184 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1185 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__97 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__97 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__128 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__127 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             lftj6mp14743fb4bs5_1746                                                                                                                                      |                                                                                                                            xpm_fifo_async__parameterized46 |         83 |         83 |       0 |    0 |    175 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized62 |         83 |         83 |       0 |    0 |    175 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized62 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__35 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1166 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1168 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__34 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized27__4 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1170 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1171 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1172 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1173 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1174 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1175 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__100 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__100 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__122 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__121 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             ml8j22md4jhm13myemdi8idbrm7d4i23_1024                                                                                                                        |                                                                                                                            xpm_fifo_async__parameterized22 |         83 |         83 |       0 |    0 |    177 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized30 |         83 |         83 |       0 |    0 |    177 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized30 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__51 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1156 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1158 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__50 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1160 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1161 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1162 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1163 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1164 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1165 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__92 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__92 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__138 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__137 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             mo547fq6prd3dwk8hko6gbf33t_1203                                                                                                                              |                                                                                                                            xpm_fifo_async__parameterized24 |         84 |         84 |       0 |    0 |    177 |     31 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized32 |         84 |         84 |       0 |    0 |    177 |     31 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized32 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__47 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1146 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1148 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__46 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized24__5 |          2 |          2 |       0 |    0 |      0 |     31 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1150 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1151 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1152 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1153 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1154 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1155 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__94 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__94 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__134 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__133 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             nhddw6tl1g5whr9n5e6yw_1765                                                                                                                                   |                                                                                                                            xpm_fifo_async__parameterized43 |         83 |         83 |       0 |    0 |    177 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized59 |         83 |         83 |       0 |    0 |    177 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized59 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__43 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1136 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1138 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__42 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1140 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1141 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1142 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1143 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1144 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1145 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__96 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__96 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__130 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__129 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             s1yk9tphcp3kfyknyqy9awuao1sp_130                                                                                                                             |                                                                                                                            xpm_fifo_async__parameterized21 |         85 |         85 |       0 |    0 |    177 |     14 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized29 |         85 |         85 |       0 |    0 |    177 |     14 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized29 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__55 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1126 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1128 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__54 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized21__5 |          2 |          2 |       0 |    0 |      0 |     14 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1130 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1131 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1132 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1133 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1134 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1135 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__90 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__90 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__142 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__141 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             sqmptk1trvigdm2we8n4k6tkrb71wmyn_1269                                                                                                                        |                                                                                                                            xpm_fifo_async__parameterized25 |         85 |         85 |       0 |    0 |    177 |      7 |      1 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized33 |         85 |         85 |       0 |    0 |    177 |      7 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized33 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__45 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1116 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1118 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__44 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized25__5 |          2 |          2 |       0 |    0 |      0 |      7 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1120 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1121 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1122 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1123 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1124 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1125 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__95 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__95 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__132 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__131 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             tdr7pz57v8nudi41gu4id_122                                                                                                                                    |                                                                                                                            xpm_fifo_async__parameterized44 |         83 |         83 |       0 |    0 |    177 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized60 |         83 |         83 |       0 |    0 |    177 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized60 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__39 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1106 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1108 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__38 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized27__5 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1110 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1111 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1112 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1113 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1114 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1115 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__98 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__98 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__126 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__125 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             uamylfwkkrseydwu1jb9724tv3_122                                                                                                                               |                                                                                                                            xpm_fifo_async__parameterized20 |         84 |         84 |       0 |    0 |    177 |      0 |      0 |            0 |
|               (uamylfwkkrseydwu1jb9724tv3_122)                                                                                                                           |                                                                                                                            xpm_fifo_async__parameterized20 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized28 |         83 |         83 |       0 |    0 |    177 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized28 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__57 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1096 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1098 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__56 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1100 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1101 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1102 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1103 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1104 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized14_1105 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__89 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__89 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__144 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__143 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             xs5t5bnar2kj88lch_1050                                                                                                                                       |                                                                                                                             xpm_fifo_sync__parameterized14 |        196 |         68 |     128 |    0 |     97 |      0 |      0 |            0 |
|               (xs5t5bnar2kj88lch_1050)                                                                                                                                   |                                                                                                                             xpm_fifo_sync__parameterized14 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized57 |        194 |         66 |     128 |    0 |     97 |      0 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized57 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized19__3 |        169 |         41 |     128 |    0 |     38 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                           xpm_counter_updn__parameterized9 |         11 |         11 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                          xpm_counter_updn__parameterized10 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1092 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized9_1093 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized10_1094 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1095 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|             yiplu7fxd1jhzxtz05u84k859c5qz8id_1983                                                                                                                        |                                                                                                                            xpm_fifo_async__parameterized42 |         83 |         83 |       0 |    0 |    177 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized58 |         83 |         83 |       0 |    0 |    177 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized58 |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__53 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                           xpm_fifo_reg_vec__parameterized2 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                      xpm_fifo_reg_vec__parameterized2_1086 |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                           xpm_cdc_gray__parameterized2__52 |         15 |         15 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                          xpm_counter_updn__parameterized12 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                          xpm_counter_updn__parameterized13 |          1 |          1 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1088 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                     xpm_counter_updn__parameterized12_1089 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                     xpm_counter_updn__parameterized13_1090 |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                          xpm_counter_updn__parameterized14 |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__91 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__91 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__140 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__139 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_SYNCER_for_S_SYNCER_for_TopDeparser                                                                                                                          |                                                                                                                      S_SYNCER_for_S_SYNCER_for_TopDeparser |       2018 |       1510 |     508 |    0 |   1961 |     21 |      0 |            0 |
|             (S_SYNCER_for_S_SYNCER_for_TopDeparser)                                                                                                                      |                                                                                                                      S_SYNCER_for_S_SYNCER_for_TopDeparser |          3 |          3 |       0 |    0 |     25 |      0 |      0 |            0 |
|             ifixst7yikszjzy2ivt9f_707                                                                                                                                    |                                                                                                                            xpm_fifo_async__parameterized12 |        104 |        104 |       0 |    0 |    133 |      4 |      0 |            0 |
|               (ifixst7yikszjzy2ivt9f_707)                                                                                                                                |                                                                                                                            xpm_fifo_async__parameterized12 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized18 |        103 |        103 |       0 |    0 |    133 |      4 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized18 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__113 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1076 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1078 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__112 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized13__8 |          5 |          5 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1080 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1081 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1082 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1083 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1084 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1085 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__102 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__102 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__262 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__261 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             jodohhpl5ytoisj4nnlnc0lwayv4wc_106                                                                                                                           |                                                                                                                            xpm_fifo_async__parameterized47 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized63 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized63 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__101 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1066 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1068 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__100 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1070 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1071 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1072 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1073 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1074 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1075 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__108 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__108 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             kyl0gcbia3tjzatlq7_707                                                                                                                                       |                                                                                                                            xpm_fifo_async__parameterized36 |        120 |        104 |      16 |    0 |    134 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized48 |        120 |        104 |      16 |    0 |    134 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized48 |          1 |          1 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__93 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1056 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1058 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__92 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized10__6 |         23 |          7 |      16 |    0 |      3 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1060 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1061 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1062 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1063 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1064 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1065 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__112 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__112 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__242 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__241 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             mf5mj88nkz2tl94xob7ue9bc_1196                                                                                                                                |                                                                                                                            xpm_fifo_async__parameterized11 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized17 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized17 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__115 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1046 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1048 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__114 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1050 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1051 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1052 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1053 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1054 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1055 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__101 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__101 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__264 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__263 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             nv1exhfp3pi99rl5i63ofoug2dwl_1193                                                                                                                            |                                                                                                                             xpm_fifo_sync__parameterized10 |         81 |         65 |      16 |    0 |     54 |      0 |      0 |            0 |
|               (nv1exhfp3pi99rl5i63ofoug2dwl_1193)                                                                                                                        |                                                                                                                             xpm_fifo_sync__parameterized10 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized45 |         79 |         63 |      16 |    0 |     54 |      0 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized45 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized8__6 |         22 |          6 |      16 |    0 |      7 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1040 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1041 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1042 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1043 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1044 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1045 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|             oilrb0yrgtn3o7ft_2702                                                                                                                                        |                                                                                                                            xpm_fifo_async__parameterized14 |        107 |        107 |       0 |    0 |    133 |      8 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized20 |        107 |        107 |       0 |    0 |    133 |      8 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized20 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__105 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1029 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1031 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__104 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized11__8 |          9 |          9 |       0 |    0 |      0 |      8 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1033 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1034 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1035 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1036 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1037 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1038 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__106 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__106 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__254 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             pnwphu57c4w4v7ihm9qgxr_1531                                                                                                                                  |                                                                                                                            xpm_fifo_async__parameterized37 |        309 |        133 |     176 |    0 |    163 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized49 |        309 |        133 |     176 |    0 |    163 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized49 |          1 |          1 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__91 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1019 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1021 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__90 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized14__5 |        212 |         36 |     176 |    0 |     32 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1023 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1024 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1025 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1026 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1027 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1028 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__113 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__113 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__240 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             r6pl0flx3jl7b1arg8jf_1884                                                                                                                                    |                                                                                                                            xpm_fifo_async__parameterized13 |        206 |        118 |      88 |    0 |    149 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized19 |        206 |        118 |      88 |    0 |    149 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized19 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__107 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1009 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                      xpm_fifo_reg_vec_1011 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__106 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized16__6 |        108 |         20 |      88 |    0 |     16 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1013 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1014 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1015 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1016 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1017 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1018 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__105 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__105 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             s5gefk57lesyiqmvyhvlf0lokwttw1l2_2622                                                                                                                        |                                                                                                                              xpm_fifo_sync__parameterized9 |         71 |         71 |       0 |    0 |     56 |      4 |      0 |            0 |
|               (s5gefk57lesyiqmvyhvlf0lokwttw1l2_2622)                                                                                                                    |                                                                                                                              xpm_fifo_sync__parameterized9 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized44 |         69 |         69 |       0 |    0 |     56 |      4 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized44 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized7__5 |          4 |          4 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1003 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1004 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                      xpm_fifo_reg_bit_1005 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                      xpm_counter_updn__parameterized2_1006 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized3_1007 |         22 |         22 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                          xpm_fifo_rst__parameterized0_1008 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             uc34cvr32l5r11542e1drw2ss2oz_2595                                                                                                                            |                                                                                                                            xpm_fifo_async__parameterized38 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized52 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized52 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__111 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_993 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_995 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__110 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_997 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_998 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_999 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                      xpm_counter_updn_1000 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized0_1001 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                      xpm_counter_updn__parameterized1_1002 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__103 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__103 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__260 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__259 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             uf655aa902b33pzce58_1117                                                                                                                                     |                                                                                                                            xpm_fifo_async__parameterized34 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized46 |         98 |         98 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized46 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__109 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_983 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_985 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__108 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_987 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_988 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_989 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_990 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_991 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized1_992 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__104 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__104 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             yo4zh3ccqf6aequ7_334                                                                                                                                         |                                                                                                                            xpm_fifo_async__parameterized16 |        102 |        102 |       0 |    0 |    133 |      3 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized22 |        102 |        102 |       0 |    0 |    133 |      3 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized22 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__99 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_973 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_975 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__98 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized12__8 |          4 |          4 |       0 |    0 |      0 |      3 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_977 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_978 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_979 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_980 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_981 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized1_982 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__109 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__109 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__248 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__247 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             z57b4mjs1iq1tumdsfsgk6_2608                                                                                                                                  |                                                                                                                            xpm_fifo_async__parameterized48 |        124 |         92 |      32 |    0 |    130 |      0 |      0 |            0 |
|               (z57b4mjs1iq1tumdsfsgk6_2608)                                                                                                                              |                                                                                                                            xpm_fifo_async__parameterized48 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized64 |        123 |         91 |      32 |    0 |    130 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized64 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                            xpm_cdc_gray__parameterized1__9 |          9 |          9 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                       xpm_fifo_reg_vec__parameterized1_963 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                       xpm_fifo_reg_vec__parameterized1_965 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                            xpm_cdc_gray__parameterized1__8 |          9 |          9 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized37 |         39 |          7 |      32 |    0 |     11 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized6_967 |         10 |         10 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized7_968 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_969 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized6_970 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized7_971 |         13 |         13 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized8_972 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__110 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__110 |         16 |         16 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__246 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             z5druzw4yt4m85k7gump5lmrg07bj_2451                                                                                                                           |                                                                                                                            xpm_fifo_async__parameterized15 |        101 |        101 |       0 |    0 |    133 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized21 |        101 |        101 |       0 |    0 |    133 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized21 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__103 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_953 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_955 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__102 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized9__9 |          3 |          3 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_957 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_958 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_959 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_960 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_961 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized1_962 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__107 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__107 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             zp2x12qd99udi0po7orwulzbpf2f8c_2370                                                                                                                          |                                                                                                                            xpm_fifo_async__parameterized39 |        299 |        119 |     180 |    0 |    186 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized53 |        299 |        119 |     180 |    0 |    186 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized53 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                            xpm_cdc_gray__parameterized1__7 |          9 |          9 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                           xpm_fifo_reg_vec__parameterized1 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                       xpm_fifo_reg_vec__parameterized1_948 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                            xpm_cdc_gray__parameterized1__6 |          9 |          9 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized33 |        215 |         35 |     180 |    0 |     67 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                           xpm_counter_updn__parameterized6 |         10 |         10 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                           xpm_counter_updn__parameterized7 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_950 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized6_951 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized7_952 |         13 |         13 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                           xpm_counter_updn__parameterized8 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__111 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__111 |         16 |         16 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__244 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S_SYNCER_for_TopDeparser                                                                                                                                       |                                                                                                                                   S_SYNCER_for_TopDeparser |        992 |        784 |     208 |    0 |    950 |     20 |      0 |            0 |
|             (S_SYNCER_for_TopDeparser)                                                                                                                                   |                                                                                                                                   S_SYNCER_for_TopDeparser |          2 |          2 |       0 |    0 |      9 |      0 |      0 |            0 |
|             ahbupu567h27nv7ayhor8ildk5slt_524                                                                                                                            |                                                                                                                             xpm_fifo_async__parameterized7 |        101 |        101 |       0 |    0 |    133 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized11 |        101 |        101 |       0 |    0 |    133 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized11 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__87 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_937 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_939 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__86 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized12__7 |          3 |          3 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_941 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_942 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_943 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_944 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_945 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized1_946 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__115 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__115 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__236 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             f3r4uq8z4cxgtjlkjrlqbyi4g50tczn_1506                                                                                                                         |                                                                                                                             xpm_fifo_async__parameterized9 |        101 |        101 |       0 |    0 |    133 |      2 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized13 |        101 |        101 |       0 |    0 |    133 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized13 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__83 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_927 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_929 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__82 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized9__8 |          3 |          3 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_931 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_932 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_933 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_934 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_935 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized1_936 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__117 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__117 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__232 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__231 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             h4cz62yrq9ncx3hg9btcz3sz_150                                                                                                                                 |                                                                                                                             xpm_fifo_sync__parameterized15 |         67 |         67 |       0 |    0 |     56 |      4 |      0 |            0 |
|               (h4cz62yrq9ncx3hg9btcz3sz_150)                                                                                                                             |                                                                                                                             xpm_fifo_sync__parameterized15 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized65 |         66 |         66 |       0 |    0 |     56 |      4 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized65 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized7__4 |          1 |          1 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized2_921 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized3_922 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_923 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized2_924 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized3_925 |         22 |         22 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                           xpm_fifo_rst__parameterized0_926 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             nt1en9mo7p1k929fvkim_1633                                                                                                                                    |                                                                                                                             xpm_fifo_async__parameterized6 |        108 |        108 |       0 |    0 |    133 |      8 |      0 |            0 |
|               (nt1en9mo7p1k929fvkim_1633)                                                                                                                                |                                                                                                                             xpm_fifo_async__parameterized6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized10 |        107 |        107 |       0 |    0 |    133 |      8 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized10 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__89 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_911 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_913 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__88 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized11__7 |          9 |          9 |       0 |    0 |      0 |      8 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_915 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_916 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_917 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_918 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_919 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized1_920 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__114 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__114 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__237 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             r1tb7cth44te7y58qc1_712                                                                                                                                      |                                                                                                                            xpm_fifo_async__parameterized50 |        310 |        134 |     176 |    0 |    165 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized68 |        310 |        134 |     176 |    0 |    165 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized68 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__79 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_901 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_903 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__78 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized14__4 |        212 |         36 |     176 |    0 |     32 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_905 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_906 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_907 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_908 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_909 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized1_910 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__119 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__119 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__228 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__227 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             swph21jbx2yk1jxkm8bdnpc1ofa4qtus_1991                                                                                                                        |                                                                                                                             xpm_fifo_async__parameterized8 |        103 |        103 |       0 |    0 |    133 |      4 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized12 |        103 |        103 |       0 |    0 |    133 |      4 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized12 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__85 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_891 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_893 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__84 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized13__7 |          5 |          5 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_895 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_896 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_897 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_898 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_899 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized1_900 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__116 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__116 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__233 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             x5aycqpxi6mjwvdbx703wbwby_2676                                                                                                                               |                                                                                                                            xpm_fifo_async__parameterized49 |        120 |        104 |      16 |    0 |    134 |      0 |      0 |            0 |
|               (x5aycqpxi6mjwvdbx703wbwby_2676)                                                                                                                           |                                                                                                                            xpm_fifo_async__parameterized49 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized67 |        119 |        103 |      16 |    0 |    134 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized67 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__81 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_881 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_883 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                           xpm_cdc_gray__80 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized10__5 |         21 |          5 |      16 |    0 |      1 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_885 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_886 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_887 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_888 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_889 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized1_890 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__118 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__118 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__230 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             xeahivkjjq5dlt5sk_2561                                                                                                                                       |                                                                                                                             xpm_fifo_sync__parameterized16 |         80 |         64 |      16 |    0 |     54 |      0 |      0 |            0 |
|               (xeahivkjjq5dlt5sk_2561)                                                                                                                                   |                                                                                                                             xpm_fifo_sync__parameterized16 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized66 |         79 |         63 |      16 |    0 |     54 |      0 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized66 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized8__5 |         22 |          6 |      16 |    0 |      7 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized2_875 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized3_876 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_877 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized2_878 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized3_879 |         14 |         14 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                           xpm_fifo_rst__parameterized0_880 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           S_SYNCER_for_TopParser                                                                                                                                         |                                                                                                                                     S_SYNCER_for_TopParser |        360 |        328 |      32 |    0 |    382 |      6 |      0 |            0 |
|             (S_SYNCER_for_TopParser)                                                                                                                                     |                                                                                                                                     S_SYNCER_for_TopParser |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|             jjz3d213zsfii21h6qoh02x_1547                                                                                                                                 |                                                                                                                  xpm_fifo_async__parameterized4__xdcDup__1 |        102 |        102 |       0 |    0 |    132 |      2 |      0 |            0 |
|               (jjz3d213zsfii21h6qoh02x_1547)                                                                                                                             |                                                                                                                  xpm_fifo_async__parameterized4__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                   xpm_fifo_base__parameterized6__xdcDup__1 |        101 |        101 |       0 |    0 |    132 |      2 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                   xpm_fifo_base__parameterized6__xdcDup__1 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__151 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_864 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_866 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__150 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                        xpm_memory_base__parameterized9__12 |          3 |          3 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_868 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_869 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_870 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_871 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_872 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized1_873 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__11 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__11 |         16 |         16 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__340 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__339 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             pemb7wpl3ibkbiieh45rvpm6tbbfy_2386                                                                                                                           |                                                                                                                              xpm_fifo_sync__parameterized0 |         74 |         58 |      16 |    0 |     54 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                              xpm_fifo_base__parameterized5 |         74 |         58 |      16 |    0 |     54 |      0 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                              xpm_fifo_base__parameterized5 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                         xpm_memory_base__parameterized8__9 |         22 |          6 |      16 |    0 |      7 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized2_858 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized3_859 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_860 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized2_861 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized3_862 |         12 |         12 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                           xpm_fifo_rst__parameterized0_863 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|             r1pa9hehwqy4cfh6xn1ke7iqod_480                                                                                                                               |                                                                                                                  xpm_fifo_async__parameterized5__xdcDup__1 |        119 |        103 |      16 |    0 |    134 |      0 |      0 |            0 |
|               (r1pa9hehwqy4cfh6xn1ke7iqod_480)                                                                                                                           |                                                                                                                  xpm_fifo_async__parameterized5__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                   xpm_fifo_base__parameterized7__xdcDup__1 |        119 |        103 |      16 |    0 |    134 |      0 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                   xpm_fifo_base__parameterized7__xdcDup__1 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__149 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_847 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_849 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__148 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized10 |         21 |          5 |      16 |    0 |      1 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_851 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_852 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_853 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_854 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_855 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized1_856 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                   xpm_fifo_rst__xdcDup__12 |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                   xpm_fifo_rst__xdcDup__12 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__338 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__337 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             ulqsme7ls99avu0th6urrrvd7cgqixm_1355                                                                                                                         |                                                                                                                                              xpm_fifo_sync |         62 |         62 |       0 |    0 |     56 |      4 |      0 |            0 |
|               (ulqsme7ls99avu0th6urrrvd7cgqixm_1355)                                                                                                                     |                                                                                                                                              xpm_fifo_sync |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                              xpm_fifo_base__parameterized4 |         61 |         61 |       0 |    0 |     56 |      4 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                              xpm_fifo_base__parameterized4 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                            xpm_memory_base__parameterized7 |          1 |          1 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized2_841 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized3_842 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_843 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized2_844 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized3_845 |         20 |         20 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                           xpm_fifo_rst__parameterized0_846 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|           S_SYNCER_for__OUT_                                                                                                                                             |                                                                                                                                         S_SYNCER_for__OUT_ |        341 |        325 |      16 |    0 |    381 |      9 |      1 |            0 |
|             (S_SYNCER_for__OUT_)                                                                                                                                         |                                                                                                                                         S_SYNCER_for__OUT_ |          2 |          2 |       0 |    0 |      7 |      0 |      0 |            0 |
|             o5c5ujj1gj2epjqeepb9_1567                                                                                                                                    |                                                                                                                            xpm_fifo_async__parameterized51 |         99 |         99 |       0 |    0 |    132 |      4 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                             xpm_fifo_base__parameterized70 |         99 |         99 |       0 |    0 |    132 |      4 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                             xpm_fifo_base__parameterized70 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__155 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_831 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_833 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__154 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized13 |          1 |          1 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_835 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_836 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_837 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_838 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_839 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized1_840 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                  xpm_fifo_rst__xdcDup__120 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                  xpm_fifo_rst__xdcDup__120 |         16 |         16 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__344 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__343 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             odfqalu75z7t3ef1w4p7rpr_2364                                                                                                                                 |                                                                                                                              xpm_fifo_sync__parameterized2 |         80 |         64 |      16 |    0 |     54 |      0 |      0 |            0 |
|               (odfqalu75z7t3ef1w4p7rpr_2364)                                                                                                                             |                                                                                                                              xpm_fifo_sync__parameterized2 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                              xpm_fifo_base__parameterized9 |         74 |         58 |      16 |    0 |     54 |      0 |      0 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                              xpm_fifo_base__parameterized9 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                            xpm_memory_base__parameterized8 |         22 |          6 |      16 |    0 |      7 |      0 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized2_825 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized3_826 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_827 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized2_828 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized3_829 |         12 |         12 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                           xpm_fifo_rst__parameterized0_830 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|             ovrfyn75is5asq8xnrgzjt_1760                                                                                                                                  |                                                                                                                             xpm_fifo_async__parameterized4 |         99 |         99 |       0 |    0 |    132 |      1 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                                       |                                                                                                                              xpm_fifo_base__parameterized6 |         99 |         99 |       0 |    0 |    132 |      1 |      0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                                   |                                                                                                                              xpm_fifo_base__parameterized6 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__153 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                                                |                                                                                                                                           xpm_fifo_reg_vec |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                                                |                                                                                                                                       xpm_fifo_reg_vec_820 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                                            |                                                                                                                                          xpm_cdc_gray__152 |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                            xpm_memory_base__parameterized9 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                                           xpm_counter_updn |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                           xpm_counter_updn__parameterized0 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                       xpm_fifo_reg_bit_822 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                                       xpm_counter_updn_823 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized0_824 |         19 |         19 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 wrpp2_inst                                                                                                                                               |                                                                                                                           xpm_counter_updn__parameterized1 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                                               xpm_fifo_rst |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                                                                                                                                    |                                                                                                                                               xpm_fifo_rst |         16 |         16 |       0 |    0 |     13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__342 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                                                |                                                                                                                                      xpm_cdc_sync_rst__341 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             sv8srvm1rgh9ae4bj84_1688                                                                                                                                     |                                                                                                                             xpm_fifo_sync__parameterized17 |         61 |         61 |       0 |    0 |     56 |      4 |      1 |            0 |
|               xpm_fifo_base_inst                                                                                                                                         |                                                                                                                             xpm_fifo_base__parameterized69 |         61 |         61 |       0 |    0 |     56 |      4 |      1 |            0 |
|                 (xpm_fifo_base_inst)                                                                                                                                     |                                                                                                                             xpm_fifo_base__parameterized69 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                                          |                                                                                                                           xpm_memory_base__parameterized38 |          1 |          1 |       0 |    0 |      0 |      4 |      1 |            0 |
|                 rdp_inst                                                                                                                                                 |                                                                                                                           xpm_counter_updn__parameterized2 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rdpp1_inst                                                                                                                                               |                                                                                                                           xpm_counter_updn__parameterized3 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 rst_d1_inst                                                                                                                                              |                                                                                                                                           xpm_fifo_reg_bit |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 wrp_inst                                                                                                                                                 |                                                                                                                       xpm_counter_updn__parameterized2_818 |         11 |         11 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 wrpp1_inst                                                                                                                                               |                                                                                                                       xpm_counter_updn__parameterized3_819 |         20 |         20 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                                                                                                                                        |                                                                                                                               xpm_fifo_rst__parameterized0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|           TopDeparser                                                                                                                                                    |                                                                                                                                              TopDeparser_t |      36993 |      32674 |     320 | 3999 |  46329 |     98 |      2 |            0 |
|             (TopDeparser)                                                                                                                                                |                                                                                                                                              TopDeparser_t |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|             TopDeparser_t_inst                                                                                                                                           |                                                                                                                                       TopDeparser_t_Engine |      36968 |      32649 |     320 | 3999 |  46329 |     98 |      2 |            0 |
|               (TopDeparser_t_inst)                                                                                                                                       |                                                                                                                                       TopDeparser_t_Engine |          0 |          0 |       0 |    0 |   1302 |      0 |      0 |            0 |
|               stage_0                                                                                                                                                    |                                                                                                                                TopDeparser_t_EngineStage_0 |       4499 |       3749 |      64 |  686 |   5540 |     20 |      0 |            0 |
|                 (stage_0)                                                                                                                                                |                                                                                                                                TopDeparser_t_EngineStage_0 |        547 |         12 |       0 |  535 |   1098 |      0 |      0 |            0 |
|                 ErrorCheck_inst                                                                                                                                          |                                                                                                                     TopDeparser_t_EngineStage_0_ErrorCheck |         12 |         12 |       0 |    0 |     20 |      0 |      0 |            0 |
|                 editor_inst                                                                                                                                              |                                                                                                                         TopDeparser_t_EngineStage_0_Editor |       3940 |       3725 |      64 |  151 |   4422 |     20 |      0 |            0 |
|                   (editor_inst)                                                                                                                                          |                                                                                                                         TopDeparser_t_EngineStage_0_Editor |          8 |          0 |       0 |    8 |     17 |      0 |      0 |            0 |
|                   DataBuffer_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_0_Editor_DataBuffer |        811 |        808 |       0 |    3 |   1097 |      0 |      0 |            0 |
|                     (DataBuffer_inst)                                                                                                                                    |                                                                                                              TopDeparser_t_EngineStage_0_Editor_DataBuffer |          6 |          3 |       0 |    3 |    535 |      0 |      0 |            0 |
|                     RotateBuffer                                                                                                                                         |                                                                                            TopDeparser_t_EngineStage_0_Editor_DataBuffer_BarrelShifterDown |        768 |        768 |       0 |    0 |    513 |      0 |      0 |            0 |
|                     ShiftSelect                                                                                                                                          |                                                                                               TopDeparser_t_EngineStage_0_Editor_DataBuffer_UniShifterDown |         37 |         37 |       0 |    0 |     49 |      0 |      0 |            0 |
|                   DataMux_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_0_Editor_DataMux |          6 |          2 |       0 |    4 |    259 |      0 |      0 |            0 |
|                   DataShift_inst                                                                                                                                         |                                                                                                               TopDeparser_t_EngineStage_0_Editor_DataShift |       2104 |       2096 |       0 |    8 |   2332 |      0 |      0 |            0 |
|                     (DataShift_inst)                                                                                                                                     |                                                                                                               TopDeparser_t_EngineStage_0_Editor_DataShift |         22 |         14 |       0 |    8 |   1011 |      0 |      0 |            0 |
|                     ShiftDataDown                                                                                                                                        |                                                                                                TopDeparser_t_EngineStage_0_Editor_DataShift_UniShifterDown |       1225 |       1225 |       0 |    0 |    760 |      0 |      0 |            0 |
|                     ShiftDataUp                                                                                                                                          |                                                                                                  TopDeparser_t_EngineStage_0_Editor_DataShift_UniShifterUp |        849 |        849 |       0 |    0 |    514 |      0 |      0 |            0 |
|                     selectShifter                                                                                                                                        |                                                                                              TopDeparser_t_EngineStage_0_Editor_DataShift_UniShifterSelect |          8 |          8 |       0 |    0 |     47 |      0 |      0 |            0 |
|                   DscFifo_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_0_Editor_DscFifo |         30 |         30 |       0 |    0 |     32 |      1 |      0 |            0 |
|                     (DscFifo_inst)                                                                                                                                       |                                                                                                                 TopDeparser_t_EngineStage_0_Editor_DscFifo |         30 |         30 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                             TopDeparser_t_EngineStage_0_Editor_DscFifo_RAM |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                   FifoReader_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_0_Editor_FifoReader |        224 |        224 |       0 |    0 |     98 |      0 |      0 |            0 |
|                   FifoWriter_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_0_Editor_FifoWriter |        233 |        105 |       0 |  128 |    352 |      0 |      0 |            0 |
|                   LatencyBuffer_inst                                                                                                                                     |                                                                                                           TopDeparser_t_EngineStage_0_Editor_LatencyBuffer |        313 |        249 |      64 |    0 |     58 |      0 |      0 |            0 |
|                   PktFifo_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_0_Editor_PktFifo |         47 |         47 |       0 |    0 |     31 |      4 |      0 |            0 |
|                     (PktFifo_inst)                                                                                                                                       |                                                                                                                 TopDeparser_t_EngineStage_0_Editor_PktFifo |         39 |         39 |       0 |    0 |     31 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                             TopDeparser_t_EngineStage_0_Editor_PktFifo_RAM |          8 |          8 |       0 |    0 |      0 |      4 |      0 |            0 |
|                   TupFifo_inst                                                                                                                                           |                                                                                                               TopDeparser_t_EngineStage_0_Editor_TupleFifo |         37 |         37 |       0 |    0 |     32 |     15 |      0 |            0 |
|                     (TupFifo_inst)                                                                                                                                       |                                                                                                               TopDeparser_t_EngineStage_0_Editor_TupleFifo |         33 |         33 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                           TopDeparser_t_EngineStage_0_Editor_TupleFifo_RAM |          4 |          4 |       0 |    0 |      0 |     15 |      0 |            0 |
|                   TupleShift_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_0_Editor_TupleShift |        128 |        128 |       0 |    0 |    114 |      0 |      0 |            0 |
|                     (TupleShift_inst)                                                                                                                                    |                                                                                                              TopDeparser_t_EngineStage_0_Editor_TupleShift |         91 |         91 |       0 |    0 |     16 |      0 |      0 |            0 |
|                     insertMaskShiftDn                                                                                                                                    |                                                                                               TopDeparser_t_EngineStage_0_Editor_TupleShift_UniShifterDown |         21 |         21 |       0 |    0 |     49 |      0 |      0 |            0 |
|                     insertMaskShiftUp                                                                                                                                    |                                                                                                 TopDeparser_t_EngineStage_0_Editor_TupleShift_UniShifterUp |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|                 section_extract_headers_sec_inst                                                                                                                         |                                                                                                                          TopDeparser_t_extract_headers_sec |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               stage_1                                                                                                                                                    |                                                                                                                                TopDeparser_t_EngineStage_1 |        609 |         62 |       0 |  547 |   1157 |      0 |      0 |            0 |
|                 (stage_1)                                                                                                                                                |                                                                                                                                TopDeparser_t_EngineStage_1 |        551 |          4 |       0 |  547 |   1079 |      0 |      0 |            0 |
|                 ErrorCheck_inst                                                                                                                                          |                                                                                                                     TopDeparser_t_EngineStage_1_ErrorCheck |         58 |         58 |       0 |    0 |     78 |      0 |      0 |            0 |
|               stage_2                                                                                                                                                    |                                                                                                                                TopDeparser_t_EngineStage_2 |       7117 |       6288 |      64 |  765 |   8324 |     22 |      0 |            0 |
|                 (stage_2)                                                                                                                                                |                                                                                                                                TopDeparser_t_EngineStage_2 |        612 |         59 |       0 |  553 |   1217 |      0 |      0 |            0 |
|                 ErrorCheck_inst                                                                                                                                          |                                                                                                                     TopDeparser_t_EngineStage_2_ErrorCheck |         52 |         52 |       0 |    0 |     84 |      0 |      0 |            0 |
|                 editor_inst                                                                                                                                              |                                                                                                                         TopDeparser_t_EngineStage_2_Editor |       6450 |       6174 |      64 |  212 |   7015 |     22 |      0 |            0 |
|                   (editor_inst)                                                                                                                                          |                                                                                                                         TopDeparser_t_EngineStage_2_Editor |         64 |          0 |       0 |   64 |    129 |      0 |      0 |            0 |
|                   DataBuffer_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_2_Editor_DataBuffer |        837 |        834 |       0 |    3 |   1097 |      0 |      0 |            0 |
|                     (DataBuffer_inst)                                                                                                                                    |                                                                                                              TopDeparser_t_EngineStage_2_Editor_DataBuffer |        173 |        170 |       0 |    3 |    535 |      0 |      0 |            0 |
|                     RotateBuffer                                                                                                                                         |                                                                                            TopDeparser_t_EngineStage_2_Editor_DataBuffer_BarrelShifterDown |        640 |        640 |       0 |    0 |    513 |      0 |      0 |            0 |
|                     ShiftSelect                                                                                                                                          |                                                                                               TopDeparser_t_EngineStage_2_Editor_DataBuffer_UniShifterDown |         24 |         24 |       0 |    0 |     49 |      0 |      0 |            0 |
|                   DataMux_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_2_Editor_DataMux |        262 |        258 |       0 |    4 |      3 |      0 |      0 |            0 |
|                   DataShift_inst                                                                                                                                         |                                                                                                               TopDeparser_t_EngineStage_2_Editor_DataShift |       2100 |       2092 |       0 |    8 |   2332 |      0 |      0 |            0 |
|                     (DataShift_inst)                                                                                                                                     |                                                                                                               TopDeparser_t_EngineStage_2_Editor_DataShift |         17 |          9 |       0 |    8 |   1011 |      0 |      0 |            0 |
|                     ShiftDataDown                                                                                                                                        |                                                                                                TopDeparser_t_EngineStage_2_Editor_DataShift_UniShifterDown |       1224 |       1224 |       0 |    0 |    760 |      0 |      0 |            0 |
|                     ShiftDataUp                                                                                                                                          |                                                                                                  TopDeparser_t_EngineStage_2_Editor_DataShift_UniShifterUp |        850 |        850 |       0 |    0 |    514 |      0 |      0 |            0 |
|                     selectShifter                                                                                                                                        |                                                                                              TopDeparser_t_EngineStage_2_Editor_DataShift_UniShifterSelect |          9 |          9 |       0 |    0 |     47 |      0 |      0 |            0 |
|                   DscFifo_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_2_Editor_DscFifo |         35 |         35 |       0 |    0 |     36 |      1 |      0 |            0 |
|                     (DscFifo_inst)                                                                                                                                       |                                                                                                                 TopDeparser_t_EngineStage_2_Editor_DscFifo |         35 |         35 |       0 |    0 |     36 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                             TopDeparser_t_EngineStage_2_Editor_DscFifo_RAM |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                   FifoReader_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_2_Editor_FifoReader |        237 |        237 |       0 |    0 |    106 |      0 |      0 |            0 |
|                   FifoWriter_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_2_Editor_FifoWriter |        242 |        109 |       0 |  133 |    715 |      0 |      0 |            0 |
|                   LatencyBuffer_inst                                                                                                                                     |                                                                                                           TopDeparser_t_EngineStage_2_Editor_LatencyBuffer |        307 |        243 |      64 |    0 |     58 |      0 |      0 |            0 |
|                   PktFifo_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_2_Editor_PktFifo |         75 |         75 |       0 |    0 |     35 |      7 |      0 |            0 |
|                     (PktFifo_inst)                                                                                                                                       |                                                                                                                 TopDeparser_t_EngineStage_2_Editor_PktFifo |         43 |         43 |       0 |    0 |     35 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                             TopDeparser_t_EngineStage_2_Editor_PktFifo_RAM |         32 |         32 |       0 |    0 |      0 |      7 |      0 |            0 |
|                   TupFifo_inst                                                                                                                                           |                                                                                                               TopDeparser_t_EngineStage_2_Editor_TupleFifo |         42 |         42 |       0 |    0 |     36 |     14 |      0 |            0 |
|                     (TupFifo_inst)                                                                                                                                       |                                                                                                               TopDeparser_t_EngineStage_2_Editor_TupleFifo |         38 |         38 |       0 |    0 |     36 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                           TopDeparser_t_EngineStage_2_Editor_TupleFifo_RAM |          4 |          4 |       0 |    0 |      0 |     14 |      0 |            0 |
|                   TupleMerge_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_2_Editor_TupleMerge |       1118 |       1118 |       0 |    0 |   1135 |      0 |      0 |            0 |
|                     (TupleMerge_inst)                                                                                                                                    |                                                                                                              TopDeparser_t_EngineStage_2_Editor_TupleMerge |        112 |        112 |       0 |    0 |    126 |      0 |      0 |            0 |
|                     shiftFieldData_0                                                                                                                                     |                                                                                          TopDeparser_t_EngineStage_2_Editor_TupleMerge_UniShifterDownTuple |        189 |        189 |       0 |    0 |    178 |      0 |      0 |            0 |
|                     shiftFieldData_1                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_2_Editor_TupleMerge_UniShifterDownTuple_813 |        189 |        189 |       0 |    0 |    178 |      0 |      0 |            0 |
|                     shiftFieldData_2                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_2_Editor_TupleMerge_UniShifterDownTuple_814 |         71 |         71 |       0 |    0 |    146 |      0 |      0 |            0 |
|                     shiftFieldMask_0                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_2_Editor_TupleMerge_UniShifterDownTuple_815 |        299 |        299 |       0 |    0 |    175 |      0 |      0 |            0 |
|                     shiftFieldMask_1                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_2_Editor_TupleMerge_UniShifterDownTuple_816 |        187 |        187 |       0 |    0 |    175 |      0 |      0 |            0 |
|                     shiftFieldMask_2                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_2_Editor_TupleMerge_UniShifterDownTuple_817 |         68 |         68 |       0 |    0 |    143 |      0 |      0 |            0 |
|                     shiftGlobalMask                                                                                                                                      |                                                                                           TopDeparser_t_EngineStage_2_Editor_TupleMerge_UniShifterDownMask |          3 |          3 |       0 |    0 |     14 |      0 |      0 |            0 |
|                   TupleShift_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_2_Editor_TupleShift |       1133 |       1133 |       0 |    0 |   1333 |      0 |      0 |            0 |
|                     (TupleShift_inst)                                                                                                                                    |                                                                                                              TopDeparser_t_EngineStage_2_Editor_TupleShift |         74 |         74 |       0 |    0 |    257 |      0 |      0 |            0 |
|                     insertMaskShiftDn                                                                                                                                    |                                                                                               TopDeparser_t_EngineStage_2_Editor_TupleShift_UniShifterDown |         21 |         21 |       0 |    0 |     49 |      0 |      0 |            0 |
|                     insertMaskShiftUp                                                                                                                                    |                                                                                                 TopDeparser_t_EngineStage_2_Editor_TupleShift_UniShifterUp |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|                     shiftData                                                                                                                                            |                                                                                           TopDeparser_t_EngineStage_2_Editor_TupleShift_BidirShifterUpdate |        473 |        473 |       0 |    0 |    490 |      0 |      0 |            0 |
|                       UniShifter2X                                                                                                                                       |                                                                          TopDeparser_t_EngineStage_2_Editor_TupleShift_BidirShifterUpdate_UniShifter2X_812 |        473 |        473 |       0 |    0 |    490 |      0 |      0 |            0 |
|                     shiftMask                                                                                                                                            |                                                                                       TopDeparser_t_EngineStage_2_Editor_TupleShift_BidirShifterUpdate_811 |        549 |        549 |       0 |    0 |    488 |      0 |      0 |            0 |
|                       UniShifter2X                                                                                                                                       |                                                                              TopDeparser_t_EngineStage_2_Editor_TupleShift_BidirShifterUpdate_UniShifter2X |        549 |        549 |       0 |    0 |    488 |      0 |      0 |            0 |
|                 section_emit_3_inst                                                                                                                                      |                                                                                                                                       TopDeparser_t_emit_3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|                   (section_emit_3_inst)                                                                                                                                  |                                                                                                                                       TopDeparser_t_emit_3 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |            0 |
|                   compute_control_insert_inst                                                                                                                            |                                                                                                                TopDeparser_t_emit_3_compute_control_insert |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               stage_3                                                                                                                                                    |                                                                                                                                TopDeparser_t_EngineStage_3 |       9780 |       8891 |      64 |  825 |  11911 |     22 |      1 |            0 |
|                 (stage_3)                                                                                                                                                |                                                                                                                                TopDeparser_t_EngineStage_3 |        532 |         23 |       0 |  509 |   1117 |      0 |      0 |            0 |
|                 ErrorCheck_inst                                                                                                                                          |                                                                                                                     TopDeparser_t_EngineStage_3_ErrorCheck |         52 |         52 |       0 |    0 |     84 |      0 |      0 |            0 |
|                 editor_inst                                                                                                                                              |                                                                                                                         TopDeparser_t_EngineStage_3_Editor |       9194 |       8814 |      64 |  316 |  10702 |     22 |      1 |            0 |
|                   (editor_inst)                                                                                                                                          |                                                                                                                         TopDeparser_t_EngineStage_3_Editor |        168 |          0 |       0 |  168 |     17 |      0 |      0 |            0 |
|                   DataBuffer_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_3_Editor_DataBuffer |        811 |        808 |       0 |    3 |   1097 |      0 |      0 |            0 |
|                     (DataBuffer_inst)                                                                                                                                    |                                                                                                              TopDeparser_t_EngineStage_3_Editor_DataBuffer |          6 |          3 |       0 |    3 |    535 |      0 |      0 |            0 |
|                     RotateBuffer                                                                                                                                         |                                                                                            TopDeparser_t_EngineStage_3_Editor_DataBuffer_BarrelShifterDown |        768 |        768 |       0 |    0 |    513 |      0 |      0 |            0 |
|                     ShiftSelect                                                                                                                                          |                                                                                               TopDeparser_t_EngineStage_3_Editor_DataBuffer_UniShifterDown |         37 |         37 |       0 |    0 |     49 |      0 |      0 |            0 |
|                   DataMux_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_3_Editor_DataMux |          6 |          2 |       0 |    4 |      3 |      0 |      0 |            0 |
|                   DataShift_inst                                                                                                                                         |                                                                                                               TopDeparser_t_EngineStage_3_Editor_DataShift |       2105 |       2097 |       0 |    8 |   2332 |      0 |      0 |            0 |
|                     (DataShift_inst)                                                                                                                                     |                                                                                                               TopDeparser_t_EngineStage_3_Editor_DataShift |         22 |         14 |       0 |    8 |   1011 |      0 |      0 |            0 |
|                     ShiftDataDown                                                                                                                                        |                                                                                                TopDeparser_t_EngineStage_3_Editor_DataShift_UniShifterDown |       1226 |       1226 |       0 |    0 |    760 |      0 |      0 |            0 |
|                     ShiftDataUp                                                                                                                                          |                                                                                                  TopDeparser_t_EngineStage_3_Editor_DataShift_UniShifterUp |        849 |        849 |       0 |    0 |    514 |      0 |      0 |            0 |
|                     selectShifter                                                                                                                                        |                                                                                              TopDeparser_t_EngineStage_3_Editor_DataShift_UniShifterSelect |          8 |          8 |       0 |    0 |     47 |      0 |      0 |            0 |
|                   DscFifo_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_3_Editor_DscFifo |         30 |         30 |       0 |    0 |     32 |      1 |      0 |            0 |
|                     (DscFifo_inst)                                                                                                                                       |                                                                                                                 TopDeparser_t_EngineStage_3_Editor_DscFifo |         30 |         30 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                             TopDeparser_t_EngineStage_3_Editor_DscFifo_RAM |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                   FifoReader_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_3_Editor_FifoReader |        233 |        233 |       0 |    0 |    108 |      0 |      0 |            0 |
|                   FifoWriter_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_3_Editor_FifoWriter |        198 |         65 |       0 |  133 |    858 |      0 |      0 |            0 |
|                   LatencyBuffer_inst                                                                                                                                     |                                                                                                           TopDeparser_t_EngineStage_3_Editor_LatencyBuffer |        319 |        255 |      64 |    0 |     58 |      0 |      0 |            0 |
|                   PktFifo_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_3_Editor_PktFifo |        862 |        862 |       0 |    0 |     31 |      9 |      1 |            0 |
|                     (PktFifo_inst)                                                                                                                                       |                                                                                                                 TopDeparser_t_EngineStage_3_Editor_PktFifo |         38 |         38 |       0 |    0 |     31 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                             TopDeparser_t_EngineStage_3_Editor_PktFifo_RAM |        824 |        824 |       0 |    0 |      0 |      9 |      1 |            0 |
|                   TupFifo_inst                                                                                                                                           |                                                                                                               TopDeparser_t_EngineStage_3_Editor_TupleFifo |         37 |         37 |       0 |    0 |     32 |     12 |      0 |            0 |
|                     (TupFifo_inst)                                                                                                                                       |                                                                                                               TopDeparser_t_EngineStage_3_Editor_TupleFifo |         33 |         33 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                           TopDeparser_t_EngineStage_3_Editor_TupleFifo_RAM |          4 |          4 |       0 |    0 |      0 |     12 |      0 |            0 |
|                   TupleMerge_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_3_Editor_TupleMerge |       2763 |       2763 |       0 |    0 |   4606 |      0 |      0 |            0 |
|                     shiftFieldData_0                                                                                                                                     |                                                                                          TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple |         86 |         86 |       0 |    0 |    212 |      0 |      0 |            0 |
|                     shiftFieldData_1                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_788 |         86 |         86 |       0 |    0 |    212 |      0 |      0 |            0 |
|                     shiftFieldData_10                                                                                                                                    |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_789 |        244 |        244 |       0 |    0 |    183 |      0 |      0 |            0 |
|                     shiftFieldData_11                                                                                                                                    |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_790 |         83 |         83 |       0 |    0 |    182 |      0 |      0 |            0 |
|                     shiftFieldData_2                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_791 |         96 |         96 |       0 |    0 |    195 |      0 |      0 |            0 |
|                     shiftFieldData_3                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_792 |        256 |        256 |       0 |    0 |    195 |      0 |      0 |            0 |
|                     shiftFieldData_4                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_793 |         96 |         96 |       0 |    0 |    195 |      0 |      0 |            0 |
|                     shiftFieldData_5                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_794 |         93 |         93 |       0 |    0 |    192 |      0 |      0 |            0 |
|                     shiftFieldData_6                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_795 |         88 |         88 |       0 |    0 |    187 |      0 |      0 |            0 |
|                     shiftFieldData_7                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_796 |        248 |        248 |       0 |    0 |    187 |      0 |      0 |            0 |
|                     shiftFieldData_8                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_797 |         88 |         88 |       0 |    0 |    187 |      0 |      0 |            0 |
|                     shiftFieldData_9                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_798 |         84 |         84 |       0 |    0 |    183 |      0 |      0 |            0 |
|                     shiftFieldMask_0                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_799 |         79 |         79 |       0 |    0 |    207 |      0 |      0 |            0 |
|                     shiftFieldMask_1                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_800 |         79 |         79 |       0 |    0 |    207 |      0 |      0 |            0 |
|                     shiftFieldMask_10                                                                                                                                    |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_801 |         52 |         52 |       0 |    0 |    179 |      0 |      0 |            0 |
|                     shiftFieldMask_11                                                                                                                                    |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_802 |         51 |         51 |       0 |    0 |    178 |      0 |      0 |            0 |
|                     shiftFieldMask_2                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_803 |         64 |         64 |       0 |    0 |    191 |      0 |      0 |            0 |
|                     shiftFieldMask_3                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_804 |         64 |         64 |       0 |    0 |    191 |      0 |      0 |            0 |
|                     shiftFieldMask_4                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_805 |         64 |         64 |       0 |    0 |    191 |      0 |      0 |            0 |
|                     shiftFieldMask_5                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_806 |         61 |         61 |       0 |    0 |    188 |      0 |      0 |            0 |
|                     shiftFieldMask_6                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_807 |         56 |         56 |       0 |    0 |    183 |      0 |      0 |            0 |
|                     shiftFieldMask_7                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_808 |         56 |         56 |       0 |    0 |    183 |      0 |      0 |            0 |
|                     shiftFieldMask_8                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_809 |         56 |         56 |       0 |    0 |    183 |      0 |      0 |            0 |
|                     shiftFieldMask_9                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownTuple_810 |         52 |         52 |       0 |    0 |    179 |      0 |      0 |            0 |
|                     shiftGlobalMask                                                                                                                                      |                                                                                           TopDeparser_t_EngineStage_3_Editor_TupleMerge_UniShifterDownMask |        481 |        481 |       0 |    0 |     36 |      0 |      0 |            0 |
|                   TupleShift_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_3_Editor_TupleShift |       1662 |       1662 |       0 |    0 |   1528 |      0 |      0 |            0 |
|                     (TupleShift_inst)                                                                                                                                    |                                                                                                              TopDeparser_t_EngineStage_3_Editor_TupleShift |         75 |         75 |       0 |    0 |    356 |      0 |      0 |            0 |
|                     insertMaskShiftDn                                                                                                                                    |                                                                                               TopDeparser_t_EngineStage_3_Editor_TupleShift_UniShifterDown |        277 |        277 |       0 |    0 |     49 |      0 |      0 |            0 |
|                     insertMaskShiftUp                                                                                                                                    |                                                                                                 TopDeparser_t_EngineStage_3_Editor_TupleShift_UniShifterUp |         17 |         17 |       0 |    0 |     49 |      0 |      0 |            0 |
|                     shiftData                                                                                                                                            |                                                                                           TopDeparser_t_EngineStage_3_Editor_TupleShift_BidirShifterUpdate |        584 |        584 |       0 |    0 |    538 |      0 |      0 |            0 |
|                       UniShifter2X                                                                                                                                       |                                                                          TopDeparser_t_EngineStage_3_Editor_TupleShift_BidirShifterUpdate_UniShifter2X_787 |        584 |        584 |       0 |    0 |    538 |      0 |      0 |            0 |
|                     shiftMask                                                                                                                                            |                                                                                       TopDeparser_t_EngineStage_3_Editor_TupleShift_BidirShifterUpdate_786 |        709 |        709 |       0 |    0 |    536 |      0 |      0 |            0 |
|                       UniShifter2X                                                                                                                                       |                                                                              TopDeparser_t_EngineStage_3_Editor_TupleShift_BidirShifterUpdate_UniShifter2X |        709 |        709 |       0 |    0 |    536 |      0 |      0 |            0 |
|                 section_emit_2_inst                                                                                                                                      |                                                                                                                                       TopDeparser_t_emit_2 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                   (section_emit_2_inst)                                                                                                                                  |                                                                                                                                       TopDeparser_t_emit_2 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |            0 |
|                   compute_control_insert_inst                                                                                                                            |                                                                                                                TopDeparser_t_emit_2_compute_control_insert |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               stage_4                                                                                                                                                    |                                                                                                                                TopDeparser_t_EngineStage_4 |       7939 |       7218 |      64 |  657 |   9631 |     20 |      0 |            0 |
|                 (stage_4)                                                                                                                                                |                                                                                                                                TopDeparser_t_EngineStage_4 |        443 |         22 |       0 |  421 |    992 |      0 |      0 |            0 |
|                 ErrorCheck_inst                                                                                                                                          |                                                                                                                     TopDeparser_t_EngineStage_4_ErrorCheck |         52 |         52 |       0 |    0 |     84 |      0 |      0 |            0 |
|                 editor_inst                                                                                                                                              |                                                                                                                         TopDeparser_t_EngineStage_4_Editor |       7442 |       7142 |      64 |  236 |   8547 |     20 |      0 |            0 |
|                   (editor_inst)                                                                                                                                          |                                                                                                                         TopDeparser_t_EngineStage_4_Editor |         88 |          0 |       0 |   88 |    177 |      0 |      0 |            0 |
|                   DataBuffer_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_4_Editor_DataBuffer |        837 |        834 |       0 |    3 |   1097 |      0 |      0 |            0 |
|                     (DataBuffer_inst)                                                                                                                                    |                                                                                                              TopDeparser_t_EngineStage_4_Editor_DataBuffer |        173 |        170 |       0 |    3 |    535 |      0 |      0 |            0 |
|                     RotateBuffer                                                                                                                                         |                                                                                            TopDeparser_t_EngineStage_4_Editor_DataBuffer_BarrelShifterDown |        640 |        640 |       0 |    0 |    513 |      0 |      0 |            0 |
|                     ShiftSelect                                                                                                                                          |                                                                                               TopDeparser_t_EngineStage_4_Editor_DataBuffer_UniShifterDown |         24 |         24 |       0 |    0 |     49 |      0 |      0 |            0 |
|                   DataMux_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_4_Editor_DataMux |        262 |        258 |       0 |    4 |      3 |      0 |      0 |            0 |
|                   DataShift_inst                                                                                                                                         |                                                                                                               TopDeparser_t_EngineStage_4_Editor_DataShift |       2097 |       2089 |       0 |    8 |   2332 |      0 |      0 |            0 |
|                     (DataShift_inst)                                                                                                                                     |                                                                                                               TopDeparser_t_EngineStage_4_Editor_DataShift |         17 |          9 |       0 |    8 |   1011 |      0 |      0 |            0 |
|                     ShiftDataDown                                                                                                                                        |                                                                                                TopDeparser_t_EngineStage_4_Editor_DataShift_UniShifterDown |       1224 |       1224 |       0 |    0 |    760 |      0 |      0 |            0 |
|                     ShiftDataUp                                                                                                                                          |                                                                                                  TopDeparser_t_EngineStage_4_Editor_DataShift_UniShifterUp |        848 |        848 |       0 |    0 |    514 |      0 |      0 |            0 |
|                     selectShifter                                                                                                                                        |                                                                                              TopDeparser_t_EngineStage_4_Editor_DataShift_UniShifterSelect |          8 |          8 |       0 |    0 |     47 |      0 |      0 |            0 |
|                   DscFifo_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_4_Editor_DscFifo |         30 |         30 |       0 |    0 |     32 |      1 |      0 |            0 |
|                     (DscFifo_inst)                                                                                                                                       |                                                                                                                 TopDeparser_t_EngineStage_4_Editor_DscFifo |         30 |         30 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                             TopDeparser_t_EngineStage_4_Editor_DscFifo_RAM |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                   FifoReader_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_4_Editor_FifoReader |        237 |        237 |       0 |    0 |    108 |      0 |      0 |            0 |
|                   FifoWriter_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_4_Editor_FifoWriter |        216 |         83 |       0 |  133 |    858 |      0 |      0 |            0 |
|                   LatencyBuffer_inst                                                                                                                                     |                                                                                                           TopDeparser_t_EngineStage_4_Editor_LatencyBuffer |        307 |        243 |      64 |    0 |     58 |      0 |      0 |            0 |
|                   PktFifo_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_4_Editor_PktFifo |         84 |         84 |       0 |    0 |     31 |      9 |      0 |            0 |
|                     (PktFifo_inst)                                                                                                                                       |                                                                                                                 TopDeparser_t_EngineStage_4_Editor_PktFifo |         36 |         36 |       0 |    0 |     31 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                             TopDeparser_t_EngineStage_4_Editor_PktFifo_RAM |         48 |         48 |       0 |    0 |      0 |      9 |      0 |            0 |
|                   TupFifo_inst                                                                                                                                           |                                                                                                               TopDeparser_t_EngineStage_4_Editor_TupleFifo |         38 |         38 |       0 |    0 |     32 |     10 |      0 |            0 |
|                     (TupFifo_inst)                                                                                                                                       |                                                                                                               TopDeparser_t_EngineStage_4_Editor_TupleFifo |         33 |         33 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                           TopDeparser_t_EngineStage_4_Editor_TupleFifo_RAM |          5 |          5 |       0 |    0 |      0 |     10 |      0 |            0 |
|                   TupleMerge_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_4_Editor_TupleMerge |       1845 |       1845 |       0 |    0 |   2291 |      0 |      0 |            0 |
|                     (TupleMerge_inst)                                                                                                                                    |                                                                                                              TopDeparser_t_EngineStage_4_Editor_TupleMerge |        160 |        160 |       0 |    0 |    160 |      0 |      0 |            0 |
|                     shiftFieldData_0                                                                                                                                     |                                                                                          TopDeparser_t_EngineStage_4_Editor_TupleMerge_UniShifterDownTuple |        155 |        155 |       0 |    0 |    212 |      0 |      0 |            0 |
|                     shiftFieldData_1                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_4_Editor_TupleMerge_UniShifterDownTuple_777 |        155 |        155 |       0 |    0 |    212 |      0 |      0 |            0 |
|                     shiftFieldData_2                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_4_Editor_TupleMerge_UniShifterDownTuple_778 |        155 |        155 |       0 |    0 |    212 |      0 |      0 |            0 |
|                     shiftFieldData_3                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_4_Editor_TupleMerge_UniShifterDownTuple_779 |        156 |        156 |       0 |    0 |    212 |      0 |      0 |            0 |
|                     shiftFieldData_4                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_4_Editor_TupleMerge_UniShifterDownTuple_780 |        156 |        156 |       0 |    0 |    212 |      0 |      0 |            0 |
|                     shiftFieldMask_0                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_4_Editor_TupleMerge_UniShifterDownTuple_781 |        308 |        308 |       0 |    0 |    207 |      0 |      0 |            0 |
|                     shiftFieldMask_1                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_4_Editor_TupleMerge_UniShifterDownTuple_782 |        149 |        149 |       0 |    0 |    207 |      0 |      0 |            0 |
|                     shiftFieldMask_2                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_4_Editor_TupleMerge_UniShifterDownTuple_783 |        149 |        149 |       0 |    0 |    207 |      0 |      0 |            0 |
|                     shiftFieldMask_3                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_4_Editor_TupleMerge_UniShifterDownTuple_784 |        149 |        149 |       0 |    0 |    207 |      0 |      0 |            0 |
|                     shiftFieldMask_4                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_4_Editor_TupleMerge_UniShifterDownTuple_785 |        149 |        149 |       0 |    0 |    207 |      0 |      0 |            0 |
|                     shiftGlobalMask                                                                                                                                      |                                                                                           TopDeparser_t_EngineStage_4_Editor_TupleMerge_UniShifterDownMask |          4 |          4 |       0 |    0 |     36 |      0 |      0 |            0 |
|                   TupleShift_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_4_Editor_TupleShift |       1405 |       1405 |       0 |    0 |   1528 |      0 |      0 |            0 |
|                     (TupleShift_inst)                                                                                                                                    |                                                                                                              TopDeparser_t_EngineStage_4_Editor_TupleShift |         75 |         75 |       0 |    0 |    356 |      0 |      0 |            0 |
|                     insertMaskShiftDn                                                                                                                                    |                                                                                               TopDeparser_t_EngineStage_4_Editor_TupleShift_UniShifterDown |         21 |         21 |       0 |    0 |     49 |      0 |      0 |            0 |
|                     insertMaskShiftUp                                                                                                                                    |                                                                                                 TopDeparser_t_EngineStage_4_Editor_TupleShift_UniShifterUp |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|                     shiftData                                                                                                                                            |                                                                                           TopDeparser_t_EngineStage_4_Editor_TupleShift_BidirShifterUpdate |        584 |        584 |       0 |    0 |    538 |      0 |      0 |            0 |
|                       UniShifter2X                                                                                                                                       |                                                                          TopDeparser_t_EngineStage_4_Editor_TupleShift_BidirShifterUpdate_UniShifter2X_776 |        584 |        584 |       0 |    0 |    538 |      0 |      0 |            0 |
|                     shiftMask                                                                                                                                            |                                                                                       TopDeparser_t_EngineStage_4_Editor_TupleShift_BidirShifterUpdate_775 |        709 |        709 |       0 |    0 |    536 |      0 |      0 |            0 |
|                       UniShifter2X                                                                                                                                       |                                                                              TopDeparser_t_EngineStage_4_Editor_TupleShift_BidirShifterUpdate_UniShifter2X |        709 |        709 |       0 |    0 |    536 |      0 |      0 |            0 |
|                 section_emit_1_inst                                                                                                                                      |                                                                                                                                       TopDeparser_t_emit_1 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|                   (section_emit_1_inst)                                                                                                                                  |                                                                                                                                       TopDeparser_t_emit_1 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |            0 |
|                   compute_control_insert_inst                                                                                                                            |                                                                                                                TopDeparser_t_emit_1_compute_control_insert |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               stage_5                                                                                                                                                    |                                                                                                                                TopDeparser_t_EngineStage_5 |       7029 |       6446 |      64 |  519 |   8464 |     14 |      1 |            0 |
|                 (stage_5)                                                                                                                                                |                                                                                                                                TopDeparser_t_EngineStage_5 |        307 |          4 |       0 |  303 |    592 |      0 |      0 |            0 |
|                 ErrorCheck_inst                                                                                                                                          |                                                                                                                     TopDeparser_t_EngineStage_5_ErrorCheck |         25 |         25 |       0 |    0 |     57 |      0 |      0 |            0 |
|                 editor_inst                                                                                                                                              |                                                                                                                         TopDeparser_t_EngineStage_5_Editor |       6697 |       6417 |      64 |  216 |   7815 |     14 |      1 |            0 |
|                   (editor_inst)                                                                                                                                          |                                                                                                                         TopDeparser_t_EngineStage_5_Editor |         72 |          0 |       0 |   72 |    145 |      0 |      0 |            0 |
|                   DataBuffer_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_5_Editor_DataBuffer |        841 |        834 |       0 |    7 |   1095 |      0 |      0 |            0 |
|                     (DataBuffer_inst)                                                                                                                                    |                                                                                                              TopDeparser_t_EngineStage_5_Editor_DataBuffer |        177 |        170 |       0 |    7 |    533 |      0 |      0 |            0 |
|                     RotateBuffer                                                                                                                                         |                                                                                            TopDeparser_t_EngineStage_5_Editor_DataBuffer_BarrelShifterDown |        640 |        640 |       0 |    0 |    513 |      0 |      0 |            0 |
|                     ShiftSelect                                                                                                                                          |                                                                                               TopDeparser_t_EngineStage_5_Editor_DataBuffer_UniShifterDown |         24 |         24 |       0 |    0 |     49 |      0 |      0 |            0 |
|                   DataMux_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_5_Editor_DataMux |        256 |        256 |       0 |    0 |    264 |      0 |      0 |            0 |
|                   DataShift_inst                                                                                                                                         |                                                                                                               TopDeparser_t_EngineStage_5_Editor_DataShift |       2095 |       2088 |       0 |    7 |   2331 |      0 |      0 |            0 |
|                     (DataShift_inst)                                                                                                                                     |                                                                                                               TopDeparser_t_EngineStage_5_Editor_DataShift |         15 |          8 |       0 |    7 |   1010 |      0 |      0 |            0 |
|                     ShiftDataDown                                                                                                                                        |                                                                                                TopDeparser_t_EngineStage_5_Editor_DataShift_UniShifterDown |       1224 |       1224 |       0 |    0 |    760 |      0 |      0 |            0 |
|                     ShiftDataUp                                                                                                                                          |                                                                                                  TopDeparser_t_EngineStage_5_Editor_DataShift_UniShifterUp |        848 |        848 |       0 |    0 |    514 |      0 |      0 |            0 |
|                     selectShifter                                                                                                                                        |                                                                                              TopDeparser_t_EngineStage_5_Editor_DataShift_UniShifterSelect |          8 |          8 |       0 |    0 |     47 |      0 |      0 |            0 |
|                   DscFifo_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_5_Editor_DscFifo |         30 |         30 |       0 |    0 |     32 |      1 |      0 |            0 |
|                     (DscFifo_inst)                                                                                                                                       |                                                                                                                 TopDeparser_t_EngineStage_5_Editor_DscFifo |         30 |         30 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                             TopDeparser_t_EngineStage_5_Editor_DscFifo_RAM |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|                   FifoReader_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_5_Editor_FifoReader |        240 |        240 |       0 |    0 |    106 |      0 |      0 |            0 |
|                   FifoWriter_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_5_Editor_FifoWriter |        190 |         60 |       0 |  130 |    751 |      0 |      0 |            0 |
|                   LatencyBuffer_inst                                                                                                                                     |                                                                                                           TopDeparser_t_EngineStage_5_Editor_LatencyBuffer |        296 |        232 |      64 |    0 |     57 |      0 |      0 |            0 |
|                   PktFifo_inst                                                                                                                                           |                                                                                                                 TopDeparser_t_EngineStage_5_Editor_PktFifo |         76 |         76 |       0 |    0 |     31 |      7 |      1 |            0 |
|                     (PktFifo_inst)                                                                                                                                       |                                                                                                                 TopDeparser_t_EngineStage_5_Editor_PktFifo |         36 |         36 |       0 |    0 |     31 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                             TopDeparser_t_EngineStage_5_Editor_PktFifo_RAM |         40 |         40 |       0 |    0 |      0 |      7 |      1 |            0 |
|                   TupFifo_inst                                                                                                                                           |                                                                                                               TopDeparser_t_EngineStage_5_Editor_TupleFifo |         31 |         31 |       0 |    0 |     32 |      6 |      0 |            0 |
|                     (TupFifo_inst)                                                                                                                                       |                                                                                                               TopDeparser_t_EngineStage_5_Editor_TupleFifo |         31 |         31 |       0 |    0 |     32 |      0 |      0 |            0 |
|                     RAM                                                                                                                                                  |                                                                                                           TopDeparser_t_EngineStage_5_Editor_TupleFifo_RAM |          0 |          0 |       0 |    0 |      0 |      6 |      0 |            0 |
|                   TupleMerge_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_5_Editor_TupleMerge |       1320 |       1320 |       0 |    0 |   1572 |      0 |      0 |            0 |
|                     (TupleMerge_inst)                                                                                                                                    |                                                                                                              TopDeparser_t_EngineStage_5_Editor_TupleMerge |        128 |        128 |       0 |    0 |    144 |      0 |      0 |            0 |
|                     shiftFieldData_0                                                                                                                                     |                                                                                          TopDeparser_t_EngineStage_5_Editor_TupleMerge_UniShifterDownTuple |        133 |        133 |       0 |    0 |    178 |      0 |      0 |            0 |
|                     shiftFieldData_1                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_5_Editor_TupleMerge_UniShifterDownTuple_768 |        133 |        133 |       0 |    0 |    178 |      0 |      0 |            0 |
|                     shiftFieldData_2                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_5_Editor_TupleMerge_UniShifterDownTuple_769 |        133 |        133 |       0 |    0 |    178 |      0 |      0 |            0 |
|                     shiftFieldData_3                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_5_Editor_TupleMerge_UniShifterDownTuple_770 |        133 |        133 |       0 |    0 |    178 |      0 |      0 |            0 |
|                     shiftFieldMask_0                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_5_Editor_TupleMerge_UniShifterDownTuple_771 |        132 |        132 |       0 |    0 |    175 |      0 |      0 |            0 |
|                     shiftFieldMask_1                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_5_Editor_TupleMerge_UniShifterDownTuple_772 |        132 |        132 |       0 |    0 |    175 |      0 |      0 |            0 |
|                     shiftFieldMask_2                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_5_Editor_TupleMerge_UniShifterDownTuple_773 |        132 |        132 |       0 |    0 |    175 |      0 |      0 |            0 |
|                     shiftFieldMask_3                                                                                                                                     |                                                                                      TopDeparser_t_EngineStage_5_Editor_TupleMerge_UniShifterDownTuple_774 |        260 |        260 |       0 |    0 |    175 |      0 |      0 |            0 |
|                     shiftGlobalMask                                                                                                                                      |                                                                                           TopDeparser_t_EngineStage_5_Editor_TupleMerge_UniShifterDownMask |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|                   TupleShift_inst                                                                                                                                        |                                                                                                              TopDeparser_t_EngineStage_5_Editor_TupleShift |       1250 |       1250 |       0 |    0 |   1399 |      0 |      0 |            0 |
|                     (TupleShift_inst)                                                                                                                                    |                                                                                                              TopDeparser_t_EngineStage_5_Editor_TupleShift |         76 |         76 |       0 |    0 |    291 |      0 |      0 |            0 |
|                     insertMaskShiftDn                                                                                                                                    |                                                                                               TopDeparser_t_EngineStage_5_Editor_TupleShift_UniShifterDown |         21 |         21 |       0 |    0 |     49 |      0 |      0 |            0 |
|                     insertMaskShiftUp                                                                                                                                    |                                                                                                 TopDeparser_t_EngineStage_5_Editor_TupleShift_UniShifterUp |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|                     shiftData                                                                                                                                            |                                                                                           TopDeparser_t_EngineStage_5_Editor_TupleShift_BidirShifterUpdate |        518 |        518 |       0 |    0 |    506 |      0 |      0 |            0 |
|                       UniShifter2X                                                                                                                                       |                                                                          TopDeparser_t_EngineStage_5_Editor_TupleShift_BidirShifterUpdate_UniShifter2X_767 |        518 |        518 |       0 |    0 |    506 |      0 |      0 |            0 |
|                     shiftMask                                                                                                                                            |                                                                                       TopDeparser_t_EngineStage_5_Editor_TupleShift_BidirShifterUpdate_766 |        619 |        619 |       0 |    0 |    504 |      0 |      0 |            0 |
|                       UniShifter2X                                                                                                                                       |                                                                              TopDeparser_t_EngineStage_5_Editor_TupleShift_BidirShifterUpdate_UniShifter2X |        619 |        619 |       0 |    0 |    504 |      0 |      0 |            0 |
|           TopParser                                                                                                                                                      |                                                                                                                                                TopParser_t |       3807 |       2671 |       0 | 1136 |   6549 |      0 |      0 |            0 |
|             (TopParser)                                                                                                                                                  |                                                                                                                                                TopParser_t |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             TopParser_t_inst                                                                                                                                             |                                                                                                                                         TopParser_t_Engine |       3803 |       2667 |       0 | 1136 |   6549 |      0 |      0 |            0 |
|               (TopParser_t_inst)                                                                                                                                         |                                                                                                                                         TopParser_t_Engine |          1 |          1 |       0 |    0 |    401 |      0 |      0 |            0 |
|               stage_0                                                                                                                                                    |                                                                                                                                  TopParser_t_EngineStage_0 |       1571 |       1302 |       0 |  269 |   1834 |      0 |      0 |            0 |
|                 (stage_0)                                                                                                                                                |                                                                                                                                  TopParser_t_EngineStage_0 |        331 |         63 |       0 |  268 |    629 |      0 |      0 |            0 |
|                 ErrorCheck_inst                                                                                                                                          |                                                                                                                       TopParser_t_EngineStage_0_ErrorCheck |         20 |         20 |       0 |    0 |     26 |      0 |      0 |            0 |
|                 extractShifter_inst                                                                                                                                      |                                                                                                                   TopParser_t_EngineStage_0_ExtractShifter |        539 |        539 |       0 |    0 |    147 |      0 |      0 |            0 |
|                 tupleForward_inst                                                                                                                                        |                                                                                                                     TopParser_t_EngineStage_0_TupleForward |        681 |        680 |       0 |    1 |   1032 |      0 |      0 |            0 |
|               stage_1                                                                                                                                                    |                                                                                                                                  TopParser_t_EngineStage_1 |       1706 |       1336 |       0 |  370 |   3294 |      0 |      0 |            0 |
|                 (stage_1)                                                                                                                                                |                                                                                                                                  TopParser_t_EngineStage_1 |        629 |        260 |       0 |  369 |   1349 |      0 |      0 |            0 |
|                 ErrorCheck_inst                                                                                                                                          |                                                                                                                       TopParser_t_EngineStage_1_ErrorCheck |         17 |         17 |       0 |    0 |     47 |      0 |      0 |            0 |
|                 extractShifter_inst                                                                                                                                      |                                                                                                                   TopParser_t_EngineStage_1_ExtractShifter |        323 |        323 |       0 |    0 |    179 |      0 |      0 |            0 |
|                 section_parse_felix_inst                                                                                                                                 |                                                                                                                                    TopParser_t_parse_felix |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                   (section_parse_felix_inst)                                                                                                                             |                                                                                                                                    TopParser_t_parse_felix |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                   compute_TopParser_extracts_size_inst                                                                                                                   |                                                                                                    TopParser_t_parse_felix_compute_TopParser_extracts_size |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 section_parse_ipv4_inst                                                                                                                                  |                                                                                                                                     TopParser_t_parse_ipv4 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                   compute_TopParser_extracts_size_inst                                                                                                                   |                                                                                                     TopParser_t_parse_ipv4_compute_TopParser_extracts_size |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 section_parse_update_inst                                                                                                                                |                                                                                                                                   TopParser_t_parse_update |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                   (section_parse_update_inst)                                                                                                                            |                                                                                                                                   TopParser_t_parse_update |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   compute_TopParser_extracts_size_inst                                                                                                                   |                                                                                                   TopParser_t_parse_update_compute_TopParser_extracts_size |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 tupleForward_inst                                                                                                                                        |                                                                                                                     TopParser_t_EngineStage_1_TupleForward |        734 |        733 |       0 |    1 |   1704 |      0 |      0 |            0 |
|               stage_2                                                                                                                                                    |                                                                                                                                  TopParser_t_EngineStage_2 |        525 |         28 |       0 |  497 |   1020 |      0 |      0 |            0 |
|                 (stage_2)                                                                                                                                                |                                                                                                                                  TopParser_t_EngineStage_2 |        509 |         12 |       0 |  497 |    985 |      0 |      0 |            0 |
|                 ErrorCheck_inst                                                                                                                                          |                                                                                                                       TopParser_t_EngineStage_2_ErrorCheck |         16 |         16 |       0 |    0 |     35 |      0 |      0 |            0 |
|           TopPipe_lvl                                                                                                                                                    |                                                                                                                                              TopPipe_lvl_t |         28 |         28 |       0 |    0 |   3430 |      0 |      0 |            0 |
|             TopPipe_lvl_t_inst                                                                                                                                           |                                                                                                                                       TopPipe_lvl_t_Engine |         28 |         28 |       0 |    0 |   3430 |      0 |      0 |            0 |
|               (TopPipe_lvl_t_inst)                                                                                                                                       |                                                                                                                                       TopPipe_lvl_t_Engine |          0 |          0 |       0 |    0 |   1141 |      0 |      0 |            0 |
|               stage_0                                                                                                                                                    |                                                                                                                                TopPipe_lvl_t_EngineStage_0 |         28 |         28 |       0 |    0 |   2289 |      0 |      0 |            0 |
|                 (stage_0)                                                                                                                                                |                                                                                                                                TopPipe_lvl_t_EngineStage_0 |         28 |         28 |       0 |    0 |   1149 |      0 |      0 |            0 |
|                 section_setup_inst                                                                                                                                       |                                                                                                                                        TopPipe_lvl_t_setup |          0 |          0 |       0 |    0 |   1140 |      0 |      0 |            0 |
|           TopPipe_lvl_0                                                                                                                                                  |                                                                                                                                            TopPipe_lvl_0_t |         71 |         70 |       0 |    1 |  16002 |      0 |      0 |            0 |
|             TopPipe_lvl_0_t_inst                                                                                                                                         |                                                                                                                                     TopPipe_lvl_0_t_Engine |         71 |         70 |       0 |    1 |  16002 |      0 |      0 |            0 |
|               (TopPipe_lvl_0_t_inst)                                                                                                                                     |                                                                                                                                     TopPipe_lvl_0_t_Engine |          0 |          0 |       0 |    0 |   1241 |      0 |      0 |            0 |
|               stage_0                                                                                                                                                    |                                                                                                                              TopPipe_lvl_0_t_EngineStage_0 |          1 |          1 |       0 |    0 |   2486 |      0 |      0 |            0 |
|                 (stage_0)                                                                                                                                                |                                                                                                                              TopPipe_lvl_0_t_EngineStage_0 |          1 |          1 |       0 |    0 |   1245 |      0 |      0 |            0 |
|                 section_condition_sec_7_inst                                                                                                                             |                                                                                                                            TopPipe_lvl_0_t_condition_sec_7 |          0 |          0 |       0 |    0 |   1241 |      0 |      0 |            0 |
|                   (section_condition_sec_7_inst)                                                                                                                         |                                                                                                                            TopPipe_lvl_0_t_condition_sec_7 |          0 |          0 |       0 |    0 |   1240 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                TopPipe_lvl_0_t_condition_sec_7_compute_control_nextSection |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               stage_1                                                                                                                                                    |                                                                                                                              TopPipe_lvl_0_t_EngineStage_1 |         44 |         43 |       0 |    1 |   3730 |      0 |      0 |            0 |
|                 (stage_1)                                                                                                                                                |                                                                                                                              TopPipe_lvl_0_t_EngineStage_1 |         42 |         41 |       0 |    1 |   1253 |      0 |      0 |            0 |
|                 section_ipv4_forward_sec_inst                                                                                                                            |                                                                                                                           TopPipe_lvl_0_t_ipv4_forward_sec |          2 |          2 |       0 |    0 |   2477 |      0 |      0 |            0 |
|                   (section_ipv4_forward_sec_inst)                                                                                                                        |                                                                                                                           TopPipe_lvl_0_t_ipv4_forward_sec |          0 |          0 |       0 |    0 |   2474 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                               TopPipe_lvl_0_t_ipv4_forward_sec_compute_control_nextSection |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|               stage_2                                                                                                                                                    |                                                                                                                              TopPipe_lvl_0_t_EngineStage_2 |          1 |          1 |       0 |    0 |   1199 |      0 |      0 |            0 |
|               stage_3                                                                                                                                                    |                                                                                                                              TopPipe_lvl_0_t_EngineStage_3 |          4 |          4 |       0 |    0 |   2415 |      0 |      0 |            0 |
|                 (stage_3)                                                                                                                                                |                                                                                                                              TopPipe_lvl_0_t_EngineStage_3 |          3 |          3 |       0 |    0 |   1216 |      0 |      0 |            0 |
|                 section_condition_sec_6_inst                                                                                                                             |                                                                                                                            TopPipe_lvl_0_t_condition_sec_6 |          1 |          1 |       0 |    0 |   1199 |      0 |      0 |            0 |
|                   (section_condition_sec_6_inst)                                                                                                                         |                                                                                                                            TopPipe_lvl_0_t_condition_sec_6 |          0 |          0 |       0 |    0 |   1197 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                TopPipe_lvl_0_t_condition_sec_6_compute_control_nextSection |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               stage_4                                                                                                                                                    |                                                                                                                              TopPipe_lvl_0_t_EngineStage_4 |          3 |          3 |       0 |    0 |   1205 |      0 |      0 |            0 |
|               stage_5                                                                                                                                                    |                                                                                                                              TopPipe_lvl_0_t_EngineStage_5 |          0 |          0 |       0 |    0 |   1239 |      0 |      0 |            0 |
|               stage_6                                                                                                                                                    |                                                                                                                              TopPipe_lvl_0_t_EngineStage_6 |         18 |         18 |       0 |    0 |   2487 |      0 |      0 |            0 |
|                 (stage_6)                                                                                                                                                |                                                                                                                              TopPipe_lvl_0_t_EngineStage_6 |         18 |         18 |       0 |    0 |   1249 |      0 |      0 |            0 |
|                 section_local_end_inst                                                                                                                                   |                                                                                                                                  TopPipe_lvl_0_t_local_end |          0 |          0 |       0 |    0 |   1238 |      0 |      0 |            0 |
|           TopPipe_lvl_1                                                                                                                                                  |                                                                                                                                            TopPipe_lvl_1_t |         21 |         21 |       0 |    0 |   7427 |      0 |      0 |            0 |
|             TopPipe_lvl_1_t_inst                                                                                                                                         |                                                                                                                                     TopPipe_lvl_1_t_Engine |         21 |         21 |       0 |    0 |   7427 |      0 |      0 |            0 |
|               (TopPipe_lvl_1_t_inst)                                                                                                                                     |                                                                                                                                     TopPipe_lvl_1_t_Engine |          0 |          0 |       0 |    0 |   1230 |      0 |      0 |            0 |
|               stage_0                                                                                                                                                    |                                                                                                                              TopPipe_lvl_1_t_EngineStage_0 |         21 |         21 |       0 |    0 |   2476 |      0 |      0 |            0 |
|                 (stage_0)                                                                                                                                                |                                                                                                                              TopPipe_lvl_1_t_EngineStage_0 |         18 |         18 |       0 |    0 |   1246 |      0 |      0 |            0 |
|                 section_local_start_inst                                                                                                                                 |                                                                                                                                TopPipe_lvl_1_t_local_start |          3 |          3 |       0 |    0 |   1230 |      0 |      0 |            0 |
|                   (section_local_start_inst)                                                                                                                             |                                                                                                                                TopPipe_lvl_1_t_local_start |          0 |          0 |       0 |    0 |   1229 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                    TopPipe_lvl_1_t_local_start_compute_control_nextSection |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               stage_1                                                                                                                                                    |                                                                                                                              TopPipe_lvl_1_t_EngineStage_1 |          0 |          0 |       0 |    0 |   1239 |      0 |      0 |            0 |
|               stage_2                                                                                                                                                    |                                                                                                                              TopPipe_lvl_1_t_EngineStage_2 |          0 |          0 |       0 |    0 |   2482 |      0 |      0 |            0 |
|                 (stage_2)                                                                                                                                                |                                                                                                                              TopPipe_lvl_1_t_EngineStage_2 |          0 |          0 |       0 |    0 |   1244 |      0 |      0 |            0 |
|                 section_local_end_0_inst                                                                                                                                 |                                                                                                                                TopPipe_lvl_1_t_local_end_0 |          0 |          0 |       0 |    0 |   1238 |      0 |      0 |            0 |
|           TopPipe_lvl_2                                                                                                                                                  |                                                                                                                                            TopPipe_lvl_2_t |         23 |         23 |       0 |    0 |   7419 |      0 |      0 |            0 |
|             TopPipe_lvl_2_t_inst                                                                                                                                         |                                                                                                                                     TopPipe_lvl_2_t_Engine |         23 |         23 |       0 |    0 |   7419 |      0 |      0 |            0 |
|               (TopPipe_lvl_2_t_inst)                                                                                                                                     |                                                                                                                                     TopPipe_lvl_2_t_Engine |          0 |          0 |       0 |    0 |   1230 |      0 |      0 |            0 |
|               stage_0                                                                                                                                                    |                                                                                                                              TopPipe_lvl_2_t_EngineStage_0 |         23 |         23 |       0 |    0 |   2479 |      0 |      0 |            0 |
|                 (stage_0)                                                                                                                                                |                                                                                                                              TopPipe_lvl_2_t_EngineStage_0 |         20 |         20 |       0 |    0 |   1249 |      0 |      0 |            0 |
|                 section_local_start_0_inst                                                                                                                               |                                                                                                                              TopPipe_lvl_2_t_local_start_0 |          3 |          3 |       0 |    0 |   1230 |      0 |      0 |            0 |
|                   (section_local_start_0_inst)                                                                                                                           |                                                                                                                              TopPipe_lvl_2_t_local_start_0 |          0 |          0 |       0 |    0 |   1229 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                  TopPipe_lvl_2_t_local_start_0_compute_control_nextSection |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               stage_1                                                                                                                                                    |                                                                                                                              TopPipe_lvl_2_t_EngineStage_1 |          0 |          0 |       0 |    0 |   1234 |      0 |      0 |            0 |
|               stage_2                                                                                                                                                    |                                                                                                                              TopPipe_lvl_2_t_EngineStage_2 |          0 |          0 |       0 |    0 |   2476 |      0 |      0 |            0 |
|                 (stage_2)                                                                                                                                                |                                                                                                                              TopPipe_lvl_2_t_EngineStage_2 |          0 |          0 |       0 |    0 |   1243 |      0 |      0 |            0 |
|                 section_local_end_1_inst                                                                                                                                 |                                                                                                                                TopPipe_lvl_2_t_local_end_1 |          0 |          0 |       0 |    0 |   1233 |      0 |      0 |            0 |
|           TopPipe_lvl_3                                                                                                                                                  |                                                                                                                                            TopPipe_lvl_3_t |         48 |         48 |       0 |    0 |  15768 |      0 |      0 |            0 |
|             TopPipe_lvl_3_t_inst                                                                                                                                         |                                                                                                                                     TopPipe_lvl_3_t_Engine |         48 |         48 |       0 |    0 |  15768 |      0 |      0 |            0 |
|               (TopPipe_lvl_3_t_inst)                                                                                                                                     |                                                                                                                                     TopPipe_lvl_3_t_Engine |          0 |          0 |       0 |    0 |   1225 |      0 |      0 |            0 |
|               stage_0                                                                                                                                                    |                                                                                                                              TopPipe_lvl_3_t_EngineStage_0 |         20 |         20 |       0 |    0 |   2467 |      0 |      0 |            0 |
|                 (stage_0)                                                                                                                                                |                                                                                                                              TopPipe_lvl_3_t_EngineStage_0 |         17 |         17 |       0 |    0 |   1242 |      0 |      0 |            0 |
|                 section_local_start_1_inst                                                                                                                               |                                                                                                                              TopPipe_lvl_3_t_local_start_1 |          3 |          3 |       0 |    0 |   1225 |      0 |      0 |            0 |
|                   (section_local_start_1_inst)                                                                                                                           |                                                                                                                              TopPipe_lvl_3_t_local_start_1 |          0 |          0 |       0 |    0 |   1224 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                  TopPipe_lvl_3_t_local_start_1_compute_control_nextSection |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               stage_1                                                                                                                                                    |                                                                                                                              TopPipe_lvl_3_t_EngineStage_1 |          1 |          1 |       0 |    0 |   1194 |      0 |      0 |            0 |
|               stage_2                                                                                                                                                    |                                                                                                                              TopPipe_lvl_3_t_EngineStage_2 |          5 |          5 |       0 |    0 |   2396 |      0 |      0 |            0 |
|                 (stage_2)                                                                                                                                                |                                                                                                                              TopPipe_lvl_3_t_EngineStage_2 |          4 |          4 |       0 |    0 |   1218 |      0 |      0 |            0 |
|                 section_condition_sec_5_inst                                                                                                                             |                                                                                                                            TopPipe_lvl_3_t_condition_sec_5 |          1 |          1 |       0 |    0 |   1178 |      0 |      0 |            0 |
|                   (section_condition_sec_5_inst)                                                                                                                         |                                                                                                                            TopPipe_lvl_3_t_condition_sec_5 |          0 |          0 |       0 |    0 |   1176 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                TopPipe_lvl_3_t_condition_sec_5_compute_control_nextSection |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               stage_3                                                                                                                                                    |                                                                                                                              TopPipe_lvl_3_t_EngineStage_3 |          5 |          5 |       0 |    0 |   2398 |      0 |      0 |            0 |
|                 (stage_3)                                                                                                                                                |                                                                                                                              TopPipe_lvl_3_t_EngineStage_3 |          3 |          3 |       0 |    0 |   1220 |      0 |      0 |            0 |
|                 section_condition_sec_4_inst                                                                                                                             |                                                                                                                            TopPipe_lvl_3_t_condition_sec_4 |          2 |          2 |       0 |    0 |   1178 |      0 |      0 |            0 |
|                   (section_condition_sec_4_inst)                                                                                                                         |                                                                                                                            TopPipe_lvl_3_t_condition_sec_4 |          0 |          0 |       0 |    0 |   1176 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                TopPipe_lvl_3_t_condition_sec_4_compute_control_nextSection |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|               stage_4                                                                                                                                                    |                                                                                                                              TopPipe_lvl_3_t_EngineStage_4 |          7 |          7 |       0 |    0 |   2404 |      0 |      0 |            0 |
|                 (stage_4)                                                                                                                                                |                                                                                                                              TopPipe_lvl_3_t_EngineStage_4 |          6 |          6 |       0 |    0 |   1227 |      0 |      0 |            0 |
|                 section_condition_sec_3_inst                                                                                                                             |                                                                                                                            TopPipe_lvl_3_t_condition_sec_3 |          1 |          1 |       0 |    0 |   1177 |      0 |      0 |            0 |
|                   (section_condition_sec_3_inst)                                                                                                                         |                                                                                                                            TopPipe_lvl_3_t_condition_sec_3 |          0 |          0 |       0 |    0 |   1176 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                TopPipe_lvl_3_t_condition_sec_3_compute_control_nextSection |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               stage_5                                                                                                                                                    |                                                                                                                              TopPipe_lvl_3_t_EngineStage_5 |          0 |          0 |       0 |    0 |   1226 |      0 |      0 |            0 |
|               stage_6                                                                                                                                                    |                                                                                                                              TopPipe_lvl_3_t_EngineStage_6 |         10 |         10 |       0 |    0 |   2458 |      0 |      0 |            0 |
|                 (stage_6)                                                                                                                                                |                                                                                                                              TopPipe_lvl_3_t_EngineStage_6 |         10 |         10 |       0 |    0 |   1233 |      0 |      0 |            0 |
|                 section_local_end_2_inst                                                                                                                                 |                                                                                                                                TopPipe_lvl_3_t_local_end_2 |          0 |          0 |       0 |    0 |   1225 |      0 |      0 |            0 |
|           TopPipe_lvl_4                                                                                                                                                  |                                                                                                                                            TopPipe_lvl_4_t |         44 |         43 |       0 |    1 |  13135 |      0 |      0 |            0 |
|             TopPipe_lvl_4_t_inst                                                                                                                                         |                                                                                                                                     TopPipe_lvl_4_t_Engine |         44 |         43 |       0 |    1 |  13135 |      0 |      0 |            0 |
|               (TopPipe_lvl_4_t_inst)                                                                                                                                     |                                                                                                                                     TopPipe_lvl_4_t_Engine |          0 |          0 |       0 |    0 |   1223 |      0 |      0 |            0 |
|               stage_0                                                                                                                                                    |                                                                                                                              TopPipe_lvl_4_t_EngineStage_0 |         20 |         20 |       0 |    0 |   2462 |      0 |      0 |            0 |
|                 (stage_0)                                                                                                                                                |                                                                                                                              TopPipe_lvl_4_t_EngineStage_0 |         17 |         17 |       0 |    0 |   1239 |      0 |      0 |            0 |
|                 section_local_start_2_inst                                                                                                                               |                                                                                                                              TopPipe_lvl_4_t_local_start_2 |          3 |          3 |       0 |    0 |   1223 |      0 |      0 |            0 |
|                   (section_local_start_2_inst)                                                                                                                           |                                                                                                                              TopPipe_lvl_4_t_local_start_2 |          0 |          0 |       0 |    0 |   1222 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                  TopPipe_lvl_4_t_local_start_2_compute_control_nextSection |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               stage_1                                                                                                                                                    |                                                                                                                              TopPipe_lvl_4_t_EngineStage_1 |         17 |         17 |       0 |    0 |   1194 |      0 |      0 |            0 |
|               stage_2                                                                                                                                                    |                                                                                                                              TopPipe_lvl_4_t_EngineStage_2 |          0 |          0 |       0 |    0 |   1159 |      0 |      0 |            0 |
|               stage_3                                                                                                                                                    |                                                                                                                              TopPipe_lvl_4_t_EngineStage_3 |          7 |          6 |       0 |    1 |   3523 |      0 |      0 |            0 |
|                 (stage_3)                                                                                                                                                |                                                                                                                              TopPipe_lvl_4_t_EngineStage_3 |          6 |          5 |       0 |    1 |   1209 |      0 |      0 |            0 |
|                 section_condition_sec_2_inst                                                                                                                             |                                                                                                                            TopPipe_lvl_4_t_condition_sec_2 |          1 |          1 |       0 |    0 |   2314 |      0 |      0 |            0 |
|                   (section_condition_sec_2_inst)                                                                                                                         |                                                                                                                            TopPipe_lvl_4_t_condition_sec_2 |          0 |          0 |       0 |    0 |   2312 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                TopPipe_lvl_4_t_condition_sec_2_compute_control_nextSection |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               stage_4                                                                                                                                                    |                                                                                                                              TopPipe_lvl_4_t_EngineStage_4 |          0 |          0 |       0 |    0 |   1189 |      0 |      0 |            0 |
|               stage_5                                                                                                                                                    |                                                                                                                              TopPipe_lvl_4_t_EngineStage_5 |          0 |          0 |       0 |    0 |   2385 |      0 |      0 |            0 |
|                 (stage_5)                                                                                                                                                |                                                                                                                              TopPipe_lvl_4_t_EngineStage_5 |          0 |          0 |       0 |    0 |   1197 |      0 |      0 |            0 |
|                 section_local_end_3_inst                                                                                                                                 |                                                                                                                                TopPipe_lvl_4_t_local_end_3 |          0 |          0 |       0 |    0 |   1188 |      0 |      0 |            0 |
|           TopPipe_lvl_5                                                                                                                                                  |                                                                                                                                            TopPipe_lvl_5_t |         42 |         41 |       0 |    1 |  10840 |      0 |      0 |            0 |
|             TopPipe_lvl_5_t_inst                                                                                                                                         |                                                                                                                                     TopPipe_lvl_5_t_Engine |         42 |         41 |       0 |    1 |  10840 |      0 |      0 |            0 |
|               (TopPipe_lvl_5_t_inst)                                                                                                                                     |                                                                                                                                     TopPipe_lvl_5_t_Engine |          0 |          0 |       0 |    0 |   1192 |      0 |      0 |            0 |
|               stage_0                                                                                                                                                    |                                                                                                                              TopPipe_lvl_5_t_EngineStage_0 |          4 |          4 |       0 |    0 |   2392 |      0 |      0 |            0 |
|                 (stage_0)                                                                                                                                                |                                                                                                                              TopPipe_lvl_5_t_EngineStage_0 |          1 |          1 |       0 |    0 |   1200 |      0 |      0 |            0 |
|                 section_local_start_3_inst                                                                                                                               |                                                                                                                              TopPipe_lvl_5_t_local_start_3 |          3 |          3 |       0 |    0 |   1192 |      0 |      0 |            0 |
|                   (section_local_start_3_inst)                                                                                                                           |                                                                                                                              TopPipe_lvl_5_t_local_start_3 |          0 |          0 |       0 |    0 |   1191 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                  TopPipe_lvl_5_t_local_start_3_compute_control_nextSection |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               stage_1                                                                                                                                                    |                                                                                                                              TopPipe_lvl_5_t_EngineStage_1 |         38 |         37 |       0 |    1 |   3583 |      0 |      0 |            0 |
|                 (stage_1)                                                                                                                                                |                                                                                                                              TopPipe_lvl_5_t_EngineStage_1 |         36 |         35 |       0 |    1 |   1204 |      0 |      0 |            0 |
|                 section_element_1_sec_inst                                                                                                                               |                                                                                                                              TopPipe_lvl_5_t_element_1_sec |          2 |          2 |       0 |    0 |   2379 |      0 |      0 |            0 |
|                   (section_element_1_sec_inst)                                                                                                                           |                                                                                                                              TopPipe_lvl_5_t_element_1_sec |          0 |          0 |       0 |    0 |   2376 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                  TopPipe_lvl_5_t_element_1_sec_compute_control_nextSection |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|               stage_2                                                                                                                                                    |                                                                                                                              TopPipe_lvl_5_t_EngineStage_2 |          0 |          0 |       0 |    0 |   1221 |      0 |      0 |            0 |
|               stage_3                                                                                                                                                    |                                                                                                                              TopPipe_lvl_5_t_EngineStage_3 |          0 |          0 |       0 |    0 |   2452 |      0 |      0 |            0 |
|                 (stage_3)                                                                                                                                                |                                                                                                                              TopPipe_lvl_5_t_EngineStage_3 |          0 |          0 |       0 |    0 |   1232 |      0 |      0 |            0 |
|                 section_local_end_4_inst                                                                                                                                 |                                                                                                                                TopPipe_lvl_5_t_local_end_4 |          0 |          0 |       0 |    0 |   1220 |      0 |      0 |            0 |
|           TopPipe_lvl_6                                                                                                                                                  |                                                                                                                                            TopPipe_lvl_6_t |        181 |        180 |       0 |    1 |  13231 |      0 |      0 |            0 |
|             TopPipe_lvl_6_t_inst                                                                                                                                         |                                                                                                                                     TopPipe_lvl_6_t_Engine |        181 |        180 |       0 |    1 |  13231 |      0 |      0 |            0 |
|               (TopPipe_lvl_6_t_inst)                                                                                                                                     |                                                                                                                                     TopPipe_lvl_6_t_Engine |          0 |          0 |       0 |    0 |   1224 |      0 |      0 |            0 |
|               stage_0                                                                                                                                                    |                                                                                                                              TopPipe_lvl_6_t_EngineStage_0 |          4 |          4 |       0 |    0 |   2454 |      0 |      0 |            0 |
|                 (stage_0)                                                                                                                                                |                                                                                                                              TopPipe_lvl_6_t_EngineStage_0 |          0 |          0 |       0 |    0 |   1229 |      0 |      0 |            0 |
|                 section_local_start_4_inst                                                                                                                               |                                                                                                                              TopPipe_lvl_6_t_local_start_4 |          4 |          4 |       0 |    0 |   1225 |      0 |      0 |            0 |
|                   (section_local_start_4_inst)                                                                                                                           |                                                                                                                              TopPipe_lvl_6_t_local_start_4 |          0 |          0 |       0 |    0 |   1223 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                  TopPipe_lvl_6_t_local_start_4_compute_control_nextSection |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|               stage_1                                                                                                                                                    |                                                                                                                              TopPipe_lvl_6_t_EngineStage_1 |          5 |          4 |       0 |    1 |   3677 |      0 |      0 |            0 |
|                 (stage_1)                                                                                                                                                |                                                                                                                              TopPipe_lvl_6_t_EngineStage_1 |          1 |          0 |       0 |    1 |   1232 |      0 |      0 |            0 |
|                 section_tactics_sec_inst                                                                                                                                 |                                                                                                                                TopPipe_lvl_6_t_tactics_sec |          4 |          4 |       0 |    0 |   2445 |      0 |      0 |            0 |
|                   (section_tactics_sec_inst)                                                                                                                             |                                                                                                                                TopPipe_lvl_6_t_tactics_sec |          0 |          0 |       0 |    0 |   2440 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                    TopPipe_lvl_6_t_tactics_sec_compute_control_nextSection |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|               stage_2                                                                                                                                                    |                                                                                                                              TopPipe_lvl_6_t_EngineStage_2 |        163 |        163 |       0 |    0 |   2398 |      0 |      0 |            0 |
|                 (stage_2)                                                                                                                                                |                                                                                                                              TopPipe_lvl_6_t_EngineStage_2 |         99 |         99 |       0 |    0 |   2366 |      0 |      0 |            0 |
|                 section_transition_tactics_0_sec_inst                                                                                                                    |                                                                                                                   TopPipe_lvl_6_t_transition_tactics_0_sec |         64 |         64 |       0 |    0 |     32 |      0 |      0 |            0 |
|                   compute_user_metadata_ntransitions_inst                                                                                                                |                                                                                TopPipe_lvl_6_t_transition_tactics_0_sec_compute_user_metadata_ntransitions |         64 |         64 |       0 |    0 |     32 |      0 |      0 |            0 |
|               stage_3                                                                                                                                                    |                                                                                                                              TopPipe_lvl_6_t_EngineStage_3 |          0 |          0 |       0 |    0 |   1157 |      0 |      0 |            0 |
|               stage_4                                                                                                                                                    |                                                                                                                              TopPipe_lvl_6_t_EngineStage_4 |          9 |          9 |       0 |    0 |   2321 |      0 |      0 |            0 |
|                 (stage_4)                                                                                                                                                |                                                                                                                              TopPipe_lvl_6_t_EngineStage_4 |          9 |          9 |       0 |    0 |   1165 |      0 |      0 |            0 |
|                 section_local_end_5_inst                                                                                                                                 |                                                                                                                                TopPipe_lvl_6_t_local_end_5 |          0 |          0 |       0 |    0 |   1156 |      0 |      0 |            0 |
|           TopPipe_lvl_7                                                                                                                                                  |                                                                                                                                            TopPipe_lvl_7_t |        120 |        119 |       0 |    1 |  13204 |      0 |      0 |            0 |
|             TopPipe_lvl_7_t_inst                                                                                                                                         |                                                                                                                                     TopPipe_lvl_7_t_Engine |        120 |        119 |       0 |    1 |  13204 |      0 |      0 |            0 |
|               (TopPipe_lvl_7_t_inst)                                                                                                                                     |                                                                                                                                     TopPipe_lvl_7_t_Engine |          0 |          0 |       0 |    0 |   1189 |      0 |      0 |            0 |
|               stage_0                                                                                                                                                    |                                                                                                                              TopPipe_lvl_7_t_EngineStage_0 |         38 |         38 |       0 |    0 |   2393 |      0 |      0 |            0 |
|                 (stage_0)                                                                                                                                                |                                                                                                                              TopPipe_lvl_7_t_EngineStage_0 |         32 |         32 |       0 |    0 |   1202 |      0 |      0 |            0 |
|                 section_local_start_5_inst                                                                                                                               |                                                                                                                              TopPipe_lvl_7_t_local_start_5 |          6 |          6 |       0 |    0 |   1191 |      0 |      0 |            0 |
|                   (section_local_start_5_inst)                                                                                                                           |                                                                                                                              TopPipe_lvl_7_t_local_start_5 |          0 |          0 |       0 |    0 |   1188 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                  TopPipe_lvl_7_t_local_start_5_compute_control_nextSection |          6 |          6 |       0 |    0 |      3 |      0 |      0 |            0 |
|               stage_1                                                                                                                                                    |                                                                                                                              TopPipe_lvl_7_t_EngineStage_1 |         64 |         64 |       0 |    0 |   1163 |      0 |      0 |            0 |
|               stage_2                                                                                                                                                    |                                                                                                                              TopPipe_lvl_7_t_EngineStage_2 |          0 |          0 |       0 |    0 |   1159 |      0 |      0 |            0 |
|               stage_3                                                                                                                                                    |                                                                                                                              TopPipe_lvl_7_t_EngineStage_3 |         17 |         16 |       0 |    1 |   3560 |      0 |      0 |            0 |
|                 (stage_3)                                                                                                                                                |                                                                                                                              TopPipe_lvl_7_t_EngineStage_3 |          7 |          6 |       0 |    1 |   1245 |      0 |      0 |            0 |
|                 section_condition_sec_1_inst                                                                                                                             |                                                                                                                            TopPipe_lvl_7_t_condition_sec_1 |         10 |         10 |       0 |    0 |   2315 |      0 |      0 |            0 |
|                   (section_condition_sec_1_inst)                                                                                                                         |                                                                                                                            TopPipe_lvl_7_t_condition_sec_1 |          0 |          0 |       0 |    0 |   2312 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                TopPipe_lvl_7_t_condition_sec_1_compute_control_nextSection |         10 |         10 |       0 |    0 |      3 |      0 |      0 |            0 |
|               stage_4                                                                                                                                                    |                                                                                                                              TopPipe_lvl_7_t_EngineStage_4 |          0 |          0 |       0 |    0 |   1224 |      0 |      0 |            0 |
|               stage_5                                                                                                                                                    |                                                                                                                              TopPipe_lvl_7_t_EngineStage_5 |          1 |          1 |       0 |    0 |   2516 |      0 |      0 |            0 |
|                 (stage_5)                                                                                                                                                |                                                                                                                              TopPipe_lvl_7_t_EngineStage_5 |          1 |          1 |       0 |    0 |   1296 |      0 |      0 |            0 |
|                 section_local_end_6_inst                                                                                                                                 |                                                                                                                                TopPipe_lvl_7_t_local_end_6 |          0 |          0 |       0 |    0 |   1220 |      0 |      0 |            0 |
|           TopPipe_lvl_8                                                                                                                                                  |                                                                                                                                            TopPipe_lvl_8_t |       2962 |       1754 |       0 | 1208 |  18612 |      0 |      0 |            0 |
|             TopPipe_lvl_8_t_inst                                                                                                                                         |                                                                                                                                     TopPipe_lvl_8_t_Engine |       2962 |       1754 |       0 | 1208 |  18612 |      0 |      0 |            0 |
|               (TopPipe_lvl_8_t_inst)                                                                                                                                     |                                                                                                                                     TopPipe_lvl_8_t_Engine |          0 |          0 |       0 |    0 |   1235 |      0 |      0 |            0 |
|               stage_0                                                                                                                                                    |                                                                                                                              TopPipe_lvl_8_t_EngineStage_0 |         37 |         37 |       0 |    0 |   2453 |      0 |      0 |            0 |
|                 (stage_0)                                                                                                                                                |                                                                                                                              TopPipe_lvl_8_t_EngineStage_0 |         28 |         28 |       0 |    0 |   1230 |      0 |      0 |            0 |
|                 section_local_start_6_inst                                                                                                                               |                                                                                                                              TopPipe_lvl_8_t_local_start_6 |          9 |          9 |       0 |    0 |   1223 |      0 |      0 |            0 |
|                   (section_local_start_6_inst)                                                                                                                           |                                                                                                                              TopPipe_lvl_8_t_local_start_6 |          0 |          0 |       0 |    0 |   1218 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                  TopPipe_lvl_8_t_local_start_6_compute_control_nextSection |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|               stage_1                                                                                                                                                    |                                                                                                                              TopPipe_lvl_8_t_EngineStage_1 |       1988 |       1379 |       0 |  609 |   2425 |      0 |      0 |            0 |
|                 (stage_1)                                                                                                                                                |                                                                                                                              TopPipe_lvl_8_t_EngineStage_1 |       1982 |       1373 |       0 |  609 |   2417 |      0 |      0 |            0 |
|                 section_alt_forward_sec_inst                                                                                                                             |                                                                                                                            TopPipe_lvl_8_t_alt_forward_sec |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                TopPipe_lvl_8_t_alt_forward_sec_compute_control_nextSection |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 section_condition_sec_0_inst                                                                                                                             |                                                                                                                            TopPipe_lvl_8_t_condition_sec_0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                TopPipe_lvl_8_t_condition_sec_0_compute_control_nextSection |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|               stage_2                                                                                                                                                    |                                                                                                                              TopPipe_lvl_8_t_EngineStage_2 |        619 |         22 |       0 |  597 |   2390 |      0 |      0 |            0 |
|                 (stage_2)                                                                                                                                                |                                                                                                                              TopPipe_lvl_8_t_EngineStage_2 |        596 |          3 |       0 |  593 |   2348 |      0 |      0 |            0 |
|                 section_condition_sec_inst                                                                                                                               |                                                                                                                              TopPipe_lvl_8_t_condition_sec |         23 |         19 |       0 |    4 |     42 |      0 |      0 |            0 |
|                   (section_condition_sec_inst)                                                                                                                           |                                                                                                                              TopPipe_lvl_8_t_condition_sec |         12 |          8 |       0 |    4 |      8 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                  TopPipe_lvl_8_t_condition_sec_compute_control_nextSection |         11 |         11 |       0 |    0 |     34 |      0 |      0 |            0 |
|               stage_3                                                                                                                                                    |                                                                                                                              TopPipe_lvl_8_t_EngineStage_3 |          6 |          5 |       0 |    1 |   3521 |      0 |      0 |            0 |
|                 (stage_3)                                                                                                                                                |                                                                                                                              TopPipe_lvl_8_t_EngineStage_3 |          1 |          0 |       0 |    1 |   1188 |      0 |      0 |            0 |
|                 section_sftactics_sec_inst                                                                                                                               |                                                                                                                              TopPipe_lvl_8_t_sftactics_sec |          5 |          5 |       0 |    0 |   2333 |      0 |      0 |            0 |
|                   (section_sftactics_sec_inst)                                                                                                                           |                                                                                                                              TopPipe_lvl_8_t_sftactics_sec |          0 |          0 |       0 |    0 |   2328 |      0 |      0 |            0 |
|                   compute_control_nextSection_inst                                                                                                                       |                                                                                                  TopPipe_lvl_8_t_sftactics_sec_compute_control_nextSection |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|               stage_4                                                                                                                                                    |                                                                                                                              TopPipe_lvl_8_t_EngineStage_4 |        245 |        244 |       0 |    1 |   3381 |      0 |      0 |            0 |
|                 (stage_4)                                                                                                                                                |                                                                                                                              TopPipe_lvl_8_t_EngineStage_4 |        133 |        132 |       0 |    1 |   3221 |      0 |      0 |            0 |
|                 section_transition_sftactics_0_sec_inst                                                                                                                  |                                                                                                                 TopPipe_lvl_8_t_transition_sftactics_0_sec |        112 |        112 |       0 |    0 |    160 |      0 |      0 |            0 |
|                   (section_transition_sftactics_0_sec_inst)                                                                                                              |                                                                                                                 TopPipe_lvl_8_t_transition_sftactics_0_sec |         32 |         32 |       0 |    0 |     64 |      0 |      0 |            0 |
|                   compute_p_felix_ntransitions_inst                                                                                                                      |                                                                                    TopPipe_lvl_8_t_transition_sftactics_0_sec_compute_p_felix_ntransitions |         48 |         48 |       0 |    0 |     64 |      0 |      0 |            0 |
|                   compute_user_metadata_ntransitions_inst                                                                                                                |                                                                              TopPipe_lvl_8_t_transition_sftactics_0_sec_compute_user_metadata_ntransitions |         32 |         32 |       0 |    0 |     32 |      0 |      0 |            0 |
|               stage_5                                                                                                                                                    |                                                                                                                              TopPipe_lvl_8_t_EngineStage_5 |          0 |          0 |       0 |    0 |   1069 |      0 |      0 |            0 |
|               stage_6                                                                                                                                                    |                                                                                                                              TopPipe_lvl_8_t_EngineStage_6 |         67 |         67 |       0 |    0 |   2138 |      0 |      0 |            0 |
|                 (stage_6)                                                                                                                                                |                                                                                                                              TopPipe_lvl_8_t_EngineStage_6 |         67 |         67 |       0 |    0 |   1070 |      0 |      0 |            0 |
|                 section_sink_inst                                                                                                                                        |                                                                                                                                       TopPipe_lvl_8_t_sink |          0 |          0 |       0 |    0 |   1068 |      0 |      0 |            0 |
|           alt_forward                                                                                                                                                    |                                                                                                                                              alt_forward_t |       1383 |       1383 |       0 |    0 |   1426 |     10 |      5 |            0 |
|             (alt_forward)                                                                                                                                                |                                                                                                                                              alt_forward_t |         49 |         49 |       0 |    0 |      1 |      0 |      0 |            0 |
|             alt_forward_t_Wrap_inst                                                                                                                                      |                                                                                                                                         alt_forward_t_Wrap |       1212 |       1212 |       0 |    0 |   1232 |     10 |      5 |            0 |
|               (alt_forward_t_Wrap_inst)                                                                                                                                  |                                                                                                                                         alt_forward_t_Wrap |          1 |          1 |       0 |    0 |     15 |      0 |      0 |            0 |
|               alt_forward_t_IntTop_inst                                                                                                                                  |                                                                                                                                       alt_forward_t_IntTop |       1211 |       1211 |       0 |    0 |   1217 |     10 |      5 |            0 |
|                 alt_forward_t_Lookup_inst                                                                                                                                |                                                                                                                                       alt_forward_t_Lookup |        698 |        698 |       0 |    0 |    948 |     10 |      5 |            0 |
|                   (alt_forward_t_Lookup_inst)                                                                                                                            |                                                                                                                                       alt_forward_t_Lookup |        143 |        143 |       0 |    0 |    543 |      0 |      0 |            0 |
|                   alt_forward_t_Cam_inst                                                                                                                                 |                                                                                                                                          alt_forward_t_Cam |        280 |        280 |       0 |    0 |    405 |      0 |      0 |            0 |
|                   alt_forward_t_RamR1RW1_KeyValue_inst_0                                                                                                                 |                                                                                                                          alt_forward_t_RamR1RW1__xdcDup__1 |         28 |         28 |       0 |    0 |      0 |      2 |      1 |            0 |
|                     (alt_forward_t_RamR1RW1_KeyValue_inst_0)                                                                                                             |                                                                                                                          alt_forward_t_RamR1RW1__xdcDup__1 |         28 |         28 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                                      xpm_memory_tdpram__13 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                                        xpm_memory_base__13 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                   alt_forward_t_RamR1RW1_KeyValue_inst_1                                                                                                                 |                                                                                                                          alt_forward_t_RamR1RW1__xdcDup__2 |         23 |         23 |       0 |    0 |      0 |      2 |      1 |            0 |
|                     (alt_forward_t_RamR1RW1_KeyValue_inst_1)                                                                                                             |                                                                                                                          alt_forward_t_RamR1RW1__xdcDup__2 |         23 |         23 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                                      xpm_memory_tdpram__12 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                                        xpm_memory_base__12 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                   alt_forward_t_RamR1RW1_KeyValue_inst_2                                                                                                                 |                                                                                                                          alt_forward_t_RamR1RW1__xdcDup__3 |         21 |         21 |       0 |    0 |      0 |      2 |      1 |            0 |
|                     (alt_forward_t_RamR1RW1_KeyValue_inst_2)                                                                                                             |                                                                                                                          alt_forward_t_RamR1RW1__xdcDup__3 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                                      xpm_memory_tdpram__11 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                                        xpm_memory_base__11 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                   alt_forward_t_RamR1RW1_KeyValue_inst_3                                                                                                                 |                                                                                                                          alt_forward_t_RamR1RW1__xdcDup__4 |         99 |         99 |       0 |    0 |      0 |      2 |      1 |            0 |
|                     (alt_forward_t_RamR1RW1_KeyValue_inst_3)                                                                                                             |                                                                                                                          alt_forward_t_RamR1RW1__xdcDup__4 |         99 |         99 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                                      xpm_memory_tdpram__10 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                                        xpm_memory_base__10 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                   alt_forward_t_RamR1RW1_KeyValue_inst_4                                                                                                                 |                                                                                                                                     alt_forward_t_RamR1RW1 |        111 |        111 |       0 |    0 |      0 |      2 |      1 |            0 |
|                     (alt_forward_t_RamR1RW1_KeyValue_inst_4)                                                                                                             |                                                                                                                                     alt_forward_t_RamR1RW1 |        111 |        111 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                                       xpm_memory_tdpram__9 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                                         xpm_memory_base__9 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                 alt_forward_t_Update_inst                                                                                                                                |                                                                                                                                       alt_forward_t_Update |        520 |        520 |       0 |    0 |    269 |      0 |      0 |            0 |
|                   (alt_forward_t_Update_inst)                                                                                                                            |                                                                                                                                       alt_forward_t_Update |        351 |        351 |       0 |    0 |    232 |      0 |      0 |            0 |
|                   alt_forward_t_Hash_Update_inst                                                                                                                         |                                                                                                                                  alt_forward_t_Hash_Update |        103 |        103 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   alt_forward_t_Randmod4_inst                                                                                                                            |                                                                                                                                     alt_forward_t_Randmod4 |         42 |         42 |       0 |    0 |     18 |      0 |      0 |            0 |
|                     (alt_forward_t_Randmod4_inst)                                                                                                                        |                                                                                                                                     alt_forward_t_Randmod4 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     alt_forward_t_Randmod4_Rnd_inst                                                                                                                      |                                                                                                                                 alt_forward_t_Randmod4_Rnd |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                   alt_forward_t_Randmod5_inst                                                                                                                            |                                                                                                                                     alt_forward_t_Randmod5 |         24 |         24 |       0 |    0 |     19 |      0 |      0 |            0 |
|                     (alt_forward_t_Randmod5_inst)                                                                                                                        |                                                                                                                                     alt_forward_t_Randmod5 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|                     alt_forward_t_Randmod5_Rnd_inst                                                                                                                      |                                                                                                                                 alt_forward_t_Randmod5_Rnd |         21 |         21 |       0 |    0 |     16 |      0 |      0 |            0 |
|             alt_forward_t_csr_inst                                                                                                                                       |                                                                                                                                          alt_forward_t_csr |        122 |        122 |       0 |    0 |    193 |      0 |      0 |            0 |
|           element_1                                                                                                                                                      |                                                                                                                                                element_1_t |       1257 |       1257 |       0 |    0 |   1410 |     10 |      0 |            0 |
|             (element_1)                                                                                                                                                  |                                                                                                                                                element_1_t |         48 |         48 |       0 |    0 |      1 |      0 |      0 |            0 |
|             element_1_t_Wrap_inst                                                                                                                                        |                                                                                                                                           element_1_t_Wrap |       1070 |       1070 |       0 |    0 |   1216 |     10 |      0 |            0 |
|               (element_1_t_Wrap_inst)                                                                                                                                    |                                                                                                                                           element_1_t_Wrap |          1 |          1 |       0 |    0 |     39 |      0 |      0 |            0 |
|               element_1_t_IntTop_inst                                                                                                                                    |                                                                                                                                         element_1_t_IntTop |       1069 |       1069 |       0 |    0 |   1177 |     10 |      0 |            0 |
|                 element_1_t_Lookup_inst                                                                                                                                  |                                                                                                                                         element_1_t_Lookup |        660 |        660 |       0 |    0 |    900 |     10 |      0 |            0 |
|                   (element_1_t_Lookup_inst)                                                                                                                              |                                                                                                                                         element_1_t_Lookup |        162 |        162 |       0 |    0 |    511 |      0 |      0 |            0 |
|                   element_1_t_Cam_inst                                                                                                                                   |                                                                                                                                            element_1_t_Cam |        293 |        293 |       0 |    0 |    389 |      0 |      0 |            0 |
|                   element_1_t_RamR1RW1_KeyValue_inst_0                                                                                                                   |                                                                                                                            element_1_t_RamR1RW1__xdcDup__1 |         15 |         15 |       0 |    0 |      0 |      2 |      0 |            0 |
|                     (element_1_t_RamR1RW1_KeyValue_inst_0)                                                                                                               |                                                                                                                            element_1_t_RamR1RW1__xdcDup__1 |         15 |         15 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                          xpm_memory_tdpram__parameterized0 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                            xpm_memory_base__parameterized0 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                   element_1_t_RamR1RW1_KeyValue_inst_1                                                                                                                   |                                                                                                                            element_1_t_RamR1RW1__xdcDup__2 |         13 |         13 |       0 |    0 |      0 |      2 |      0 |            0 |
|                     (element_1_t_RamR1RW1_KeyValue_inst_1)                                                                                                               |                                                                                                                            element_1_t_RamR1RW1__xdcDup__2 |         13 |         13 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                       xpm_memory_tdpram__parameterized0__8 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                         xpm_memory_base__parameterized0__8 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                   element_1_t_RamR1RW1_KeyValue_inst_2                                                                                                                   |                                                                                                                            element_1_t_RamR1RW1__xdcDup__3 |         11 |         11 |       0 |    0 |      0 |      2 |      0 |            0 |
|                     (element_1_t_RamR1RW1_KeyValue_inst_2)                                                                                                               |                                                                                                                            element_1_t_RamR1RW1__xdcDup__3 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                       xpm_memory_tdpram__parameterized0__7 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                         xpm_memory_base__parameterized0__7 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                   element_1_t_RamR1RW1_KeyValue_inst_3                                                                                                                   |                                                                                                                            element_1_t_RamR1RW1__xdcDup__4 |         81 |         81 |       0 |    0 |      0 |      2 |      0 |            0 |
|                     (element_1_t_RamR1RW1_KeyValue_inst_3)                                                                                                               |                                                                                                                            element_1_t_RamR1RW1__xdcDup__4 |         81 |         81 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                       xpm_memory_tdpram__parameterized0__6 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                         xpm_memory_base__parameterized0__6 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                   element_1_t_RamR1RW1_KeyValue_inst_4                                                                                                                   |                                                                                                                                       element_1_t_RamR1RW1 |         87 |         87 |       0 |    0 |      0 |      2 |      0 |            0 |
|                     (element_1_t_RamR1RW1_KeyValue_inst_4)                                                                                                               |                                                                                                                                       element_1_t_RamR1RW1 |         87 |         87 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                       xpm_memory_tdpram__parameterized0__5 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                         xpm_memory_base__parameterized0__5 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |            0 |
|                 element_1_t_Update_inst                                                                                                                                  |                                                                                                                                         element_1_t_Update |        412 |        412 |       0 |    0 |    277 |      0 |      0 |            0 |
|                   (element_1_t_Update_inst)                                                                                                                              |                                                                                                                                         element_1_t_Update |        300 |        300 |       0 |    0 |    240 |      0 |      0 |            0 |
|                   element_1_t_Hash_Update_inst                                                                                                                           |                                                                                                                                    element_1_t_Hash_Update |         49 |         49 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   element_1_t_Randmod4_inst                                                                                                                              |                                                                                                                                       element_1_t_Randmod4 |         42 |         42 |       0 |    0 |     18 |      0 |      0 |            0 |
|                     (element_1_t_Randmod4_inst)                                                                                                                          |                                                                                                                                       element_1_t_Randmod4 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     element_1_t_Randmod4_Rnd_inst                                                                                                                        |                                                                                                                                   element_1_t_Randmod4_Rnd |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                   element_1_t_Randmod5_inst                                                                                                                              |                                                                                                                                       element_1_t_Randmod5 |         21 |         21 |       0 |    0 |     19 |      0 |      0 |            0 |
|                     (element_1_t_Randmod5_inst)                                                                                                                          |                                                                                                                                       element_1_t_Randmod5 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                     element_1_t_Randmod5_Rnd_inst                                                                                                                        |                                                                                                                                   element_1_t_Randmod5_Rnd |         21 |         21 |       0 |    0 |     16 |      0 |      0 |            0 |
|             element_1_t_csr_inst                                                                                                                                         |                                                                                                                                            element_1_t_csr |        139 |        139 |       0 |    0 |    193 |      0 |      0 |            0 |
|           get_timestamp_0                                                                                                                                                |                                                                                                                                          get_timestamp_0_t |          1 |          1 |       0 |    0 |     33 |      0 |      0 |            0 |
|           ipv4_forward                                                                                                                                                   |                                                                                                                                             ipv4_forward_t |       1315 |       1315 |       0 |    0 |   1554 |     10 |      5 |            0 |
|             (ipv4_forward)                                                                                                                                               |                                                                                                                                             ipv4_forward_t |         16 |         16 |       0 |    0 |      1 |      0 |      0 |            0 |
|             ipv4_forward_t_Wrap_inst                                                                                                                                     |                                                                                                                                        ipv4_forward_t_Wrap |       1159 |       1159 |       0 |    0 |   1360 |     10 |      5 |            0 |
|               (ipv4_forward_t_Wrap_inst)                                                                                                                                 |                                                                                                                                        ipv4_forward_t_Wrap |          1 |          1 |       0 |    0 |     47 |      0 |      0 |            0 |
|               ipv4_forward_t_IntTop_inst                                                                                                                                 |                                                                                                                                      ipv4_forward_t_IntTop |       1158 |       1158 |       0 |    0 |   1313 |     10 |      5 |            0 |
|                 (ipv4_forward_t_IntTop_inst)                                                                                                                             |                                                                                                                                      ipv4_forward_t_IntTop |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 ipv4_forward_t_Lookup_inst                                                                                                                               |                                                                                                                                      ipv4_forward_t_Lookup |        738 |        738 |       0 |    0 |   1012 |     10 |      5 |            0 |
|                   (ipv4_forward_t_Lookup_inst)                                                                                                                           |                                                                                                                                      ipv4_forward_t_Lookup |        186 |        186 |       0 |    0 |    575 |      0 |      0 |            0 |
|                   ipv4_forward_t_Cam_inst                                                                                                                                |                                                                                                                                         ipv4_forward_t_Cam |        333 |        333 |       0 |    0 |    437 |      0 |      0 |            0 |
|                   ipv4_forward_t_RamR1RW1_KeyValue_inst_0                                                                                                                |                                                                                                                         ipv4_forward_t_RamR1RW1__xdcDup__1 |         14 |         14 |       0 |    0 |      0 |      2 |      1 |            0 |
|                     (ipv4_forward_t_RamR1RW1_KeyValue_inst_0)                                                                                                            |                                                                                                                         ipv4_forward_t_RamR1RW1__xdcDup__1 |         14 |         14 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                                          xpm_memory_tdpram |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                                            xpm_memory_base |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                   ipv4_forward_t_RamR1RW1_KeyValue_inst_1                                                                                                                |                                                                                                                         ipv4_forward_t_RamR1RW1__xdcDup__2 |         13 |         13 |       0 |    0 |      0 |      2 |      1 |            0 |
|                     (ipv4_forward_t_RamR1RW1_KeyValue_inst_1)                                                                                                            |                                                                                                                         ipv4_forward_t_RamR1RW1__xdcDup__2 |         13 |         13 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                                      xpm_memory_tdpram__17 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                                        xpm_memory_base__17 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                   ipv4_forward_t_RamR1RW1_KeyValue_inst_2                                                                                                                |                                                                                                                         ipv4_forward_t_RamR1RW1__xdcDup__3 |         11 |         11 |       0 |    0 |      0 |      2 |      1 |            0 |
|                     (ipv4_forward_t_RamR1RW1_KeyValue_inst_2)                                                                                                            |                                                                                                                         ipv4_forward_t_RamR1RW1__xdcDup__3 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                                      xpm_memory_tdpram__16 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                                        xpm_memory_base__16 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                   ipv4_forward_t_RamR1RW1_KeyValue_inst_3                                                                                                                |                                                                                                                         ipv4_forward_t_RamR1RW1__xdcDup__4 |         89 |         89 |       0 |    0 |      0 |      2 |      1 |            0 |
|                     (ipv4_forward_t_RamR1RW1_KeyValue_inst_3)                                                                                                            |                                                                                                                         ipv4_forward_t_RamR1RW1__xdcDup__4 |         89 |         89 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                                      xpm_memory_tdpram__15 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                                        xpm_memory_base__15 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                   ipv4_forward_t_RamR1RW1_KeyValue_inst_4                                                                                                                |                                                                                                                                    ipv4_forward_t_RamR1RW1 |         95 |         95 |       0 |    0 |      0 |      2 |      1 |            0 |
|                     (ipv4_forward_t_RamR1RW1_KeyValue_inst_4)                                                                                                            |                                                                                                                                    ipv4_forward_t_RamR1RW1 |         95 |         95 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                                      xpm_memory_tdpram__14 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                                        xpm_memory_base__14 |          0 |          0 |       0 |    0 |      0 |      2 |      1 |            0 |
|                 ipv4_forward_t_Update_inst                                                                                                                               |                                                                                                                                      ipv4_forward_t_Update |        416 |        416 |       0 |    0 |    301 |      0 |      0 |            0 |
|                   (ipv4_forward_t_Update_inst)                                                                                                                           |                                                                                                                                      ipv4_forward_t_Update |        348 |        348 |       0 |    0 |    264 |      0 |      0 |            0 |
|                   ipv4_forward_t_Randmod4_inst                                                                                                                           |                                                                                                                                    ipv4_forward_t_Randmod4 |         47 |         47 |       0 |    0 |     18 |      0 |      0 |            0 |
|                     (ipv4_forward_t_Randmod4_inst)                                                                                                                       |                                                                                                                                    ipv4_forward_t_Randmod4 |         42 |         42 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     ipv4_forward_t_Randmod4_Rnd_inst                                                                                                                     |                                                                                                                                ipv4_forward_t_Randmod4_Rnd |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                   ipv4_forward_t_Randmod5_inst                                                                                                                           |                                                                                                                                    ipv4_forward_t_Randmod5 |         21 |         21 |       0 |    0 |     19 |      0 |      0 |            0 |
|                     (ipv4_forward_t_Randmod5_inst)                                                                                                                       |                                                                                                                                    ipv4_forward_t_Randmod5 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                     ipv4_forward_t_Randmod5_Rnd_inst                                                                                                                     |                                                                                                                                ipv4_forward_t_Randmod5_Rnd |         21 |         21 |       0 |    0 |     16 |      0 |      0 |            0 |
|             ipv4_forward_t_csr_inst                                                                                                                                      |                                                                                                                                         ipv4_forward_t_csr |        140 |        140 |       0 |    0 |    193 |      0 |      0 |            0 |
|           ntransitions_reg_rw_0                                                                                                                                          |                                                                                                                                    ntransitions_reg_rw_0_t |        184 |        184 |       0 |    0 |    367 |      2 |      0 |            0 |
|             (ntransitions_reg_rw_0)                                                                                                                                      |                                                                                                                                    ntransitions_reg_rw_0_t |          7 |          7 |       0 |    0 |    186 |      0 |      0 |            0 |
|             ntransitions_bram                                                                                                                                            |                                                                                                                                           true_dp_bram_763 |         40 |         40 |       0 |    0 |      0 |      1 |      0 |            0 |
|             ntransitions_cpu_regs_inst                                                                                                                                   |                                                                                                                                      ntransitions_cpu_regs |         18 |         18 |       0 |    0 |     75 |      0 |      0 |            0 |
|             request_fifo                                                                                                                                                 |                                                                                                                 fallthrough_small_fifo__parameterized0_764 |        119 |        119 |       0 |    0 |    106 |      1 |      0 |            0 |
|               (request_fifo)                                                                                                                                             |                                                                                                                 fallthrough_small_fifo__parameterized0_764 |         77 |         77 |       0 |    0 |     87 |      0 |      0 |            0 |
|               fifo                                                                                                                                                       |                                                                                                                             small_fifo__parameterized0_765 |         42 |         42 |       0 |    0 |     19 |      1 |      0 |            0 |
|           portstatus_reg_praw_0                                                                                                                                          |                                                                                                                                    portstatus_reg_praw_0_t |        370 |        370 |       0 |    0 |    586 |      3 |      0 |            0 |
|             (portstatus_reg_praw_0)                                                                                                                                      |                                                                                                                                    portstatus_reg_praw_0_t |         36 |         36 |       0 |    0 |    260 |      0 |      0 |            0 |
|             portstatus_bram                                                                                                                                              |                                                                                                                                           true_dp_bram_762 |        228 |        228 |       0 |    0 |      0 |      1 |      0 |            0 |
|             portstatus_cpu_regs_inst                                                                                                                                     |                                                                                                                                        portstatus_cpu_regs |         22 |         22 |       0 |    0 |     76 |      0 |      0 |            0 |
|             request_fifo                                                                                                                                                 |                                                                                                                     fallthrough_small_fifo__parameterized1 |         84 |         84 |       0 |    0 |    250 |      2 |      0 |            0 |
|               (request_fifo)                                                                                                                                             |                                                                                                                     fallthrough_small_fifo__parameterized1 |          9 |          9 |       0 |    0 |    231 |      0 |      0 |            0 |
|               fifo                                                                                                                                                       |                                                                                                                                 small_fifo__parameterized1 |         75 |         75 |       0 |    0 |     19 |      2 |      0 |            0 |
|           sftactics                                                                                                                                                      |                                                                                                                                                sftactics_t |       2144 |       2144 |       0 |    0 |   2500 |     20 |      0 |            0 |
|             (sftactics)                                                                                                                                                  |                                                                                                                                                sftactics_t |         17 |         17 |       0 |    0 |      1 |      0 |      0 |            0 |
|             sftactics_t_Wrap_inst                                                                                                                                        |                                                                                                                                           sftactics_t_Wrap |       1961 |       1961 |       0 |    0 |   2242 |     20 |      0 |            0 |
|               (sftactics_t_Wrap_inst)                                                                                                                                    |                                                                                                                                           sftactics_t_Wrap |          1 |          1 |       0 |    0 |     71 |      0 |      0 |            0 |
|               sftactics_t_IntTop_inst                                                                                                                                    |                                                                                                                                         sftactics_t_IntTop |       1960 |       1960 |       0 |    0 |   2171 |     20 |      0 |            0 |
|                 (sftactics_t_IntTop_inst)                                                                                                                                |                                                                                                                                         sftactics_t_IntTop |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sftactics_t_Lookup_inst                                                                                                                                  |                                                                                                                                         sftactics_t_Lookup |       1073 |       1073 |       0 |    0 |   1734 |     20 |      0 |            0 |
|                   (sftactics_t_Lookup_inst)                                                                                                                              |                                                                                                                                         sftactics_t_Lookup |        251 |        251 |       0 |    0 |    993 |      0 |      0 |            0 |
|                   sftactics_t_Cam_inst                                                                                                                                   |                                                                                                                                            sftactics_t_Cam |        427 |        427 |       0 |    0 |    741 |      0 |      0 |            0 |
|                   sftactics_t_RamR1RW1_KeyValue_inst_0                                                                                                                   |                                                                                                                            sftactics_t_RamR1RW1__xdcDup__1 |         28 |         28 |       0 |    0 |      0 |      4 |      0 |            0 |
|                     (sftactics_t_RamR1RW1_KeyValue_inst_0)                                                                                                               |                                                                                                                            sftactics_t_RamR1RW1__xdcDup__1 |         28 |         28 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                          xpm_memory_tdpram__parameterized1 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                            xpm_memory_base__parameterized1 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                   sftactics_t_RamR1RW1_KeyValue_inst_1                                                                                                                   |                                                                                                                            sftactics_t_RamR1RW1__xdcDup__2 |         22 |         22 |       0 |    0 |      0 |      4 |      0 |            0 |
|                     (sftactics_t_RamR1RW1_KeyValue_inst_1)                                                                                                               |                                                                                                                            sftactics_t_RamR1RW1__xdcDup__2 |         22 |         22 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                      xpm_memory_tdpram__parameterized1__17 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                        xpm_memory_base__parameterized1__17 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                   sftactics_t_RamR1RW1_KeyValue_inst_2                                                                                                                   |                                                                                                                            sftactics_t_RamR1RW1__xdcDup__3 |         21 |         21 |       0 |    0 |      0 |      4 |      0 |            0 |
|                     (sftactics_t_RamR1RW1_KeyValue_inst_2)                                                                                                               |                                                                                                                            sftactics_t_RamR1RW1__xdcDup__3 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                      xpm_memory_tdpram__parameterized1__16 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                        xpm_memory_base__parameterized1__16 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                   sftactics_t_RamR1RW1_KeyValue_inst_3                                                                                                                   |                                                                                                                            sftactics_t_RamR1RW1__xdcDup__4 |        155 |        155 |       0 |    0 |      0 |      4 |      0 |            0 |
|                     (sftactics_t_RamR1RW1_KeyValue_inst_3)                                                                                                               |                                                                                                                            sftactics_t_RamR1RW1__xdcDup__4 |        155 |        155 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                      xpm_memory_tdpram__parameterized1__15 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                        xpm_memory_base__parameterized1__15 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                   sftactics_t_RamR1RW1_KeyValue_inst_4                                                                                                                   |                                                                                                                                       sftactics_t_RamR1RW1 |        172 |        172 |       0 |    0 |      0 |      4 |      0 |            0 |
|                     (sftactics_t_RamR1RW1_KeyValue_inst_4)                                                                                                               |                                                                                                                                       sftactics_t_RamR1RW1 |        172 |        172 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                      xpm_memory_tdpram__parameterized1__14 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                        xpm_memory_base__parameterized1__14 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 sftactics_t_Update_inst                                                                                                                                  |                                                                                                                                         sftactics_t_Update |        888 |        888 |       0 |    0 |    437 |      0 |      0 |            0 |
|                   (sftactics_t_Update_inst)                                                                                                                              |                                                                                                                                         sftactics_t_Update |        437 |        437 |       0 |    0 |    400 |      0 |      0 |            0 |
|                   sftactics_t_Hash_Update_inst                                                                                                                           |                                                                                                                                    sftactics_t_Hash_Update |        101 |        101 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   sftactics_t_Randmod4_inst                                                                                                                              |                                                                                                                                       sftactics_t_Randmod4 |        328 |        328 |       0 |    0 |     18 |      0 |      0 |            0 |
|                     (sftactics_t_Randmod4_inst)                                                                                                                          |                                                                                                                                       sftactics_t_Randmod4 |        323 |        323 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     sftactics_t_Randmod4_Rnd_inst                                                                                                                        |                                                                                                                                   sftactics_t_Randmod4_Rnd |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                   sftactics_t_Randmod5_inst                                                                                                                              |                                                                                                                                       sftactics_t_Randmod5 |         27 |         27 |       0 |    0 |     19 |      0 |      0 |            0 |
|                     (sftactics_t_Randmod5_inst)                                                                                                                          |                                                                                                                                       sftactics_t_Randmod5 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |            0 |
|                     sftactics_t_Randmod5_Rnd_inst                                                                                                                        |                                                                                                                                   sftactics_t_Randmod5_Rnd |         21 |         21 |       0 |    0 |     16 |      0 |      0 |            0 |
|             sftactics_t_csr_inst                                                                                                                                         |                                                                                                                                            sftactics_t_csr |        166 |        166 |       0 |    0 |    257 |      0 |      0 |            0 |
|           tactic_reg_rw_0                                                                                                                                                |                                                                                                                                          tactic_reg_rw_0_t |        216 |        216 |       0 |    0 |    368 |      2 |      0 |            0 |
|             (tactic_reg_rw_0)                                                                                                                                            |                                                                                                                                          tactic_reg_rw_0_t |          7 |          7 |       0 |    0 |    186 |      0 |      0 |            0 |
|             request_fifo                                                                                                                                                 |                                                                                                                 fallthrough_small_fifo__parameterized0_759 |        119 |        119 |       0 |    0 |    106 |      1 |      0 |            0 |
|               (request_fifo)                                                                                                                                             |                                                                                                                 fallthrough_small_fifo__parameterized0_759 |         77 |         77 |       0 |    0 |     87 |      0 |      0 |            0 |
|               fifo                                                                                                                                                       |                                                                                                                             small_fifo__parameterized0_761 |         42 |         42 |       0 |    0 |     19 |      1 |      0 |            0 |
|             tactic_bram                                                                                                                                                  |                                                                                                                                           true_dp_bram_760 |         41 |         41 |       0 |    0 |      0 |      1 |      0 |            0 |
|             tactic_cpu_regs_inst                                                                                                                                         |                                                                                                                                            tactic_cpu_regs |         49 |         49 |       0 |    0 |     76 |      0 |      0 |            0 |
|           tactics                                                                                                                                                        |                                                                                                                                                  tactics_t |       2179 |       2179 |       0 |    0 |   2501 |     20 |      0 |            0 |
|             (tactics)                                                                                                                                                    |                                                                                                                                                  tactics_t |         46 |         46 |       0 |    0 |      2 |      0 |      0 |            0 |
|             tactics_t_Wrap_inst                                                                                                                                          |                                                                                                                                             tactics_t_Wrap |       1967 |       1967 |       0 |    0 |   2242 |     20 |      0 |            0 |
|               (tactics_t_Wrap_inst)                                                                                                                                      |                                                                                                                                             tactics_t_Wrap |          1 |          1 |       0 |    0 |     71 |      0 |      0 |            0 |
|               tactics_t_IntTop_inst                                                                                                                                      |                                                                                                                                           tactics_t_IntTop |       1966 |       1966 |       0 |    0 |   2171 |     20 |      0 |            0 |
|                 (tactics_t_IntTop_inst)                                                                                                                                  |                                                                                                                                           tactics_t_IntTop |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 tactics_t_Lookup_inst                                                                                                                                    |                                                                                                                                           tactics_t_Lookup |       1070 |       1070 |       0 |    0 |   1734 |     20 |      0 |            0 |
|                   (tactics_t_Lookup_inst)                                                                                                                                |                                                                                                                                           tactics_t_Lookup |        251 |        251 |       0 |    0 |    993 |      0 |      0 |            0 |
|                   tactics_t_Cam_inst                                                                                                                                     |                                                                                                                                              tactics_t_Cam |        427 |        427 |       0 |    0 |    741 |      0 |      0 |            0 |
|                   tactics_t_RamR1RW1_KeyValue_inst_0                                                                                                                     |                                                                                                                              tactics_t_RamR1RW1__xdcDup__1 |         26 |         26 |       0 |    0 |      0 |      4 |      0 |            0 |
|                     (tactics_t_RamR1RW1_KeyValue_inst_0)                                                                                                                 |                                                                                                                              tactics_t_RamR1RW1__xdcDup__1 |         26 |         26 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                      xpm_memory_tdpram__parameterized1__13 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                        xpm_memory_base__parameterized1__13 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                   tactics_t_RamR1RW1_KeyValue_inst_1                                                                                                                     |                                                                                                                              tactics_t_RamR1RW1__xdcDup__2 |         22 |         22 |       0 |    0 |      0 |      4 |      0 |            0 |
|                     (tactics_t_RamR1RW1_KeyValue_inst_1)                                                                                                                 |                                                                                                                              tactics_t_RamR1RW1__xdcDup__2 |         22 |         22 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                      xpm_memory_tdpram__parameterized1__12 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                        xpm_memory_base__parameterized1__12 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                   tactics_t_RamR1RW1_KeyValue_inst_2                                                                                                                     |                                                                                                                              tactics_t_RamR1RW1__xdcDup__3 |         21 |         21 |       0 |    0 |      0 |      4 |      0 |            0 |
|                     (tactics_t_RamR1RW1_KeyValue_inst_2)                                                                                                                 |                                                                                                                              tactics_t_RamR1RW1__xdcDup__3 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                      xpm_memory_tdpram__parameterized1__11 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                        xpm_memory_base__parameterized1__11 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                   tactics_t_RamR1RW1_KeyValue_inst_3                                                                                                                     |                                                                                                                              tactics_t_RamR1RW1__xdcDup__4 |        153 |        153 |       0 |    0 |      0 |      4 |      0 |            0 |
|                     (tactics_t_RamR1RW1_KeyValue_inst_3)                                                                                                                 |                                                                                                                              tactics_t_RamR1RW1__xdcDup__4 |        153 |        153 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                      xpm_memory_tdpram__parameterized1__10 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                        xpm_memory_base__parameterized1__10 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                   tactics_t_RamR1RW1_KeyValue_inst_4                                                                                                                     |                                                                                                                                         tactics_t_RamR1RW1 |        172 |        172 |       0 |    0 |      0 |      4 |      0 |            0 |
|                     (tactics_t_RamR1RW1_KeyValue_inst_4)                                                                                                                 |                                                                                                                                         tactics_t_RamR1RW1 |        172 |        172 |       0 |    0 |      0 |      0 |      0 |            0 |
|                     xpm_memory_tdpram_inst                                                                                                                               |                                                                                                                       xpm_memory_tdpram__parameterized1__9 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                       xpm_memory_base_inst                                                                                                                               |                                                                                                                         xpm_memory_base__parameterized1__9 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 tactics_t_Update_inst                                                                                                                                    |                                                                                                                                           tactics_t_Update |        894 |        894 |       0 |    0 |    437 |      0 |      0 |            0 |
|                   (tactics_t_Update_inst)                                                                                                                                |                                                                                                                                           tactics_t_Update |        452 |        452 |       0 |    0 |    400 |      0 |      0 |            0 |
|                   tactics_t_Hash_Update_inst                                                                                                                             |                                                                                                                                      tactics_t_Hash_Update |         95 |         95 |       0 |    0 |      0 |      0 |      0 |            0 |
|                   tactics_t_Randmod4_inst                                                                                                                                |                                                                                                                                         tactics_t_Randmod4 |        323 |        323 |       0 |    0 |     18 |      0 |      0 |            0 |
|                     (tactics_t_Randmod4_inst)                                                                                                                            |                                                                                                                                         tactics_t_Randmod4 |        318 |        318 |       0 |    0 |      2 |      0 |      0 |            0 |
|                     tactics_t_Randmod4_Rnd_inst                                                                                                                          |                                                                                                                                     tactics_t_Randmod4_Rnd |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|                   tactics_t_Randmod5_inst                                                                                                                                |                                                                                                                                         tactics_t_Randmod5 |         27 |         27 |       0 |    0 |     19 |      0 |      0 |            0 |
|                     (tactics_t_Randmod5_inst)                                                                                                                            |                                                                                                                                         tactics_t_Randmod5 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |            0 |
|                     tactics_t_Randmod5_Rnd_inst                                                                                                                          |                                                                                                                                     tactics_t_Randmod5_Rnd |         21 |         21 |       0 |    0 |     16 |      0 |      0 |            0 |
|             tactics_t_csr_inst                                                                                                                                           |                                                                                                                                              tactics_t_csr |        166 |        166 |       0 |    0 |    257 |      0 |      0 |            0 |
|           transitionts_reg_rw_0                                                                                                                                          |                                                                                                                                    transitionts_reg_rw_0_t |        189 |        189 |       0 |    0 |    369 |      2 |      0 |            0 |
|             (transitionts_reg_rw_0)                                                                                                                                      |                                                                                                                                    transitionts_reg_rw_0_t |          6 |          6 |       0 |    0 |    186 |      0 |      0 |            0 |
|             request_fifo                                                                                                                                                 |                                                                                                                     fallthrough_small_fifo__parameterized0 |        117 |        117 |       0 |    0 |    106 |      1 |      0 |            0 |
|               (request_fifo)                                                                                                                                             |                                                                                                                     fallthrough_small_fifo__parameterized0 |         76 |         76 |       0 |    0 |     87 |      0 |      0 |            0 |
|               fifo                                                                                                                                                       |                                                                                                                                 small_fifo__parameterized0 |         41 |         41 |       0 |    0 |     19 |      1 |      0 |            0 |
|             transitionts_bram                                                                                                                                            |                                                                                                                                               true_dp_bram |         42 |         42 |       0 |    0 |      0 |      1 |      0 |            0 |
|             transitionts_cpu_regs_inst                                                                                                                                   |                                                                                                                                      transitionts_cpu_regs |         24 |         24 |       0 |    0 |     77 |      0 |      0 |            0 |
|         sume_to_sdnet_i                                                                                                                                                  |                                                                                                                                              sume_to_sdnet |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|   proc_sys_reset_i                                                                                                                                                       |                                                                                                                                          proc_sys_reset_ip |         16 |         15 |       0 |    1 |     34 |      0 |      0 |            0 |
|     U0                                                                                                                                                                   |                                                                                                                                             proc_sys_reset |         16 |         15 |       0 |    1 |     34 |      0 |      0 |            0 |
|       (U0)                                                                                                                                                               |                                                                                                                                             proc_sys_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       EXT_LPF                                                                                                                                                            |                                                                                                                                                        lpf |          5 |          4 |       0 |    1 |     17 |      0 |      0 |            0 |
|         (EXT_LPF)                                                                                                                                                        |                                                                                                                                                        lpf |          2 |          1 |       0 |    1 |      9 |      0 |      0 |            0 |
|         ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                                                        |                                                                                                                                                   cdc_sync |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                                        |                                                                                                                                                 cdc_sync_0 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|       SEQ                                                                                                                                                                |                                                                                                                                               sequence_psr |         11 |         11 |       0 |    0 |     15 |      0 |      0 |            0 |
|         (SEQ)                                                                                                                                                            |                                                                                                                                               sequence_psr |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|         SEQ_COUNTER                                                                                                                                                      |                                                                                                                                                    upcnt_n |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


