[03/13 01:15:19      0] 
[03/13 01:15:19      0] Cadence Innovus(TM) Implementation System.
[03/13 01:15:19      0] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/13 01:15:19      0] 
[03/13 01:15:19      0] Version:	v16.10-p004_1, built Thu May 12 14:48:49 PDT 2016
[03/13 01:15:19      0] Options:	-nowin -init run_innovus.tcl -log ../logs/rockettile_x2/innovus_rockettile_x2_minrule 
[03/13 01:15:19      0] Date:		Mon Mar 13 01:15:19 2017
[03/13 01:15:19      0] Host:		eeapps02.seas.ucla.edu (x86_64 w/Linux 2.6.32-642.15.1.el6.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB)
[03/13 01:15:19      0] OS:		Red Hat Enterprise Linux Server release 6.8 (Santiago)
[03/13 01:15:19      0] 
[03/13 01:15:19      0] License:
[03/13 01:15:20      0] 		invs	Innovus Implementation System	16.1	checkout succeeded
[03/13 01:15:20      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/13 01:15:27      6] @(#)CDS: Innovus v16.10-p004_1 (64bit) 05/12/2016 14:48 (Linux 2.6.18-194.el5)
[03/13 01:15:27      6] @(#)CDS: NanoRoute 16.10-p004_1 NR160506-1445/16_10-UB (database version 2.30, 325.6.1) {superthreading v1.28}
[03/13 01:15:27      6] @(#)CDS: AAE 16.10-p003 (64bit) 05/12/2016 (Linux 2.6.18-194.el5)
[03/13 01:15:27      6] @(#)CDS: CTE 16.10-p002_1 () May  3 2016 03:35:25 ( )
[03/13 01:15:27      6] @(#)CDS: SYNTECH 16.10-d040_1 () Apr 22 2016 00:57:16 ( )
[03/13 01:15:27      6] @(#)CDS: CPE v16.10-p007
[03/13 01:15:27      6] @(#)CDS: IQRC/TQRC 15.2.1-s073 (64bit) Tue May  3 11:39:50 PDT 2016 (Linux 2.6.18-194.el5)
[03/13 01:15:27      6] @(#)CDS: OA 22.50-p043 Tue Feb  9 16:29:38 2016
[03/13 01:15:27      6] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/13 01:15:27      6] @(#)CDS: RCDB 11.8
[03/13 01:15:27      6] --- Running on eeapps02.seas.ucla.edu (x86_64 w/Linux 2.6.32-642.15.1.el6.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB) ---
[03/13 01:15:27      6] Create and set the environment variable TMPDIR to /tmp/innovus_temp_93146_eeapps02.seas.ucla.edu_chengg_GcG2zJ.

[03/13 01:15:27      6] 
[03/13 01:15:27      6] **INFO:  MMMC transition support version v31-84 
[03/13 01:15:27      6] 
[03/13 01:15:27      6] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/13 01:15:27      6] <CMD> suppressMessage ENCEXT-2799
[03/13 01:15:27      7] Sourcing file "run_innovus.tcl" ...
[03/13 01:15:27      7] <CMD> set lefDefOutVersion 5.7
[03/13 01:15:27      7] <CMD> setMultiCpuUsage -localCpu 8
[03/13 01:15:27      7] <CMD> suppressMessage ENCLF-200 ENCLF-201 LEFPARS-2043 LEFPARS-2007 TECHLIB-459
[03/13 01:15:27      7] <CMD> suppressMessage IMPVL-159 TECHLIB-436 IMPLF-217 IMPLF-217 IMPEXT-2773 IMPEXT-2766 IMPEXT-2882
[03/13 01:15:27      7] <CMD> set init_pwr_net VDD
[03/13 01:15:27      7] <CMD> set init_gnd_net VSS
[03/13 01:15:27      7] <CMD> set init_lef_file ../library/NangateOpenCellLibrary.tech.lef
[03/13 01:15:27      7] <CMD> set init_design_netlisttype OA
[03/13 01:15:27      7] <CMD> set init_oa_design_view layout
[03/13 01:15:27      7] <CMD> set init_oa_design_lib DesignLib
[03/13 01:15:27      7] <CMD> set init_oa_design_cell rockettile_x2_minrule
[03/13 01:15:27      7] <CMD> create_library_set -name TT_LIB -timing [list $libs]
[03/13 01:15:27      7] <CMD> create_rc_corner -name _TT_rc_corner_ -T 25.0
[03/13 01:15:27      7] <CMD> create_delay_corner -name TT -library_set TT_LIB -rc_corner _TT_rc_corner_
[03/13 01:15:27      7] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/13 01:15:27      7] <CMD> create_analysis_view -name TT_VIEW -delay_corner TT -constraint_mode CON
[03/13 01:15:27      7] <CMD> init_design -setup TT_VIEW -hold TT_VIEW
[03/13 01:15:27      7] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[03/13 01:15:27      7] 
[03/13 01:15:27      7] Loading LEF file ../library/NangateOpenCellLibrary.tech.lef ...
[03/13 01:15:27      7] Set DBUPerIGU to M2 pitch 380.
[03/13 01:15:27      7] 
[03/13 01:15:27      7] viaInitial starts at Mon Mar 13 01:15:27 2017
viaInitial ends at Mon Mar 13 01:15:27 2017
Reading OA reference library 'DesignLib' ...
[03/13 01:15:27      7] **WARN: (IMPOAX-741):	Site 'FreePDK45_38x28_10R_NP_162NW_34O' has already been defined in Innovus, the contents will be skipped.
[03/13 01:15:27      7] Reading OA reference library 'DesignLib' ...
[03/13 01:15:27      7] **WARN: (IMPOAX-252):	Found busBit terminals of bus 'io_cached_0_acquire_bits_addr_block[25]' of cell 'RocketTile_1_tile1' without bus ordering information in OA library 'DesignLib'. This may lead to problems during saveDesign. It is recommended to run verilogAnnotate on the library for annotating bus ordering information to such terminals.
[03/13 01:15:27      7] Type 'man IMPOAX-252' for more detail.
[03/13 01:15:27      7] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/13 01:15:27      8] Reading TT_LIB timing library /w/class/ee201a/chengg/project_W17_v4.1/innovus/RocketTile_1_tile1.lib.
[03/13 01:15:27      8] Read 1 cells in RocketTile_1_tile1.
[03/13 01:15:27      8] Reading TT_LIB timing library /w/class/ee201a/chengg/project_W17_v4.1/innovus/RocketTile_1_tile2.lib.
[03/13 01:15:27      8] Read 1 cells in RocketTile_1_tile2.
[03/13 01:15:27      8] Library reading multithread flow ended. (File /w/class/ee201a/chengg/project_W17_v4.1/innovus/RocketTile_1_tile1.lib)
[03/13 01:15:27      8] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.14min, fe_real=0.13min, fe_mem=467.0M) ***
[03/13 01:15:27      8] Reading EMH from OA ...
[03/13 01:15:27      8] Created 2 new cells from 2 timing libraries.
[03/13 01:15:27      8] 
[03/13 01:15:27      8] *** Memory Usage v#1 (Current mem = 466.965M, initial mem = 164.250M) ***
[03/13 01:15:27      8] Set top cell to rockettile_x2_minrule.
[03/13 01:15:27      8] Hooked 2 DB cells to tlib cells.
[03/13 01:15:27      8] Starting recursive module instantiation check.
[03/13 01:15:27      8] No recursion found.
[03/13 01:15:27      8] Building hierarchical netlist for Cell rockettile_x2_minrule ...
[03/13 01:15:27      8] *** Netlist is unique.
[03/13 01:15:27      8] Setting Std. cell height to 2800 DBU, based on Site FreePDK45_38x28_10R_NP_162NW_34O.
[03/13 01:15:27      8] **WARN: (IMPTRN-1101):	Could not determine power-rail locations in cells. Use default value GNDOnBtm.
[03/13 01:15:27      8] ** info: there are 3 modules.
[03/13 01:15:27      8] ** info: there are 0 stdCell insts.
[03/13 01:15:27      8] ** info: there are 2 macros.
[03/13 01:15:27      8] 
[03/13 01:15:27      8] *** Memory Usage v#1 (Current mem = 476.715M, initial mem = 164.250M) ***
[03/13 01:15:27      8] **WARN: (IMPFP-3961):	The techSite 'FreePDK45_38x28_10R_NP_162NW_34O' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/13 01:15:27      8] Type 'man IMPFP-3961' for more detail.
[03/13 01:15:27      8] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[03/13 01:15:27      8] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[03/13 01:15:27      8] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[03/13 01:15:27      8] Set Default Net Delay as 1000 ps.
[03/13 01:15:27      8] Set Default Net Load as 0.5 pF. 
[03/13 01:15:27      8] Set Default Input Pin Transition as 0.1 ps.
[03/13 01:15:28      8] Extraction setup Started 
[03/13 01:15:28      8] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/13 01:15:28      8] **WARN: (EMS-42):	Message (IMPEXT-2773) has been suppressed from output.
[03/13 01:15:28      8] **WARN: (EMS-42):	Message (IMPEXT-2766) has been suppressed from output.
[03/13 01:15:28      8] Summary of Active RC-Corners : 
[03/13 01:15:28      8]  
[03/13 01:15:28      8]  Analysis View: TT_VIEW
[03/13 01:15:28      8]     RC-Corner Name        : _TT_rc_corner_
[03/13 01:15:28      8]     RC-Corner Index       : 0
[03/13 01:15:28      8]     RC-Corner Temperature : 25 Celsius
[03/13 01:15:28      8]     RC-Corner Cap Table   : ''
[03/13 01:15:28      8]     RC-Corner PreRoute Res Factor         : 1
[03/13 01:15:28      8]     RC-Corner PreRoute Cap Factor         : 1
[03/13 01:15:28      8]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/13 01:15:28      8]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/13 01:15:28      8]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/13 01:15:28      8]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[03/13 01:15:28      8]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[03/13 01:15:28      8]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/13 01:15:28      8]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/13 01:15:28      8] *Info: initialize multi-corner CTS.
[03/13 01:15:28      8] **WARN: (IMPTS-313):	Cell 'RocketTile_1_tile2' is missing in current active analysis view. No library found in MMMC library set corresponding to the cell. This can cause problem during optimization flow. The cell will therefore be marked as 'dont_use' during optimization.
[03/13 01:15:28      8] Reading timing constraints file 'rockettile_x2_minrule.sdc' ...
[03/13 01:15:28      8] Current (total cpu=0:00:08.7, real=0:00:09.0, peak res=247.5M, current mem=604.4M)
[03/13 01:15:28      8] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File rockettile_x2_minrule.sdc, Line 266).
[03/13 01:15:28      8] 
[03/13 01:15:28      8] INFO (CTE): Reading of timing constraints file rockettile_x2_minrule.sdc completed, with 1 WARNING
[03/13 01:15:28      8] WARNING (CTE-25): Line: 9, 10 of File rockettile_x2_minrule.sdc : Skipped unsupported command: set_units
[03/13 01:15:28      8] 
[03/13 01:15:28      8] 
[03/13 01:15:28      8] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=264.5M, current mem=620.6M)
[03/13 01:15:28      8] Current (total cpu=0:00:08.7, real=0:00:09.0, peak res=264.5M, current mem=620.6M)
[03/13 01:15:28      8] Summary for sequential cells idenfication: 
[03/13 01:15:28      8] Identified SBFF number: 0
[03/13 01:15:28      8] Identified MBFF number: 0
[03/13 01:15:28      8] Not identified SBFF number: 0
[03/13 01:15:28      8] Not identified MBFF number: 0
[03/13 01:15:28      8] Number of sequential cells which are not FFs: 0
[03/13 01:15:28      8] 
[03/13 01:15:28      8] Total number of combinational cells: 0
[03/13 01:15:28      8] Total number of sequential cells: 0
[03/13 01:15:28      8] Total number of tristate cells: 0
[03/13 01:15:28      8] Total number of level shifter cells: 0
[03/13 01:15:28      8] Total number of power gating cells: 0
[03/13 01:15:28      8] Total number of isolation cells: 0
[03/13 01:15:28      8] Total number of power switch cells: 0
[03/13 01:15:28      8] Total number of pulse generator cells: 0
[03/13 01:15:28      8] Total number of always on buffers: 0
[03/13 01:15:28      8] Total number of retention cells: 0
[03/13 01:15:28      8] List of usable buffers:
[03/13 01:15:28      8] Total number of usable buffers: 0
[03/13 01:15:28      8] List of unusable buffers:
[03/13 01:15:28      8] Total number of unusable buffers: 0
[03/13 01:15:28      8] List of usable inverters:
[03/13 01:15:28      8] Total number of usable inverters: 0
[03/13 01:15:28      8] List of unusable inverters:
[03/13 01:15:28      8] Total number of unusable inverters: 0
[03/13 01:15:28      8] List of identified usable delay cells:
[03/13 01:15:28      8] Total number of identified usable delay cells: 0
[03/13 01:15:28      8] List of identified unusable delay cells:
[03/13 01:15:28      8] Total number of identified unusable delay cells: 0
[03/13 01:15:28      8] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[03/13 01:15:28      8] ---------- oaIn ----------
[03/13 01:15:28      8] Reading physical information from OA database (DesignLib/rockettile_x2_minrule/layout).
[03/13 01:15:28      8] FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
[03/13 01:15:28      8] No new Ext DEF rule to be processed.
[03/13 01:15:28      8] **WARN: (IMPOAX-269):	IO box attributes are not specified in the OA database. IO box co-ordinates will be calculated from floorplan data.
[03/13 01:15:28      8] New IO box co-ordinates for module 'rockettile_x2_minrule' are : LowerLeft = (0,0), UpperRight = (9236280,8388240).
[03/13 01:15:28      8] Set FPlanBox to (0 0 9236280 8388240)
[03/13 01:15:28      8] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[03/13 01:15:28      8] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[03/13 01:15:28      8] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[03/13 01:15:28      8] Extracting standard cell pins and blockage ...... 
[03/13 01:15:28      8] Pin and blockage extraction finished
[03/13 01:15:28      8] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[03/13 01:15:28      8] TIMER: oaIn total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 2.0
[03/13 01:15:28      8] 
[03/13 01:15:28      8] *** Summary of all messages that are not suppressed in this session:
[03/13 01:15:28      8] Severity  ID               Count  Summary                                  
[03/13 01:15:28      8] WARNING   IMPTRN-1101          1  Could not determine power-rail locations...
[03/13 01:15:28      8] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[03/13 01:15:28      8] WARNING   IMPTS-313            1  Cell '%s' is missing in current active a...
[03/13 01:15:28      8] WARNING   IMPOAX-741           1  Site '%s' has already been defined in %s...
[03/13 01:15:28      8] WARNING   IMPOAX-252           1  Found busBit terminals of bus '%s' of ce...
[03/13 01:15:28      8] WARNING   IMPOAX-269           1  IO box attributes are not specified in t...
[03/13 01:15:28      8] *** Message Summary: 6 warning(s), 0 error(s)
[03/13 01:15:28      8] 
[03/13 01:15:28      8] <CMD> setDesignMode -process 45
[03/13 01:15:28      8] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/13 01:15:28      8] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/13 01:15:28      8] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/13 01:15:28      8] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/13 01:15:28      8] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/13 01:15:28      8] Updating process node dependent CCOpt properties for the 45nm process node.
[03/13 01:15:28      8] <CMD> setTrialRouteMode -maxRouteLayer 9 -minRouteLayer 7
[03/13 01:15:28      8] <CMD> setPinAssignMode -minLayer 7 -maxLayer 9
[03/13 01:15:28      8] <CMD> setNanoRouteMode -routeBottomRoutingLayer 7
[03/13 01:15:28      8] <CMD> setNanoRouteMode -routeTopRoutingLayer 9
[03/13 01:15:28      8] <CMD> addRing -layer {top metal2 bottom metal2 left metal3 right metal3} -spacing {top 1 bottom 1 left 1 right 1} -width {top 1 bottom 1 left 1 right 1} -nets { VDD VSS }
[03/13 01:15:28      8] #- Begin addRing (date=03/13 01:15:28, mem=622.6M)
[03/13 01:15:28      8] 
[03/13 01:15:28      8] Ring generation is complete; vias are now being generated.
[03/13 01:15:28      8] The power planner created 8 wires.
[03/13 01:15:28      8] #- End addRing (date=03/13 01:15:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=624.6M, current mem=624.6M)
[03/13 01:15:28      8] <CMD> sroute -blockPin useLef -connect { blockPin } -nets { VDD VSS } -layerChangeRange {metal2 metal3}
[03/13 01:15:28      8] #- Begin sroute (date=03/13 01:15:28, mem=624.6M)
[03/13 01:15:28      8] *** Begin SPECIAL ROUTE on Mon Mar 13 01:15:28 2017 ***
[03/13 01:15:28      8] SPECIAL ROUTE ran on directory: /w/class/ee201a/chengg/project_W17_v4.1/innovus
[03/13 01:15:28      8] SPECIAL ROUTE ran on machine: eeapps02.seas.ucla.edu (Linux 2.6.32-642.15.1.el6.x86_64 Xeon 1.20Ghz)
[03/13 01:15:28      8] 
[03/13 01:15:28      8] Begin option processing ...
[03/13 01:15:28      8] srouteConnectPowerBump set to false
[03/13 01:15:28      8] routeSelectNet set to "VDD VSS"
[03/13 01:15:28      8] routeSpecial set to true
[03/13 01:15:28      8] srouteBlockPin set to "useLef"
[03/13 01:15:28      8] srouteBottomLayerLimit set to 2
[03/13 01:15:28      8] srouteConnectConverterPin set to false
[03/13 01:15:28      8] srouteConnectCorePin set to false
[03/13 01:15:28      8] srouteConnectPadPin set to false
[03/13 01:15:28      8] srouteConnectStripe set to false
[03/13 01:15:28      8] srouteFollowCorePinEnd set to 3
[03/13 01:15:28      8] srouteFollowPadPin set to false
[03/13 01:15:28      8] srouteJogControl set to "preferWithChanges differentLayer"
[03/13 01:15:28      8] sroutePadPinAllPorts set to true
[03/13 01:15:28      8] sroutePreserveExistingRoutes set to true
[03/13 01:15:28      8] srouteRoutePowerBarPortOnBothDir set to true
[03/13 01:15:28      8] srouteTopLayerLimit set to 3
[03/13 01:15:28      8] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1278.00 megs.
[03/13 01:15:28      8] 
[03/13 01:15:28      8] Reading DB technology information...
[03/13 01:15:28      8] Finished reading DB technology information.
[03/13 01:15:28      8] Reading floorplan and netlist information...
[03/13 01:15:28      8] Finished reading floorplan and netlist information.
[03/13 01:15:28      8] Read in 20 layers, 10 routing layers, 1 overlap layer
[03/13 01:15:28      8] Read in 2 macros, 2 used
[03/13 01:15:28      8] Read in 2 components
[03/13 01:15:28      8]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[03/13 01:15:28      8] Read in 760 physical pins
[03/13 01:15:28      8]   760 physical pins: 0 unplaced, 760 placed, 0 fixed
[03/13 01:15:28      8] Read in 1 blockages
[03/13 01:15:28      8] Read in 760 nets
[03/13 01:15:28      8] Read in 2 special nets, 2 routed
[03/13 01:15:28      8] Read in 764 terminals
[03/13 01:15:28      8] 2 nets selected.
[03/13 01:15:28      8] 
[03/13 01:15:28      8] Begin power routing ...
[03/13 01:15:28      8] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 3.
[03/13 01:15:28      8] **WARN: (IMPSR-555):	The specified Bottom target layer is below bottom routing layer. Set bottom target layer to 2.
[03/13 01:15:28      8]   Number of Block ports routed: 4
[03/13 01:15:28      8]   Number of Power Bump ports routed: 0
[03/13 01:15:28      8] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1293.00 megs.
[03/13 01:15:28      8] 
[03/13 01:15:28      8] 
[03/13 01:15:28      8] 
[03/13 01:15:28      8]  Begin updating DB with routing results ...
[03/13 01:15:28      8]  Updating DB with 31 via definition ...
[03/13 01:15:28      8]  Updating DB with 760 io pins ...
[03/13 01:15:28      8] 
sroute post-processing starts at Mon Mar 13 01:15:28 2017
The viaGen is rebuilding shadow vias for net VSS.
[03/13 01:15:28      8] sroute post-processing ends at Mon Mar 13 01:15:28 2017

sroute post-processing starts at Mon Mar 13 01:15:28 2017
The viaGen is rebuilding shadow vias for net VDD.
[03/13 01:15:28      8] sroute post-processing ends at Mon Mar 13 01:15:28 2017
#- End sroute (date=03/13 01:15:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=638.9M, current mem=638.9M)
[03/13 01:15:28      8] <CMD> trialRoute
[03/13 01:15:28      8] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/13 01:15:28      8] enableMT= 3 (onDemand)
[03/13 01:15:28      8] useHNameCompare= 3 (lazy mode)
[03/13 01:15:28      8] doMTMainInit= 1
[03/13 01:15:28      8] doMTFlushLazyWireDelete= 1
[03/13 01:15:28      8] useFastLRoute= 0
[03/13 01:15:28      8] useFastCRoute= 1
[03/13 01:15:28      8] doMTNetInitAdjWires= 1
[03/13 01:15:28      8] wireMPoolNoThreadCheck= 1
[03/13 01:15:28      8] allMPoolNoThreadCheck= 1
[03/13 01:15:28      8] doNotUseMPoolInCRoute= 1
[03/13 01:15:28      8] doMTSprFixZeroViaCodes= 1
[03/13 01:15:28      8] doMTDtrRoute1CleanupA= 1
[03/13 01:15:28      8] doMTDtrRoute1CleanupB= 1
[03/13 01:15:28      8] doMTWireLenCalc= 0
[03/13 01:15:28      8] doSkipQALenRecalc= 1
[03/13 01:15:28      8] doMTMainCleanup= 1
[03/13 01:15:28      8] doMTMoveCellTermsToMSLayer= 1
[03/13 01:15:28      8] doMTConvertWiresToNewViaCode= 1
[03/13 01:15:28      8] doMTRemoveAntenna= 1
[03/13 01:15:28      8] doMTCheckConnectivity= 1
[03/13 01:15:28      8] enableRuntimeLog= 0
[03/13 01:15:28      8] Set wireMPool w/ noThreadCheck
[03/13 01:15:28      8] *** Starting trialRoute (mem=638.9M) ***
[03/13 01:15:28      8] 
[03/13 01:15:28      8] Using hname+ instead name for net compare
[03/13 01:15:28      8] Activating lazyNetListOrdering
[03/13 01:15:28      8] There are 0 guide points passed to trialRoute for fixed pins.
[03/13 01:15:28      8] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[03/13 01:15:28      8] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[03/13 01:15:28      8] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 644.9M)
[03/13 01:15:28      8] Options:  -minRouteLayer 7 -maxRouteLayer 9 -noPinGuide
[03/13 01:15:28      8] 
[03/13 01:15:28      8] Starting trMTUpdateAllNetBoxWithoutSpr in MT mode ...
[03/13 01:15:28      8] Set wireMPool w/ noThreadCheck
[03/13 01:15:28      8] routingBox: (0 0) (9236280 8388240)
[03/13 01:15:28      8] coreBox:    (400140 400120) (8836140 7988120)
[03/13 01:15:33     13] Setting of trcDoMultiPinNet= 0
[03/13 01:15:33     13] 
[03/13 01:15:33     13] Phase 1a route (cpu=0:00:00.1 real=0:00:00.1 mem=1769.9M):
[03/13 01:15:33     13] Est net length = 8.750e+05um = 6.457e+05H + 2.293e+05V
[03/13 01:15:33     13] Usage: (0.3%H 0.1%V) = (6.457e+05um 2.288e+05um) = (626104 142477)
[03/13 01:15:33     13] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[03/13 01:15:33     13] Overflow: 5072 = 2372 (0.02% H) + 2700 (0.02% V)
[03/13 01:15:33     13] 
[03/13 01:15:33     14] Phase 1b route (cpu=0:00:00.3 real=0:00:00.3 mem=1769.9M):
[03/13 01:15:33     14] Usage: (0.3%H 0.1%V) = (6.457e+05um 2.288e+05um) = (626100 142473)
[03/13 01:15:33     14] Overflow: 5072 = 2372 (0.02% H) + 2700 (0.02% V)
[03/13 01:15:33     14] 
[03/13 01:15:33     14] Phase 1c route (cpu=0:00:00.1 real=0:00:00.1 mem=1769.9M):
[03/13 01:15:33     14] Usage: (0.3%H 0.1%V) = (6.457e+05um 2.288e+05um) = (626100 142473)
[03/13 01:15:33     14] Overflow: 5072 = 2372 (0.02% H) + 2700 (0.02% V)
[03/13 01:15:33     14] 
[03/13 01:15:33     14] Phase 1d route (cpu=0:00:00.1 real=0:00:00.1 mem=1769.9M):
[03/13 01:15:33     14] Usage: (0.3%H 0.1%V) = (6.457e+05um 2.288e+05um) = (626106 142479)
[03/13 01:15:33     14] Overflow: 5023 = 2372 (0.02% H) + 2651 (0.02% V)
[03/13 01:15:33     14] 
[03/13 01:15:33     14] Phase 1a-1d Overflow: 0.02% H + 0.02% V (0:00:00.7 1769.9M)

[03/13 01:15:34     14] 
[03/13 01:15:34     14] Phase 1e route (cpu=0:00:00.5 real=0:00:00.5 mem=1781.7M):
[03/13 01:15:34     14] Usage: (0.3%H 0.1%V) = (6.457e+05um 2.289e+05um) = (626117 142490)
[03/13 01:15:34     14] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[03/13 01:15:34     14] 
[03/13 01:15:34     15] Phase 1f route (cpu=0:00:00.3 real=0:00:00.3 mem=1781.7M):
[03/13 01:15:34     15] Usage: (0.3%H 0.1%V) = (6.457e+05um 2.289e+05um) = (626117 142490)
[03/13 01:15:34     15] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[03/13 01:15:34     15] 
[03/13 01:15:34     15] Congestion distribution:
[03/13 01:15:34     15] 
[03/13 01:15:34     15] Remain	cntH		cntV
[03/13 01:15:34     15] --------------------------------------
[03/13 01:15:34     15]  -1:	0	 0.00%	1	 0.00%
[03/13 01:15:34     15] --------------------------------------
[03/13 01:15:34     15]   0:	876	 0.01%	847	 0.01%
[03/13 01:15:34     15]   1:	29	 0.00%	705	 0.01%
[03/13 01:15:34     15]   2:	27	 0.00%	41	 0.00%
[03/13 01:15:34     15]   3:	28	 0.00%	61	 0.00%
[03/13 01:15:34     15]   4:	64	 0.00%	90	 0.00%
[03/13 01:15:34     15]   5:	12079048	99.99%	12078327	99.99%
[03/13 01:15:34     15] 
[03/13 01:15:34     15] 
[03/13 01:15:34     15] Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.8 1781.7M)

[03/13 01:15:34     15] Global route (cpu=1.6s real=1.6s 1781.7M)
[03/13 01:15:35     16] 
[03/13 01:15:35     16] 
[03/13 01:15:35     16] *** After '-updateRemainTrks' operation: 
[03/13 01:15:35     16] 
[03/13 01:15:35     16] Usage: (0.3%H 0.1%V) = (6.465e+05um 2.300e+05um) = (626748 143090)
[03/13 01:15:35     16] Overflow: 9 = 1 (0.00% H) + 8 (0.00% V)
[03/13 01:15:35     16] 
[03/13 01:15:35     16] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:01.3 1781.7M)

[03/13 01:15:36     16] 
[03/13 01:15:36     16] Congestion distribution:
[03/13 01:15:36     16] 
[03/13 01:15:36     16] Remain	cntH		cntV
[03/13 01:15:36     16] --------------------------------------
[03/13 01:15:36     16]  -3:	0	 0.00%	1	 0.00%
[03/13 01:15:36     16]  -2:	0	 0.00%	2	 0.00%
[03/13 01:15:36     16]  -1:	1	 0.00%	3	 0.00%
[03/13 01:15:36     16] --------------------------------------
[03/13 01:15:36     16]   0:	875	 0.01%	843	 0.01%
[03/13 01:15:36     16]   1:	29	 0.00%	706	 0.01%
[03/13 01:15:36     16]   2:	27	 0.00%	42	 0.00%
[03/13 01:15:36     16]   3:	30	 0.00%	58	 0.00%
[03/13 01:15:36     16]   4:	62	 0.00%	94	 0.00%
[03/13 01:15:36     16]   5:	12079048	99.99%	12078323	99.99%
[03/13 01:15:36     16] 
[03/13 01:15:36     16] Starting trMTInitAdjWires in MT mode ...
[03/13 01:15:36     16] Set wireMPool w/ threadCheck
[03/13 01:15:36     16] Set wireMPool w/ noThreadCheck
[03/13 01:15:36     16] 
[03/13 01:15:36     16] *** Completed Phase 1 route (cpu=0:00:07.6 real=0:00:07.6 1781.7M) ***
[03/13 01:15:36     16] 
[03/13 01:15:36     16] Using trMTFlushLazyWireDel= 1
[03/13 01:15:36     16] Not using mpools for CRoute
[03/13 01:15:36     16] Activating useFastCRoute= 1 in phase 2a.
[03/13 01:15:36     16] Starting trMTDtrRoute1CleanupA in MT mode ...
[03/13 01:15:36     16] Set wireMPool w/ threadCheck
[03/13 01:15:36     16] Set wireMPool w/ noThreadCheck
[03/13 01:15:36     16] Phase 2a (cpu=0:00:00.4 real=0:00:00.3 mem=1781.7M)
[03/13 01:15:36     16] Not using mpools for CRoute
[03/13 01:15:36     16] Activating useFastCRoute= 1 in phase 2b.
[03/13 01:15:40     23] Remain wire count= 268 (w/term= 268)
[03/13 01:15:40     23] Phase 2b (cpu=0:00:06.1 real=0:00:03.8 mem=1781.7M)
[03/13 01:15:40     23] Starting trMTDtrRoute1CleanupB in MT mode ...
[03/13 01:15:40     23] Set wireMPool w/ threadCheck
[03/13 01:15:40     23] Set wireMPool w/ noThreadCheck
[03/13 01:15:40     23] Cleanup real= 0:00:00.0
[03/13 01:15:40     23] Phase 2 total (cpu=0:00:06.6 real=0:00:04.1 mem=1781.7M)
[03/13 01:15:40     23] 
[03/13 01:15:40     23] Total length: 8.763e+05um, number of vias: 2337
[03/13 01:15:40     23] M1(H) length: 0.000e+00um, number of vias: 0
[03/13 01:15:40     23] M2(V) length: 0.000e+00um, number of vias: 0
[03/13 01:15:40     23] M3(H) length: 0.000e+00um, number of vias: 0
[03/13 01:15:40     23] M4(V) length: 0.000e+00um, number of vias: 0
[03/13 01:15:40     23] M5(H) length: 0.000e+00um, number of vias: 0
[03/13 01:15:40     23] M6(V) length: 5.250e+02um, number of vias: 1056
[03/13 01:15:40     23] M7(H) length: 5.537e+05um, number of vias: 978
[03/13 01:15:40     23] M8(V) length: 2.296e+05um, number of vias: 303
[03/13 01:15:40     23] M9(H) length: 9.246e+04um
[03/13 01:15:40     23] *** Completed Phase 2 route (cpu=0:00:06.6 real=0:00:04.1 1781.7M) ***
[03/13 01:15:40     23] 
[03/13 01:15:40     23] Skipping QALenRecalc
[03/13 01:15:40     23] Starting trMTMoveCellTermsToMSLayer in MT mode ...
[03/13 01:15:40     23] Set wireMPool w/ threadCheck
[03/13 01:15:40     23] Set wireMPool w/ noThreadCheck
[03/13 01:15:40     23] Starting trMTConvertWiresToNewViaCode in MT mode ...
[03/13 01:15:40     23] *** Finished all Phases (cpu=0:00:14.2 mem=1781.7M) ***
[03/13 01:15:40     23] trMTFlushLazyWireDel was already disabled
[03/13 01:15:40     23] Starting trMTSprFixZeroViaCodes in MT mode ...
[03/13 01:15:40     23] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[03/13 01:15:40     23] Starting trMTRemoveAntenna in MT mode ...
[03/13 01:15:40     23] Set wireMPool w/ threadCheck
[03/13 01:15:40     23] Set wireMPool w/ noThreadCheck
[03/13 01:15:40     23] Peak Memory Usage was 1781.7M 
[03/13 01:15:40     23] TrialRoute+GlbRouteEst total runtime= 0:00:11.7
[03/13 01:15:40     23] *** Finished trialRoute (cpu=0:00:14.2 real=0:00:11.7 mem=1781.7M) ***
[03/13 01:15:40     23] 
[03/13 01:15:40     23] Set wireMPool w/ threadCheck
[03/13 01:15:40     23] <CMD> routeDesign
[03/13 01:15:40     23] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1708.78 (MB), peak = 1724.31 (MB)
[03/13 01:15:40     23] #_TT_rc_corner_ has no qx tech file defined
[03/13 01:15:40     23] #No active RC corner or QRC tech file is missing.
[03/13 01:15:40     23] #**INFO: setDesignMode -flowEffort standard
[03/13 01:15:40     23] #**INFO: multi-cut via swapping will be performed after routing.
[03/13 01:15:40     23] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/13 01:15:40     23] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/13 01:15:40     23] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/13 01:15:40     23] #spOpts: N=45 
[03/13 01:15:40     23] **WARN: (IMPTRN-1101):	Could not determine power-rail locations in cells. Use default value GNDOnBtm.
[03/13 01:15:40     23] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/13 01:15:41     24] Estimated cell power/ground rail width = 0.175 um
[03/13 01:15:41     24] **WARN: (IMPSP-390):	Could not determine power-rail locations, as no insts available to check PGTerms.
[03/13 01:15:41     24] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/13 01:15:41     24] Begin checking placement ... (start mem=1781.7M, init mem=1781.7M)
[03/13 01:15:41     24] *info: Placed = 2              (Fixed = 2)
[03/13 01:15:41     24] *info: Unplaced = 0           
[03/13 01:15:41     24] Placement Density:0.00%(0/8000932)
[03/13 01:15:41     24] Placement Density (including fixed std cells):0.00%(0/8000932)
[03/13 01:15:41     24] Finished checkPlace (cpu: total=0:00:01.5, vio checks=0:00:00.3; mem=1781.7M)
[03/13 01:15:41     24] #**INFO: auto set of routeWithTimingDriven to true
[03/13 01:15:41     24] #**INFO: auto set of routeWithSiDriven to true
[03/13 01:15:41     24] 
[03/13 01:15:41     24] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/13 01:15:41     24] *** Changed status on (0) nets in Clock.
[03/13 01:15:41     24] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1781.7M) ***
[03/13 01:15:41     24] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[03/13 01:15:41     24] 
[03/13 01:15:41     24] globalDetailRoute
[03/13 01:15:41     24] 
[03/13 01:15:41     24] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[03/13 01:15:41     24] #setNanoRouteMode -routeBottomRoutingLayer 7
[03/13 01:15:41     24] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/13 01:15:41     24] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/13 01:15:41     24] #setNanoRouteMode -routeTopRoutingLayer 9
[03/13 01:15:41     24] #setNanoRouteMode -routeWithSiDriven true
[03/13 01:15:41     24] #setNanoRouteMode -routeWithTimingDriven true
[03/13 01:15:41     24] #Start globalDetailRoute on Mon Mar 13 01:15:41 2017
[03/13 01:15:41     24] #
[03/13 01:15:41     24] #Generating timing data, please wait...
[03/13 01:15:41     24] #906 total nets, 0 already routed, 0 will ignore in trialRoute
[03/13 01:15:41     24] [NR-eGR] Detected a user setting of 'setTrialRouteMode -maxRouteLayer 9' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 9'.
[03/13 01:15:41     24] [NR-eGR] Detected a user setting of 'setTrialRouteMode -minRouteLayer 7' which was translated to 'setRouteMode -earlyGlobalMinRouteLayer 7'.
[03/13 01:15:46     32] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/13 01:15:47     32] #Dump tif for version 2.1
[03/13 01:15:47     32] **WARN: (EMS-42):	Message (IMPEXT-2882) has been suppressed from output.
[03/13 01:15:47     33] Total number of fetched objects 906
[03/13 01:15:47     33] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 01:15:47     33] End delay calculation. (MEM=2837.9 CPU=0:00:00.3 REAL=0:00:00.0)
[03/13 01:15:47     33] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2698.86 (MB), peak = 2814.41 (MB)
[03/13 01:15:47     33] #Done generating timing data.
[03/13 01:15:47     33] ### Net info: total nets: 908
[03/13 01:15:47     33] ### Net info: dirty nets: 0
[03/13 01:15:47     33] ### Net info: marked as disconnected nets: 0
[03/13 01:15:47     33] ### Net info: fully routed nets: 0
[03/13 01:15:47     33] ### Net info: trivial (single pin) nets: 0
[03/13 01:15:47     33] ### Net info: unrouted nets: 908
[03/13 01:15:47     33] ### Net info: re-extraction nets: 0
[03/13 01:15:47     33] ### Net info: ignored nets: 0
[03/13 01:15:47     33] ### Net info: skip routing nets: 0
[03/13 01:15:47     33] #Start reading timing information from file .timing_file_93146.tif.gz ...
[03/13 01:15:47     33] #Read in timing information for 760 ports, 2 instances from timing file .timing_file_93146.tif.gz.
[03/13 01:15:47     33] #NanoRoute Version 16.10-p004_1 NR160506-1445/16_10-UB
[03/13 01:15:47     33] #Using multithreading with 8 threads.
[03/13 01:15:47     33] #Start routing data preparation.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.070.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.070.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.070.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.070.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.070.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.070.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.070.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.070.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.070.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.140.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.070.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.140.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.140.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.140.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.140.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.140.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.140.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.140.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.140.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.140.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.140.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.140.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.400.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.800.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.400.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.800.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.800.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.800.
[03/13 01:15:47     33] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.800.
[03/13 01:15:47     33] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.800.
[03/13 01:15:47     33] #Minimum voltage of a net in the design = 0.000.
[03/13 01:15:47     33] #Maximum voltage of a net in the design = 1.100.
[03/13 01:15:47     33] #Voltage range [0.000 - 0.000] has 1 net.
[03/13 01:15:47     33] #Voltage range [0.000 - 1.100] has 907 nets.
[03/13 01:15:47     33] # metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
[03/13 01:15:47     33] # metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
[03/13 01:15:47     33] # metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
[03/13 01:15:47     33] # metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[03/13 01:15:47     33] # metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[03/13 01:15:47     33] # metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[03/13 01:15:47     33] # metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[03/13 01:15:47     33] # metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[03/13 01:15:47     33] # metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
[03/13 01:15:47     33] # metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
[03/13 01:15:47     33] #Regenerating Ggrids automatically.
[03/13 01:15:47     33] #Auto generating G-grids with size=20 tracks, using layer metal3's pitch = 0.140.
[03/13 01:15:47     33] #Using automatically generated G-grids.
[03/13 01:15:47     33] #Done routing data preparation.
[03/13 01:15:47     33] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1123.42 (MB), peak = 2814.41 (MB)
[03/13 01:15:47     33] #Merging special wires using 8 threads...
[03/13 01:15:47     33] #
[03/13 01:15:47     33] #Connectivity extraction summary:
[03/13 01:15:47     33] #Total number of nets = 0.
[03/13 01:15:47     33] #
[03/13 01:15:47     33] #Number of eco nets is 0
[03/13 01:15:47     33] #
[03/13 01:15:47     33] #Start data preparation...
[03/13 01:15:47     33] #
[03/13 01:15:47     33] #Data preparation is done on Mon Mar 13 01:15:47 2017
[03/13 01:15:47     33] #
[03/13 01:15:47     33] #Analyzing routing resource...
[03/13 01:15:49     38] #Routing resource analysis is done on Mon Mar 13 01:15:49 2017
[03/13 01:15:49     38] #
[03/13 01:15:51     40] #  Resource Analysis:
[03/13 01:15:51     40] #
[03/13 01:15:51     40] #               Routing  #Avail      #Track     #Total     %Gcell
[03/13 01:15:51     40] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/13 01:15:51     40] #  --------------------------------------------------------------
[03/13 01:15:51     40] #  Metal 1        H       29958           0     2470202     0.00%
[03/13 01:15:51     40] #  Metal 2        V       24305           1     2470202     0.44%
[03/13 01:15:51     40] #  Metal 3        H       29957           1     2470202     0.36%
[03/13 01:15:51     40] #  Metal 4        V       16489           0     2470202     0.00%
[03/13 01:15:51     40] #  Metal 5        H       14977           0     2470202     0.00%
[03/13 01:15:51     40] #  Metal 6        V       16489           0     2470202     0.00%
[03/13 01:15:51     40] #  Metal 7        H        4992           0     2470202     0.00%
[03/13 01:15:51     40] #  Metal 8        V        5497           0     2470202     0.00%
[03/13 01:15:51     40] #  Metal 9        H        2621           0     2470202     0.00%
[03/13 01:15:51     40] #  --------------------------------------------------------------
[03/13 01:15:51     40] #  Total                 145286       0.00%    22231818     0.09%
[03/13 01:15:51     40] #
[03/13 01:15:51     40] #
[03/13 01:15:51     40] #
[03/13 01:15:52     41] #cpu time = 00:00:08, elapsed time = 00:00:04, memory = 1396.26 (MB), peak = 2814.41 (MB)
[03/13 01:15:52     41] #
[03/13 01:15:52     41] #start global routing iteration 1...
[03/13 01:15:55     62] #cpu time = 00:00:21, elapsed time = 00:00:03, memory = 1397.18 (MB), peak = 2814.41 (MB)
[03/13 01:15:55     62] #
[03/13 01:15:55     62] #start global routing iteration 2...
[03/13 01:16:04     71] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1558.73 (MB), peak = 2814.41 (MB)
[03/13 01:16:04     71] #
[03/13 01:16:04     71] #start global routing iteration 3...
[03/13 01:16:06     80] #cpu time = 00:00:09, elapsed time = 00:00:02, memory = 1416.93 (MB), peak = 2814.41 (MB)
[03/13 01:16:06     80] #
[03/13 01:16:06     80] #
[03/13 01:16:06     80] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/13 01:16:06     80] #Total number of routable nets = 906.
[03/13 01:16:06     80] #Total number of nets in the design = 908.
[03/13 01:16:06     80] #
[03/13 01:16:06     80] #906 routable nets have only global wires.
[03/13 01:16:06     80] #
[03/13 01:16:06     80] #Routed nets constraints summary:
[03/13 01:16:06     80] #-----------------------------
[03/13 01:16:06     80] #        Rules   Unconstrained  
[03/13 01:16:06     80] #-----------------------------
[03/13 01:16:06     80] #      Default             906  
[03/13 01:16:06     80] #-----------------------------
[03/13 01:16:06     80] #        Total             906  
[03/13 01:16:06     80] #-----------------------------
[03/13 01:16:06     80] #
[03/13 01:16:06     80] #Routing constraints summary of the whole design:
[03/13 01:16:06     80] #-----------------------------
[03/13 01:16:06     80] #        Rules   Unconstrained  
[03/13 01:16:06     80] #-----------------------------
[03/13 01:16:06     80] #      Default             906  
[03/13 01:16:06     80] #-----------------------------
[03/13 01:16:06     80] #        Total             906  
[03/13 01:16:06     80] #-----------------------------
[03/13 01:16:06     80] #
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #  Congestion Analysis: (blocked Gcells are excluded)
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #                 OverCon       OverCon       OverCon          
[03/13 01:16:07     81] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/13 01:16:07     81] #     Layer           (1)           (2)           (3)   OverCon
[03/13 01:16:07     81] #  ------------------------------------------------------------
[03/13 01:16:07     81] #   Metal 7     17(0.00%)      5(0.00%)      2(0.00%)   (0.00%)
[03/13 01:16:07     81] #   Metal 8      1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/13 01:16:07     81] #   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/13 01:16:07     81] #  ------------------------------------------------------------
[03/13 01:16:07     81] #     Total     18(0.00%)      5(0.00%)      2(0.00%)   (0.00%)
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/13 01:16:07     81] #  Overflow after GR: 0.00% H + 0.00% V
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #Complete Global Routing.
[03/13 01:16:07     81] #Total wire length = 879681 um.
[03/13 01:16:07     81] #Total half perimeter of net bounding box = 876216 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal1 = 0 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal2 = 0 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal3 = 0 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal4 = 0 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal5 = 0 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal6 = 0 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal7 = 641813 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal8 = 233073 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal9 = 4794 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal10 = 0 um.
[03/13 01:16:07     81] #Total number of vias = 3659
[03/13 01:16:07     81] #Up-Via Summary (total 3659):
[03/13 01:16:07     81] #           
[03/13 01:16:07     81] #-----------------------
[03/13 01:16:07     81] #  Metal 6         1056
[03/13 01:16:07     81] #  Metal 7         2283
[03/13 01:16:07     81] #  Metal 8          320
[03/13 01:16:07     81] #-----------------------
[03/13 01:16:07     81] #                  3659 
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #Max overcon = 3 tracks.
[03/13 01:16:07     81] #Total overcon = 0.00%.
[03/13 01:16:07     81] #Worst layer Gcell overcon rate = 0.00%.
[03/13 01:16:07     81] #cpu time = 00:00:48, elapsed time = 00:00:20, memory = 1470.04 (MB), peak = 2814.41 (MB)
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #Connectivity extraction summary:
[03/13 01:16:07     81] #Total number of nets = 0.
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1184.13 (MB), peak = 2814.41 (MB)
[03/13 01:16:07     81] #Start Track Assignment.
[03/13 01:16:07     81] #Done with 1674 horizontal wires in 12 hboxes and 1371 vertical wires in 13 hboxes.
[03/13 01:16:07     81] #Done with 114 horizontal wires in 12 hboxes and 55 vertical wires in 13 hboxes.
[03/13 01:16:07     81] #Done with 12 horizontal wires in 12 hboxes and 13 vertical wires in 13 hboxes.
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #Track assignment summary:
[03/13 01:16:07     81] #layer  (wire length)   (overlap)        (long ovlp) 
[03/13 01:16:07     81] #----------------------------------------------------
[03/13 01:16:07     81] #M7 	 642371.38 	  0.01%  	  0.00%
[03/13 01:16:07     81] #M8 	 233561.71 	  0.00%  	  0.00%
[03/13 01:16:07     81] #M9 	   4861.30 	  0.00%  	  0.00%
[03/13 01:16:07     81] #----------------------------------------------------
[03/13 01:16:07     81] #All 	 880794.38  	  0.01% 	  0.00%
[03/13 01:16:07     81] #Complete Track Assignment.
[03/13 01:16:07     81] #Total wire length = 880225 um.
[03/13 01:16:07     81] #Total half perimeter of net bounding box = 876216 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal1 = 0 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal2 = 0 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal3 = 0 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal4 = 0 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal5 = 0 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal6 = 196 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal7 = 642153 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal8 = 233041 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal9 = 4835 um.
[03/13 01:16:07     81] #Total wire length on LAYER metal10 = 0 um.
[03/13 01:16:07     81] #Total number of vias = 3659
[03/13 01:16:07     81] #Up-Via Summary (total 3659):
[03/13 01:16:07     81] #           
[03/13 01:16:07     81] #-----------------------
[03/13 01:16:07     81] #  Metal 6         1056
[03/13 01:16:07     81] #  Metal 7         2283
[03/13 01:16:07     81] #  Metal 8          320
[03/13 01:16:07     81] #-----------------------
[03/13 01:16:07     81] #                  3659 
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.28 (MB), peak = 2814.41 (MB)
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #Cpu time = 00:00:48
[03/13 01:16:07     81] #Elapsed time = 00:00:20
[03/13 01:16:07     81] #Increased memory = 94.02 (MB)
[03/13 01:16:07     81] #Total memory = 1200.29 (MB)
[03/13 01:16:07     81] #Peak memory = 2814.41 (MB)
[03/13 01:16:07     81] #Using multithreading with 8 threads.
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #Connectivity extraction summary:
[03/13 01:16:07     81] #Total number of nets = 0.
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #routeSiEffort set to high
[03/13 01:16:07     81] #
[03/13 01:16:07     81] #Start Detail Routing..
[03/13 01:16:07     81] #start initial detail routing ...
[03/13 01:16:09     95] #    completing 10% with 3 violations
[03/13 01:16:09     95] #    elapsed time = 00:00:02, memory = 1310.27 (MB)
[03/13 01:16:11    112] #    completing 20% with 19 violations
[03/13 01:16:11    112] #    elapsed time = 00:00:04, memory = 1312.22 (MB)
[03/13 01:16:14    130] #    completing 30% with 25 violations
[03/13 01:16:14    130] #    elapsed time = 00:00:06, memory = 1328.37 (MB)
[03/13 01:16:16    146] #    completing 40% with 19 violations
[03/13 01:16:16    146] #    elapsed time = 00:00:08, memory = 1321.02 (MB)
[03/13 01:16:18    165] #    completing 50% with 15 violations
[03/13 01:16:18    165] #    elapsed time = 00:00:11, memory = 1336.44 (MB)
[03/13 01:16:20    178] #    completing 60% with 13 violations
[03/13 01:16:20    178] #    elapsed time = 00:00:12, memory = 1321.80 (MB)
[03/13 01:16:22    196] #    completing 70% with 19 violations
[03/13 01:16:22    196] #    elapsed time = 00:00:15, memory = 1326.38 (MB)
[03/13 01:16:24    213] #    completing 80% with 21 violations
[03/13 01:16:24    213] #    elapsed time = 00:00:17, memory = 1348.18 (MB)
[03/13 01:16:26    228] #    completing 90% with 9 violations
[03/13 01:16:26    228] #    elapsed time = 00:00:19, memory = 1338.07 (MB)
[03/13 01:16:28    246] #    completing 100% with 7 violations
[03/13 01:16:28    246] #    elapsed time = 00:00:21, memory = 1328.75 (MB)
[03/13 01:16:28    246] #    number of violations = 7
[03/13 01:16:28    246] #
[03/13 01:16:28    246] #    By Layer and Type :
[03/13 01:16:28    246] #	         MetSpc    Short   Totals
[03/13 01:16:28    246] #	metal1        0        0        0
[03/13 01:16:28    246] #	metal2        0        0        0
[03/13 01:16:28    246] #	metal3        0        0        0
[03/13 01:16:28    246] #	metal4        0        0        0
[03/13 01:16:28    246] #	metal5        0        0        0
[03/13 01:16:28    246] #	metal6        0        0        0
[03/13 01:16:28    246] #	metal7        4        0        4
[03/13 01:16:28    246] #	metal8        0        2        2
[03/13 01:16:28    246] #	metal9        1        0        1
[03/13 01:16:28    246] #	Totals        5        2        7
[03/13 01:16:28    246] #cpu time = 00:02:45, elapsed time = 00:00:21, memory = 1325.58 (MB), peak = 2814.41 (MB)
[03/13 01:16:28    246] #start 1st optimization iteration ...
[03/13 01:16:28    246] #    number of violations = 0
[03/13 01:16:28    246] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1372.43 (MB), peak = 2814.41 (MB)
[03/13 01:16:28    246] #Complete Detail Routing.
[03/13 01:16:28    246] #Total wire length = 880496 um.
[03/13 01:16:28    246] #Total half perimeter of net bounding box = 876216 um.
[03/13 01:16:28    246] #Total wire length on LAYER metal1 = 0 um.
[03/13 01:16:28    246] #Total wire length on LAYER metal2 = 0 um.
[03/13 01:16:28    246] #Total wire length on LAYER metal3 = 0 um.
[03/13 01:16:28    246] #Total wire length on LAYER metal4 = 0 um.
[03/13 01:16:28    246] #Total wire length on LAYER metal5 = 0 um.
[03/13 01:16:28    246] #Total wire length on LAYER metal6 = 0 um.
[03/13 01:16:28    246] #Total wire length on LAYER metal7 = 638864 um.
[03/13 01:16:28    246] #Total wire length on LAYER metal8 = 233045 um.
[03/13 01:16:28    246] #Total wire length on LAYER metal9 = 8587 um.
[03/13 01:16:28    246] #Total wire length on LAYER metal10 = 0 um.
[03/13 01:16:28    246] #Total number of vias = 3431
[03/13 01:16:28    246] #Up-Via Summary (total 3431):
[03/13 01:16:28    246] #           
[03/13 01:16:28    246] #-----------------------
[03/13 01:16:28    246] #  Metal 6         1056
[03/13 01:16:28    246] #  Metal 7         1903
[03/13 01:16:28    246] #  Metal 8          472
[03/13 01:16:28    246] #-----------------------
[03/13 01:16:28    246] #                  3431 
[03/13 01:16:28    246] #
[03/13 01:16:28    246] #Total number of DRC violations = 0
[03/13 01:16:28    246] #Cpu time = 00:02:45
[03/13 01:16:28    246] #Elapsed time = 00:00:21
[03/13 01:16:28    246] #Increased memory = 5.57 (MB)
[03/13 01:16:28    246] #Total memory = 1205.87 (MB)
[03/13 01:16:28    246] #Peak memory = 2814.41 (MB)
[03/13 01:16:28    246] #
[03/13 01:16:28    246] #Connectivity extraction summary:
[03/13 01:16:28    246] #Total number of nets = 0.
[03/13 01:16:28    246] #
[03/13 01:16:28    246] #
[03/13 01:16:28    246] #Start Post Route wire spreading..
[03/13 01:16:28    246] #
[03/13 01:16:28    246] #Connectivity extraction summary:
[03/13 01:16:28    246] #Total number of nets = 0.
[03/13 01:16:28    246] #
[03/13 01:16:28    246] #
[03/13 01:16:28    246] #Start data preparation for wire spreading...
[03/13 01:16:28    246] #
[03/13 01:16:28    246] #Data preparation is done on Mon Mar 13 01:16:28 2017
[03/13 01:16:28    246] #
[03/13 01:16:28    246] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.82 (MB), peak = 2814.41 (MB)
[03/13 01:16:28    246] #
[03/13 01:16:28    246] #Start Post Route Wire Spread.
[03/13 01:16:28    247] #Done with 343 horizontal wires in 25 hboxes and 195 vertical wires in 26 hboxes.
[03/13 01:16:28    247] #Complete Post Route Wire Spread.
[03/13 01:16:28    247] #
[03/13 01:16:28    247] #Total wire length = 881376 um.
[03/13 01:16:28    247] #Total half perimeter of net bounding box = 876216 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal1 = 0 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal2 = 0 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal3 = 0 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal4 = 0 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal5 = 0 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal6 = 0 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal7 = 639319 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal8 = 233393 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal9 = 8664 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal10 = 0 um.
[03/13 01:16:28    247] #Total number of vias = 3431
[03/13 01:16:28    247] #Up-Via Summary (total 3431):
[03/13 01:16:28    247] #           
[03/13 01:16:28    247] #-----------------------
[03/13 01:16:28    247] #  Metal 6         1056
[03/13 01:16:28    247] #  Metal 7         1903
[03/13 01:16:28    247] #  Metal 8          472
[03/13 01:16:28    247] #-----------------------
[03/13 01:16:28    247] #                  3431 
[03/13 01:16:28    247] #
[03/13 01:16:28    247] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.05 (MB), peak = 2814.41 (MB)
[03/13 01:16:28    247] #
[03/13 01:16:28    247] #Post Route wire spread is done.
[03/13 01:16:28    247] #Total wire length = 881376 um.
[03/13 01:16:28    247] #Total half perimeter of net bounding box = 876216 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal1 = 0 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal2 = 0 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal3 = 0 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal4 = 0 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal5 = 0 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal6 = 0 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal7 = 639319 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal8 = 233393 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal9 = 8664 um.
[03/13 01:16:28    247] #Total wire length on LAYER metal10 = 0 um.
[03/13 01:16:28    247] #Total number of vias = 3431
[03/13 01:16:28    247] #Up-Via Summary (total 3431):
[03/13 01:16:28    247] #           
[03/13 01:16:28    247] #-----------------------
[03/13 01:16:28    247] #  Metal 6         1056
[03/13 01:16:28    247] #  Metal 7         1903
[03/13 01:16:28    247] #  Metal 8          472
[03/13 01:16:28    247] #-----------------------
[03/13 01:16:28    247] #                  3431 
[03/13 01:16:28    247] #
[03/13 01:16:28    247] #
[03/13 01:16:28    247] #Connectivity extraction summary:
[03/13 01:16:28    247] #Total number of nets = 0.
[03/13 01:16:28    247] #
[03/13 01:16:28    247] #
[03/13 01:16:28    247] #Start DRC checking..
[03/13 01:16:32    275] #    number of violations = 0
[03/13 01:16:32    275] #cpu time = 00:00:28, elapsed time = 00:00:04, memory = 1302.79 (MB), peak = 2814.41 (MB)
[03/13 01:16:32    275] #CELL_VIEW rockettile_x2_minrule,init has no DRC violation.
[03/13 01:16:32    275] #Total number of DRC violations = 0
[03/13 01:16:32    275] #
[03/13 01:16:32    275] #Connectivity extraction summary:
[03/13 01:16:32    275] #Total number of nets = 0.
[03/13 01:16:32    275] #
[03/13 01:16:32    275] #
[03/13 01:16:32    275] #Start Post Route via swapping...
[03/13 01:16:32    275] #3.18% of area are rerouted by ECO routing.
[03/13 01:16:33    280] #    number of violations = 0
[03/13 01:16:33    280] #cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1243.76 (MB), peak = 2814.41 (MB)
[03/13 01:16:33    280] #    number of violations = 0
[03/13 01:16:33    280] #cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1243.76 (MB), peak = 2814.41 (MB)
[03/13 01:16:33    280] #CELL_VIEW rockettile_x2_minrule,init has no DRC violation.
[03/13 01:16:33    280] #Total number of DRC violations = 0
[03/13 01:16:33    280] #No via is swapped.
[03/13 01:16:33    280] #Post Route via swapping is done.
[03/13 01:16:33    280] #Total wire length = 881376 um.
[03/13 01:16:33    280] #Total half perimeter of net bounding box = 876216 um.
[03/13 01:16:33    280] #Total wire length on LAYER metal1 = 0 um.
[03/13 01:16:33    280] #Total wire length on LAYER metal2 = 0 um.
[03/13 01:16:33    280] #Total wire length on LAYER metal3 = 0 um.
[03/13 01:16:33    280] #Total wire length on LAYER metal4 = 0 um.
[03/13 01:16:33    280] #Total wire length on LAYER metal5 = 0 um.
[03/13 01:16:33    280] #Total wire length on LAYER metal6 = 0 um.
[03/13 01:16:33    280] #Total wire length on LAYER metal7 = 639319 um.
[03/13 01:16:33    280] #Total wire length on LAYER metal8 = 233393 um.
[03/13 01:16:33    280] #Total wire length on LAYER metal9 = 8664 um.
[03/13 01:16:33    280] #Total wire length on LAYER metal10 = 0 um.
[03/13 01:16:33    280] #Total number of vias = 3431
[03/13 01:16:33    280] #Up-Via Summary (total 3431):
[03/13 01:16:33    280] #           
[03/13 01:16:33    280] #-----------------------
[03/13 01:16:33    280] #  Metal 6         1056
[03/13 01:16:33    280] #  Metal 7         1903
[03/13 01:16:33    280] #  Metal 8          472
[03/13 01:16:33    280] #-----------------------
[03/13 01:16:33    280] #                  3431 
[03/13 01:16:33    280] #
[03/13 01:16:33    280] #detailRoute Statistics:
[03/13 01:16:33    280] #Cpu time = 00:03:19
[03/13 01:16:33    280] #Elapsed time = 00:00:26
[03/13 01:16:33    280] #Increased memory = 15.63 (MB)
[03/13 01:16:33    280] #Total memory = 1215.92 (MB)
[03/13 01:16:33    280] #Peak memory = 2814.41 (MB)
[03/13 01:16:33    280] #
[03/13 01:16:33    280] #globalDetailRoute statistics:
[03/13 01:16:33    280] #Cpu time = 00:04:16
[03/13 01:16:33    280] #Elapsed time = 00:00:52
[03/13 01:16:33    280] #Increased memory = -519.85 (MB)
[03/13 01:16:33    280] #Total memory = 1188.75 (MB)
[03/13 01:16:33    280] #Peak memory = 2814.41 (MB)
[03/13 01:16:33    280] #Number of warnings = 36
[03/13 01:16:33    280] #Total number of warnings = 38
[03/13 01:16:33    280] #Number of fails = 0
[03/13 01:16:33    280] #Total number of fails = 0
[03/13 01:16:33    280] #Complete globalDetailRoute on Mon Mar 13 01:16:33 2017
[03/13 01:16:33    280] #
[03/13 01:16:33    280] #routeDesign: cpu time = 00:04:18, elapsed time = 00:00:53, memory = 1188.78 (MB), peak = 2814.41 (MB)
[03/13 01:16:33    280] 
[03/13 01:16:33    280] *** Summary of all messages that are not suppressed in this session:
[03/13 01:16:33    280] Severity  ID               Count  Summary                                  
[03/13 01:16:33    280] WARNING   IMPTRN-1101          1  Could not determine power-rail locations...
[03/13 01:16:33    280] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[03/13 01:16:33    280] WARNING   IMPSP-390            1  Could not determine power-rail locations...
[03/13 01:16:33    280] *** Message Summary: 3 warning(s), 0 error(s)
[03/13 01:16:33    280] 
[03/13 01:16:33    280] <CMD> setExtractRCMode -engine postRoute -effortLevel low
[03/13 01:16:33    280] <CMD> extractRC
[03/13 01:16:33    280] Extraction called for design 'rockettile_x2_minrule' of instances=2 and nets=908 using extraction engine 'postRoute' at effort level 'low' .
[03/13 01:16:33    280] PostRoute (effortLevel low) RC Extraction called for design rockettile_x2_minrule.
[03/13 01:16:33    280] RC Extraction called in multi-corner(1) mode.
[03/13 01:16:33    280] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/13 01:16:33    280] Type 'man IMPEXT-6197' for more detail.
[03/13 01:16:33    280] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[03/13 01:16:33    280] * Layer Id             : 1 - M1
[03/13 01:16:33    280]       Thickness        : 0.13
[03/13 01:16:33    280]       Min Width        : 0.07
[03/13 01:16:33    280]       Layer Dielectric : 4.1
[03/13 01:16:33    280] * Layer Id             : 2 - M2
[03/13 01:16:33    280]       Thickness        : 0.14
[03/13 01:16:33    280]       Min Width        : 0.07
[03/13 01:16:33    280]       Layer Dielectric : 4.1
[03/13 01:16:33    280] * Layer Id             : 3 - M3
[03/13 01:16:33    280]       Thickness        : 0.14
[03/13 01:16:33    280]       Min Width        : 0.07
[03/13 01:16:33    280]       Layer Dielectric : 4.1
[03/13 01:16:33    280] * Layer Id             : 4 - M4
[03/13 01:16:33    280]       Thickness        : 0.28
[03/13 01:16:33    280]       Min Width        : 0.14
[03/13 01:16:33    280]       Layer Dielectric : 4.1
[03/13 01:16:33    280] * Layer Id             : 5 - M5
[03/13 01:16:33    280]       Thickness        : 0.28
[03/13 01:16:33    280]       Min Width        : 0.14
[03/13 01:16:33    280]       Layer Dielectric : 4.1
[03/13 01:16:33    280] * Layer Id             : 6 - M6
[03/13 01:16:33    280]       Thickness        : 0.28
[03/13 01:16:33    280]       Min Width        : 0.14
[03/13 01:16:33    280]       Layer Dielectric : 4.1
[03/13 01:16:33    280] * Layer Id             : 7 - M7
[03/13 01:16:33    280]       Thickness        : 0.8
[03/13 01:16:33    280]       Min Width        : 0.4
[03/13 01:16:33    280]       Layer Dielectric : 4.1
[03/13 01:16:33    280] * Layer Id             : 8 - M8
[03/13 01:16:33    280]       Thickness        : 0.8
[03/13 01:16:33    280]       Min Width        : 0.4
[03/13 01:16:33    280]       Layer Dielectric : 4.1
[03/13 01:16:33    280] * Layer Id             : 9 - M9
[03/13 01:16:33    280]       Thickness        : 2
[03/13 01:16:33    280]       Min Width        : 0.8
[03/13 01:16:33    280]       Layer Dielectric : 4.1
[03/13 01:16:33    280] * Layer Id             : 10 - M10
[03/13 01:16:33    280]       Thickness        : 2
[03/13 01:16:33    280]       Min Width        : 0.8
[03/13 01:16:33    280]       Layer Dielectric : 4.1
[03/13 01:16:33    280] extractDetailRC Option : -outfile /tmp/innovus_temp_93146_eeapps02.seas.ucla.edu_chengg_GcG2zJ/rockettile_x2_minrule_93146_snxsyM.rcdb.d  -basic
[03/13 01:16:33    280] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[03/13 01:16:33    280]       RC Corner Indexes            0   
[03/13 01:16:33    280] Capacitance Scaling Factor   : 1.00000 
[03/13 01:16:33    280] Coupling Cap. Scaling Factor : 1.00000 
[03/13 01:16:33    280] Resistance Scaling Factor    : 1.00000 
[03/13 01:16:33    280] Clock Cap. Scaling Factor    : 1.00000 
[03/13 01:16:33    280] Clock Res. Scaling Factor    : 1.00000 
[03/13 01:16:33    280] Shrink Factor                : 1.00000
[03/13 01:16:33    281] Initializing multi-corner resistance tables ...
[03/13 01:16:33    281] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1435.2M)
[03/13 01:16:33    281] Creating parasitic data file '/tmp/innovus_temp_93146_eeapps02.seas.ucla.edu_chengg_GcG2zJ/rockettile_x2_minrule_93146_snxsyM.rcdb.d' for storing RC.
[03/13 01:16:33    281] Extracted 10.0156% (CPU Time= 0:00:00.3  MEM= 1487.3M)
[03/13 01:16:33    281] Extracted 20.0191% (CPU Time= 0:00:00.3  MEM= 1487.3M)
[03/13 01:16:33    281] Extracted 30.0227% (CPU Time= 0:00:00.3  MEM= 1487.3M)
[03/13 01:16:33    281] Extracted 40.0144% (CPU Time= 0:00:00.3  MEM= 1487.3M)
[03/13 01:16:33    281] Extracted 50.0179% (CPU Time= 0:00:00.3  MEM= 1487.3M)
[03/13 01:16:33    281] Extracted 60.0215% (CPU Time= 0:00:00.4  MEM= 1487.3M)
[03/13 01:16:33    281] Extracted 70.0132% (CPU Time= 0:00:00.4  MEM= 1487.3M)
[03/13 01:16:33    281] Extracted 80.0168% (CPU Time= 0:00:00.4  MEM= 1487.3M)
[03/13 01:16:33    281] Extracted 90.0203% (CPU Time= 0:00:00.5  MEM= 1487.3M)
[03/13 01:16:33    281] Extracted 100% (CPU Time= 0:00:00.5  MEM= 1487.3M)
[03/13 01:16:33    281] Number of Extracted Resistors     : 15449
[03/13 01:16:33    281] Number of Extracted Ground Cap.   : 16355
[03/13 01:16:33    281] Number of Extracted Coupling Cap. : 33012
[03/13 01:16:33    281] Opening parasitic data file '/tmp/innovus_temp_93146_eeapps02.seas.ucla.edu_chengg_GcG2zJ/rockettile_x2_minrule_93146_snxsyM.rcdb.d' for reading.
[03/13 01:16:33    281] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/13 01:16:33    281] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1455.2M)
[03/13 01:16:33    281] Creating parasitic data file '/tmp/innovus_temp_93146_eeapps02.seas.ucla.edu_chengg_GcG2zJ/rockettile_x2_minrule_93146_snxsyM.rcdb_Filter.rcdb.d' for storing RC.
[03/13 01:16:34    281] Closing parasitic data file '/tmp/innovus_temp_93146_eeapps02.seas.ucla.edu_chengg_GcG2zJ/rockettile_x2_minrule_93146_snxsyM.rcdb.d'. 906 times net's RC data read were performed.
[03/13 01:16:34    281] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1459.250M)
[03/13 01:16:34    281] Opening parasitic data file '/tmp/innovus_temp_93146_eeapps02.seas.ucla.edu_chengg_GcG2zJ/rockettile_x2_minrule_93146_snxsyM.rcdb.d' for reading.
[03/13 01:16:34    281] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1459.250M)
[03/13 01:16:34    281] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1459.250M)
[03/13 01:16:34    281] <CMD> editDeleteViolations
[03/13 01:16:34    281] <CMD> ecoRoute
[03/13 01:16:34    281] 
[03/13 01:16:34    281] globalDetailRoute
[03/13 01:16:34    281] 
[03/13 01:16:34    281] #setNanoRouteMode -routeBottomRoutingLayer 7
[03/13 01:16:34    281] #setNanoRouteMode -routeTopRoutingLayer 9
[03/13 01:16:34    281] #setNanoRouteMode -routeWithEco true
[03/13 01:16:34    281] #Start globalDetailRoute on Mon Mar 13 01:16:34 2017
[03/13 01:16:34    281] #
[03/13 01:16:34    281] ### Net info: total nets: 908
[03/13 01:16:34    281] ### Net info: dirty nets: 0
[03/13 01:16:34    281] ### Net info: marked as disconnected nets: 0
[03/13 01:16:34    281] ### Net info: fully routed nets: 906
[03/13 01:16:34    281] ### Net info: trivial (single pin) nets: 0
[03/13 01:16:34    281] ### Net info: unrouted nets: 2
[03/13 01:16:34    281] ### Net info: re-extraction nets: 0
[03/13 01:16:34    281] ### Net info: ignored nets: 0
[03/13 01:16:34    281] ### Net info: skip routing nets: 0
[03/13 01:16:34    281] #NanoRoute Version 16.10-p004_1 NR160506-1445/16_10-UB
[03/13 01:16:34    281] #Using multithreading with 8 threads.
[03/13 01:16:34    281] #Start routing data preparation.
[03/13 01:16:34    281] #Minimum voltage of a net in the design = 0.000.
[03/13 01:16:34    281] #Maximum voltage of a net in the design = 1.100.
[03/13 01:16:34    281] #Voltage range [0.000 - 0.000] has 1 net.
[03/13 01:16:34    281] #Voltage range [0.000 - 1.100] has 907 nets.
[03/13 01:16:34    281] # metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
[03/13 01:16:34    281] # metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
[03/13 01:16:34    281] # metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
[03/13 01:16:34    281] # metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[03/13 01:16:34    281] # metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[03/13 01:16:34    281] # metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[03/13 01:16:34    281] # metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[03/13 01:16:34    281] # metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[03/13 01:16:34    281] # metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
[03/13 01:16:34    281] # metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
[03/13 01:16:34    281] #Regenerating Ggrids automatically.
[03/13 01:16:34    281] #Auto generating G-grids with size=20 tracks, using layer metal3's pitch = 0.140.
[03/13 01:16:34    281] #Using automatically generated G-grids.
[03/13 01:16:34    281] #Done routing data preparation.
[03/13 01:16:34    281] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.34 (MB), peak = 2814.41 (MB)
[03/13 01:16:34    281] #Merging special wires using 8 threads...
[03/13 01:16:34    281] #
[03/13 01:16:34    281] #Connectivity extraction summary:
[03/13 01:16:34    281] #Total number of nets = 0.
[03/13 01:16:34    281] #
[03/13 01:16:34    281] #WARNING (NRGR-22) Design is already detail routed.
[03/13 01:16:34    281] #
[03/13 01:16:34    281] #Connectivity extraction summary:
[03/13 01:16:34    281] #Total number of nets = 0.
[03/13 01:16:34    281] #
[03/13 01:16:34    281] #Cpu time = 00:00:00
[03/13 01:16:34    281] #Elapsed time = 00:00:00
[03/13 01:16:34    281] #Increased memory = 12.85 (MB)
[03/13 01:16:34    281] #Total memory = 1178.34 (MB)
[03/13 01:16:34    281] #Peak memory = 2814.41 (MB)
[03/13 01:16:34    281] #Using multithreading with 8 threads.
[03/13 01:16:34    281] #
[03/13 01:16:34    281] #Connectivity extraction summary:
[03/13 01:16:34    281] #Total number of nets = 0.
[03/13 01:16:34    281] #
[03/13 01:16:34    281] #
[03/13 01:16:34    281] #Start Detail Routing..
[03/13 01:16:34    281] #start initial detail routing ...
[03/13 01:16:34    282] #    completing 10% with 0 violations
[03/13 01:16:34    282] #    elapsed time = 00:00:00, memory = 1201.89 (MB)
[03/13 01:16:34    282] #    completing 20% with 0 violations
[03/13 01:16:34    282] #    elapsed time = 00:00:00, memory = 1201.91 (MB)
[03/13 01:16:34    282] #    completing 30% with 0 violations
[03/13 01:16:34    282] #    elapsed time = 00:00:00, memory = 1201.93 (MB)
[03/13 01:16:34    282] #    completing 40% with 0 violations
[03/13 01:16:34    282] #    elapsed time = 00:00:00, memory = 1201.93 (MB)
[03/13 01:16:34    282] #    completing 50% with 0 violations
[03/13 01:16:34    282] #    elapsed time = 00:00:00, memory = 1201.95 (MB)
[03/13 01:16:34    282] #    completing 60% with 0 violations
[03/13 01:16:34    282] #    elapsed time = 00:00:00, memory = 1201.95 (MB)
[03/13 01:16:34    282] #    completing 70% with 0 violations
[03/13 01:16:34    282] #    elapsed time = 00:00:00, memory = 1201.96 (MB)
[03/13 01:16:34    282] #    completing 80% with 0 violations
[03/13 01:16:34    282] #    elapsed time = 00:00:00, memory = 1201.96 (MB)
[03/13 01:16:34    283] #    completing 90% with 0 violations
[03/13 01:16:34    283] #    elapsed time = 00:00:00, memory = 1201.96 (MB)
[03/13 01:16:34    283] #    completing 100% with 0 violations
[03/13 01:16:34    283] #    elapsed time = 00:00:00, memory = 1201.96 (MB)
[03/13 01:16:34    283] #    number of violations = 0
[03/13 01:16:34    283] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1199.59 (MB), peak = 2814.41 (MB)
[03/13 01:16:34    283] #start 1st optimization iteration ...
[03/13 01:16:34    283] #    number of violations = 0
[03/13 01:16:34    283] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1239.70 (MB), peak = 2814.41 (MB)
[03/13 01:16:34    283] #Complete Detail Routing.
[03/13 01:16:34    283] #Total wire length = 881376 um.
[03/13 01:16:34    283] #Total half perimeter of net bounding box = 876216 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal1 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal2 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal3 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal4 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal5 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal6 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal7 = 639319 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal8 = 233393 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal9 = 8664 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal10 = 0 um.
[03/13 01:16:34    283] #Total number of vias = 3431
[03/13 01:16:34    283] #Up-Via Summary (total 3431):
[03/13 01:16:34    283] #           
[03/13 01:16:34    283] #-----------------------
[03/13 01:16:34    283] #  Metal 6         1056
[03/13 01:16:34    283] #  Metal 7         1903
[03/13 01:16:34    283] #  Metal 8          472
[03/13 01:16:34    283] #-----------------------
[03/13 01:16:34    283] #                  3431 
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #Total number of DRC violations = 0
[03/13 01:16:34    283] #Cpu time = 00:00:01
[03/13 01:16:34    283] #Elapsed time = 00:00:00
[03/13 01:16:34    283] #Increased memory = 14.50 (MB)
[03/13 01:16:34    283] #Total memory = 1192.84 (MB)
[03/13 01:16:34    283] #Peak memory = 2814.41 (MB)
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #Connectivity extraction summary:
[03/13 01:16:34    283] #Total number of nets = 0.
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #Start Post Route wire spreading..
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #Connectivity extraction summary:
[03/13 01:16:34    283] #Total number of nets = 0.
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #Start data preparation for wire spreading...
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #Data preparation is done on Mon Mar 13 01:16:34 2017
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.78 (MB), peak = 2814.41 (MB)
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #Start Post Route Wire Spread.
[03/13 01:16:34    283] #Done with 35 horizontal wires in 25 hboxes and 23 vertical wires in 26 hboxes.
[03/13 01:16:34    283] #Complete Post Route Wire Spread.
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #Total wire length = 881442 um.
[03/13 01:16:34    283] #Total half perimeter of net bounding box = 876216 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal1 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal2 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal3 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal4 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal5 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal6 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal7 = 639361 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal8 = 233413 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal9 = 8667 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal10 = 0 um.
[03/13 01:16:34    283] #Total number of vias = 3431
[03/13 01:16:34    283] #Up-Via Summary (total 3431):
[03/13 01:16:34    283] #           
[03/13 01:16:34    283] #-----------------------
[03/13 01:16:34    283] #  Metal 6         1056
[03/13 01:16:34    283] #  Metal 7         1903
[03/13 01:16:34    283] #  Metal 8          472
[03/13 01:16:34    283] #-----------------------
[03/13 01:16:34    283] #                  3431 
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1218.08 (MB), peak = 2814.41 (MB)
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #Post Route wire spread is done.
[03/13 01:16:34    283] #Total wire length = 881442 um.
[03/13 01:16:34    283] #Total half perimeter of net bounding box = 876216 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal1 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal2 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal3 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal4 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal5 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal6 = 0 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal7 = 639361 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal8 = 233413 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal9 = 8667 um.
[03/13 01:16:34    283] #Total wire length on LAYER metal10 = 0 um.
[03/13 01:16:34    283] #Total number of vias = 3431
[03/13 01:16:34    283] #Up-Via Summary (total 3431):
[03/13 01:16:34    283] #           
[03/13 01:16:34    283] #-----------------------
[03/13 01:16:34    283] #  Metal 6         1056
[03/13 01:16:34    283] #  Metal 7         1903
[03/13 01:16:34    283] #  Metal 8          472
[03/13 01:16:34    283] #-----------------------
[03/13 01:16:34    283] #                  3431 
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #detailRoute Statistics:
[03/13 01:16:34    283] #Cpu time = 00:00:02
[03/13 01:16:34    283] #Elapsed time = 00:00:00
[03/13 01:16:34    283] #Increased memory = 21.89 (MB)
[03/13 01:16:34    283] #Total memory = 1200.23 (MB)
[03/13 01:16:34    283] #Peak memory = 2814.41 (MB)
[03/13 01:16:34    283] #
[03/13 01:16:34    283] #globalDetailRoute statistics:
[03/13 01:16:34    283] #Cpu time = 00:00:02
[03/13 01:16:34    283] #Elapsed time = 00:00:01
[03/13 01:16:34    283] #Increased memory = -57.65 (MB)
[03/13 01:16:34    283] #Total memory = 1171.86 (MB)
[03/13 01:16:34    283] #Peak memory = 2814.41 (MB)
[03/13 01:16:34    283] #Number of warnings = 2
[03/13 01:16:34    283] #Total number of warnings = 40
[03/13 01:16:34    283] #Number of fails = 0
[03/13 01:16:34    283] #Total number of fails = 0
[03/13 01:16:34    283] #Complete globalDetailRoute on Mon Mar 13 01:16:34 2017
[03/13 01:16:34    283] #
[03/13 01:16:34    283] <CMD> verifyGeometry -error 10000 -report ../logs/rockettile_x2/innovus_rockettile_x2_minrule_geometry.rpt
[03/13 01:16:34    283]  *** Starting Verify Geometry (MEM: 1433.2) ***
[03/13 01:16:34    283] 
[03/13 01:16:34    283] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... Starting Verification
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... Initializing
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/13 01:16:34    283]                   ...... bin size: 2160
[03/13 01:16:34    283] Multi-CPU acceleration using 8 CPU(s).
[03/13 01:16:34    283] Saving Drc markers ...
[03/13 01:16:34    283] ... No Drc file written since there is no markers found.
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 1 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 2 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 3 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 4 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 5 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 6 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 7 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 8 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 9 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 10 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 12 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 11 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 13 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 14 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 15 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 16 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 18 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 17 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 20 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 19 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 21 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 22 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 23 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 24 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 26 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 28 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 25 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 27 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 29 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 30 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 32 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 31 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 34 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 36 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 33 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 38 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 35 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 37 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 40 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 42 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 39 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 44 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 41 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 46 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 43 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 45 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 48 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 50 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 52 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 47 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 49 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 54 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 53 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 51 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 56 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 58 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 60 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 55 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 62 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 57 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 64 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 61 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 59 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 66 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 68 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 63 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 70 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 72 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 65 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 67 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 69 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 74 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 76 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 71 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 78 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 80 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 73 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 82 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 75 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 77 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 84 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 86 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 79 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 88 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 90 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 81 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 83 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 92 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 85 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 94 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 87 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 96 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 98 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 89 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 100 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 91 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 93 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 102 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 104 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 95 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 106 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 108 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 97 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 99 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 101 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 110 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 112 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 114 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 103 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 116 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 105 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 107 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 109 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 118 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 120 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 122 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 124 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 111 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 113 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 115 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 117 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 126 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 128 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 130 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 132 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 119 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 134 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 121 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 125 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 123 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 138 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 136 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 140 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 127 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 142 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 133 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 131 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 129 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 146 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 144 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 148 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 135 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 150 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 141 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 139 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 137 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 154 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 152 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 156 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 158 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 143 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 149 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 147 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 162 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 145 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 160 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 164 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 166 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 151 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 170 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 157 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 155 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 168 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 153 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 172 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 174 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 159 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 178 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 176 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 165 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 180 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 163 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 161 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 182 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 186 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 167 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 184 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 188 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 173 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 171 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 169 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 190 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 194 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 192 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 175 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 196 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 181 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 179 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 177 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 198 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 202 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 200 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 183 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 204 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 189 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 187 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 185 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 206 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 210 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 208 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 191 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 212 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 197 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 195 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 193 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 214 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 218 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 216 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 220 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 199 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 205 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 203 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 201 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 222 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 226 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 224 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 228 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 207 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 213 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 211 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 209 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 230 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 234 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 232 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 236 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 215 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 221 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 219 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 217 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 238 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 242 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 240 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 244 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 223 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 229 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 227 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 246 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 225 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 250 of 255  Thread : 1
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 248 of 255  Thread : 7
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 252 of 255  Thread : 3
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 231 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 254 of 255  Thread : 5
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 237 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 235 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 233 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 239 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 243 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 241 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 245 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 251 of 255  Thread : 2
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 249 of 255  Thread : 0
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 247 of 255  Thread : 6
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 253 of 255  Thread : 4
[03/13 01:16:34    283]   VERIFY GEOMETRY ...... SubArea : 255 of 255  Thread : 6
[03/13 01:16:41    325] VG: elapsed time: 7.00
[03/13 01:16:41    325] Begin Summary ...
[03/13 01:16:41    325]   Cells       : 0
[03/13 01:16:41    325]   SameNet     : 0
[03/13 01:16:41    325]   Wiring      : 0
[03/13 01:16:41    325]   Antenna     : 0
[03/13 01:16:41    325]   Short       : 0
[03/13 01:16:41    325]   Overlap     : 0
[03/13 01:16:41    325] End Summary
[03/13 01:16:41    325] 
[03/13 01:16:41    325]   Verification Complete : 0 Viols.  0 Wrngs.
[03/13 01:16:41    325] 
[03/13 01:16:41    325] **********End: VERIFY GEOMETRY**********
[03/13 01:16:41    325]  *** verify geometry (CPU: 0:00:42.1  MEM: 624.7M)
[03/13 01:16:41    325] 
[03/13 01:16:41    325] <CMD> verifyConnectivity -error 10000 -report ../logs/rockettile_x2/innovus_rockettile_x2_minrule_connectivity.rpt
[03/13 01:16:41    325] VERIFY_CONNECTIVITY use new engine.
[03/13 01:16:41    325] 
[03/13 01:16:41    325] ******** Start: VERIFY CONNECTIVITY ********
[03/13 01:16:41    325] Start Time: Mon Mar 13 01:16:41 2017
[03/13 01:16:41    325] 
[03/13 01:16:41    325] Design Name: rockettile_x2_minrule
[03/13 01:16:41    325] Database Units: 2000
[03/13 01:16:41    325] Design Boundary: (0.0000, 0.0000) (4618.1400, 4194.1200)
[03/13 01:16:41    325] Error Limit = 10000; Warning Limit = 50
[03/13 01:16:41    325] Check all nets
[03/13 01:16:41    325] Multi-CPU acceleration using 8 CPU(s).
[03/13 01:16:41    325] 
[03/13 01:16:41    325] Begin Summary 
[03/13 01:16:41    325]   Found no problems or warnings.
[03/13 01:16:41    325] End Summary
[03/13 01:16:41    325] 
[03/13 01:16:41    325] End Time: Mon Mar 13 01:16:41 2017
[03/13 01:16:41    325] Time Elapsed: 0:00:00.0
[03/13 01:16:41    325] 
[03/13 01:16:41    325] ******** End: VERIFY CONNECTIVITY ********
[03/13 01:16:41    325]   Verification Complete : 0 Viols.  0 Wrngs.
[03/13 01:16:41    325]   (CPU Time: 0:00:00.2  MEM: 2.531M)
[03/13 01:16:41    325] 
[03/13 01:16:41    325] <CMD> reportRoute > ../logs/rockettile_x2/innovus_rockettile_x2_minrule_routeReport.rpt
[03/13 01:16:41    325] *** Statistics for net list rockettile_x2_minrule ***
[03/13 01:16:41    325] Number of cells      = 2
[03/13 01:16:41    325] Number of nets       = 906
[03/13 01:16:41    325] Number of tri-nets   = 0
[03/13 01:16:41    325] Number of degen nets = 0
[03/13 01:16:41    325] Number of pins       = 1816
[03/13 01:16:41    325] Number of i/os       = 760
[03/13 01:16:41    325] 
[03/13 01:16:41    325] Number of nets with    2 terms = 902 (99.6%)
[03/13 01:16:41    325] Number of nets with    3 terms = 4 (0.4%)
[03/13 01:16:41    325] Number of nets with >=10 terms = 0 (0.0%)
[03/13 01:16:41    325] 
[03/13 01:16:41    325] *** 2 Primitives used:
[03/13 01:16:41    325] Primitive RocketTile_1_tile2 (1 insts)
[03/13 01:16:41    325] Primitive RocketTile_1_tile1 (1 insts)
[03/13 01:16:41    325] ************
[03/13 01:16:41    325] *** Net length and connection length statistics (cell rockettile_x2_minrule) ***
[03/13 01:16:41    325] 
[03/13 01:16:41    325] Total net length = 8.789e+05 (6.469e+05 2.320e+05)
[03/13 01:16:41    325] 
[03/13 01:16:41    325] Avg net length = 9.701e+02 (sigma = 9.015e+02)
[03/13 01:16:41    325] Sqrt of avg square net length = 1.324e+03
[03/13 01:16:41    325] 
[03/13 01:16:41    325] Avg connection length = 9.658e+02 (sigma = 8.936e+02)
[03/13 01:16:41    325] Sqrt of avg square connection length = 1.316e+03
[03/13 01:16:41    325] 
[03/13 01:16:41    325] Net and connection length distribution:
[03/13 01:16:41    325] 
[03/13 01:16:41    325] [length   range   ]      #net #connection
[03/13 01:16:41    325] [2.01e+02 2.05e+02]:       74       74
[03/13 01:16:41    325] [2.05e+02 2.09e+02]:      264      264
[03/13 01:16:41    325] [2.09e+02 2.13e+02]:       14       14
[03/13 01:16:41    325] [2.13e+02 2.17e+02]:       12       12
[03/13 01:16:41    325] [2.17e+02 2.20e+02]:        5        5
[03/13 01:16:41    325] [2.20e+02 2.24e+02]:        5        5
[03/13 01:16:41    325] [2.24e+02 2.28e+02]:        3        3
[03/13 01:16:41    325] [2.28e+02 2.32e+02]:        5        5
[03/13 01:16:41    325] [2.32e+02 2.36e+02]:        5        5
[03/13 01:16:41    325] [2.36e+02 2.39e+02]:        6        6
[03/13 01:16:41    325] [2.39e+02 2.43e+02]:        6        6
[03/13 01:16:41    325] [2.43e+02 2.47e+02]:        5        5
[03/13 01:16:41    325] [2.47e+02 2.51e+02]:        4        4
[03/13 01:16:41    325] [2.51e+02 2.55e+02]:        4        4
[03/13 01:16:41    325] [2.55e+02 2.58e+02]:        6        6
[03/13 01:16:41    325] [2.58e+02 2.62e+02]:        3        3
[03/13 01:16:41    325] [2.62e+02 2.66e+02]:        5        5
[03/13 01:16:41    325] [2.66e+02 2.70e+02]:        4        4
[03/13 01:16:41    325] [2.70e+02 2.74e+02]:        5        5
[03/13 01:16:41    325] [2.74e+02 2.77e+02]:        3        3
[03/13 01:16:41    325] [2.77e+02 2.81e+02]:        3        3
[03/13 01:16:41    325] [2.81e+02 2.85e+02]:        1        1
[03/13 01:16:41    325] [2.85e+02 2.89e+02]:        2        2
[03/13 01:16:41    325] [2.89e+02 2.93e+02]:        3        3
[03/13 01:16:41    325] [3.00e+02 3.04e+02]:        2        2
[03/13 01:16:41    325] [3.08e+02 3.12e+02]:        3        3
[03/13 01:16:41    325] [3.12e+02 3.15e+02]:        3        3
[03/13 01:16:41    325] [3.19e+02 3.23e+02]:        3        3
[03/13 01:16:41    325] [3.23e+02 3.27e+02]:        1        1
[03/13 01:16:41    325] [3.31e+02 3.34e+02]:        2        2
[03/13 01:16:41    325] [3.34e+02 3.38e+02]:        2        2
[03/13 01:16:41    325] [3.38e+02 3.42e+02]:        2        2
[03/13 01:16:41    325] [3.46e+02 3.50e+02]:        1        1
[03/13 01:16:41    325] [3.53e+02 3.57e+02]:        3        3
[03/13 01:16:41    325] [3.57e+02 3.61e+02]:        3        3
[03/13 01:16:41    325] [3.61e+02 3.65e+02]:        4        4
[03/13 01:16:41    325] [3.72e+02 3.76e+02]:        2        2
[03/13 01:16:41    325] [7.52e+05 infinity]:      428      428
[03/13 01:16:41    325] 
[03/13 01:16:41    325] Net clk nrTerm=3 conLen=2.23e+06 len=(467530 3983260)
[03/13 01:16:41    325]   FTerm clk loc=(4605370 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7979890)
[03/13 01:16:41    325]   Inst tile1 loc=(4864510 4407940)
[03/13 01:16:41    325] Net reset nrTerm=3 conLen=4.01e+06 len=(4032800 3982030)
[03/13 01:16:41    325]   FTerm reset loc=(798490 0)
[03/13 01:16:41    325]   Inst tile2 loc=(798940 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 1177440)
[03/13 01:16:41    325] Net tile1_io_cached_0_acquire_bits_union[9] nrTerm=2 conLen=7.65e+05 len=(303200 461600)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_acquire_bits_union[9] loc=(4528090 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 461200)
[03/13 01:16:41    325] Net tile1_io_cached_0_acquire_bits_union[5] nrTerm=2 conLen=8.15e+05 len=(405680 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_acquire_bits_union[5] loc=(4477690 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4882430 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_acquire_bits_union[3] nrTerm=2 conLen=8.70e+05 len=(404000 466180)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_acquire_bits_union[3] loc=(4427290 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 458960)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_valid nrTerm=2 conLen=8.13e+05 len=(396440 416800)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_valid loc=(9225370 0)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 416400)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[25] nrTerm=2 conLen=2.08e+06 len=(1613600 463840)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[25] loc=(3217690 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 463440)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[24] nrTerm=2 conLen=2.13e+06 len=(1721520 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[24] loc=(3167290 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4880190 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[23] nrTerm=2 conLen=2.18e+06 len=(1768160 411140)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[23] loc=(3116890 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4877950 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[22] nrTerm=2 conLen=2.23e+06 len=(1817280 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[22] loc=(3066490 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4875710 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[21] nrTerm=2 conLen=2.27e+06 len=(1858180 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[21] loc=(3016090 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4873470 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[20] nrTerm=2 conLen=2.32e+06 len=(1910960 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[20] loc=(2965690 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4871230 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[19] nrTerm=2 conLen=2.36e+06 len=(1954640 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[19] loc=(2915290 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4868990 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[18] nrTerm=2 conLen=2.41e+06 len=(2002660 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[18] loc=(2864890 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4866750 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[17] nrTerm=2 conLen=2.46e+06 len=(2048720 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[17] loc=(2814490 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4862270 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[16] nrTerm=2 conLen=2.51e+06 len=(2096740 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[16] loc=(2764090 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4860030 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[15] nrTerm=2 conLen=2.55e+06 len=(2117600 436960)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[15] loc=(2713690 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 436560)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[14] nrTerm=2 conLen=2.60e+06 len=(2195300 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[14] loc=(2663290 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4857790 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[13] nrTerm=2 conLen=2.66e+06 len=(2248640 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[13] loc=(2612890 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4855550 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[12] nrTerm=2 conLen=2.70e+06 len=(2268800 432580)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[12] loc=(2562490 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 432080)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[10] nrTerm=2 conLen=2.75e+06 len=(2319600 434720)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[10] loc=(2512090 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 434320)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[9] nrTerm=2 conLen=2.80e+06 len=(2392420 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[9] loc=(2461690 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4853310 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[8] nrTerm=2 conLen=2.85e+06 len=(2420000 430240)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[8] loc=(2411290 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 429840)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[6] nrTerm=2 conLen=2.90e+06 len=(2490980 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[6] loc=(2360890 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4851070 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[5] nrTerm=2 conLen=4.41e+06 len=(4406190 1600)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[5] loc=(9236280 2352260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2352320)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[4] nrTerm=2 conLen=4.41e+06 len=(4406190 2480)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[4] loc=(9236280 2337300)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2337200)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[3] nrTerm=2 conLen=4.41e+06 len=(4406190 2380)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[3] loc=(9236280 2286900)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2286800)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[2] nrTerm=2 conLen=4.41e+06 len=(4406190 2480)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[2] loc=(9236280 2256260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2256000)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[1] nrTerm=2 conLen=4.41e+06 len=(4406190 2480)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[1] loc=(9236280 2236500)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2236400)
[03/13 01:16:41    325] Net tile1_io_cached_0_probe_bits_addr_block[0] nrTerm=2 conLen=4.41e+06 len=(4406190 2480)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_probe_bits_addr_block[0] loc=(9236280 2438100)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2438000)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_beat[1] nrTerm=2 conLen=4.41e+06 len=(4406190 2480)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_beat[1] loc=(9236280 2186100)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2186000)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_beat[0] nrTerm=2 conLen=4.41e+06 len=(4406190 1600)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_beat[0] loc=(9236280 2448260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2448080)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_block[25] nrTerm=2 conLen=2.94e+06 len=(2521200 423520)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_block[25] loc=(2310490 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 423120)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_block[24] nrTerm=2 conLen=2.99e+06 len=(2582960 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_block[24] loc=(2260090 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4842110 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_block[23] nrTerm=2 conLen=3.04e+06 len=(2630980 410740)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_block[23] loc=(2209690 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4839870 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_block[22] nrTerm=2 conLen=3.09e+06 len=(2679140 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_block[22] loc=(2159290 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4837630 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_block[19] nrTerm=2 conLen=3.14e+06 len=(2722800 420260)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_block[19] loc=(2108890 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 418640)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_block[18] nrTerm=2 conLen=3.19e+06 len=(2772800 415780)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_block[18] loc=(2058490 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 414160)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_block[13] nrTerm=2 conLen=3.24e+06 len=(2828100 413860)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_block[13] loc=(2008090 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4835390 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_block[10] nrTerm=2 conLen=3.29e+06 len=(2873600 412320)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_block[10] loc=(1957690 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 411920)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_block[9] nrTerm=2 conLen=3.34e+06 len=(2929040 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_block[9] loc=(1907290 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4833150 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_block[6] nrTerm=2 conLen=3.39e+06 len=(2981120 410080)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_block[6] loc=(1856890 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 409680)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_block[5] nrTerm=2 conLen=4.41e+06 len=(4406190 2240)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_block[5] loc=(9236280 2160260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2160240)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_block[3] nrTerm=2 conLen=4.41e+06 len=(4406190 2380)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_block[3] loc=(9236280 2135700)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2135600)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_addr_block[1] nrTerm=2 conLen=4.41e+06 len=(4406190 5840)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_addr_block[1] loc=(9236280 2488500)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2492880)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_r_type[1] nrTerm=2 conLen=7.71e+05 len=(407790 363580)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_r_type[1] loc=(9236280 55860)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 418640)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_r_type[0] nrTerm=2 conLen=4.83e+06 len=(4830890 2580)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_r_type[0] loc=(0 2273460)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2273360)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[54] nrTerm=2 conLen=4.41e+06 len=(4406190 2940)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[54] loc=(9236280 2736260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2737600)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[53] nrTerm=2 conLen=4.41e+06 len=(4406190 2580)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[53] loc=(9236280 2740500)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2740400)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[51] nrTerm=2 conLen=4.41e+06 len=(4406190 2380)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[51] loc=(9236280 2085300)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2085200)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[50] nrTerm=2 conLen=4.41e+06 len=(4406190 2380)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[50] loc=(9236280 2790900)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2790800)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[49] nrTerm=2 conLen=4.41e+06 len=(4406190 2000)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[49] loc=(9236280 2064260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2064480)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[35] nrTerm=2 conLen=3.44e+06 len=(3024800 416800)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[35] loc=(1806490 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 416400)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[13] nrTerm=2 conLen=7.72e+05 len=(362000 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[13] loc=(9174970 0)
[03/13 01:16:41    325]   Inst tile1 loc=(8818110 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[12] nrTerm=2 conLen=4.85e+06 len=(4830890 14240)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[12] loc=(0 2535540)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2535440)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[10] nrTerm=2 conLen=4.83e+06 len=(4830890 4080)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[10] loc=(0 2541060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2541040)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[9] nrTerm=2 conLen=7.92e+05 len=(409870 381680)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[9] loc=(9236280 4761540)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4382880)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[8] nrTerm=2 conLen=4.41e+06 len=(4406190 1820)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[8] loc=(9236280 2992500)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2993520)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[7] nrTerm=2 conLen=8.15e+05 len=(432010 383120)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[7] loc=(9236280 4790660)
[03/13 01:16:41    325]   Inst tile1 loc=(8804670 4407940)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[6] nrTerm=2 conLen=4.83e+06 len=(4830890 2580)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[6] loc=(0 2585940)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2585840)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[4] nrTerm=2 conLen=4.41e+06 len=(4406190 1600)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[4] loc=(9236280 3024260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3024320)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[2] nrTerm=2 conLen=4.41e+06 len=(4406190 2480)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[2] loc=(9236280 3042900)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3042800)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[1] nrTerm=2 conLen=8.35e+05 len=(406950 427620)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[1] loc=(9236280 4811940)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4385120)
[03/13 01:16:41    325] Net tile1_io_cached_0_release_bits_data[0] nrTerm=2 conLen=4.84e+06 len=(4830890 5740)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_release_bits_data[0] loc=(0 2636340)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2636240)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_addr_beat[2] nrTerm=2 conLen=1.06e+06 len=(605600 457780)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_addr_beat[2] loc=(4225690 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 452240)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_addr_beat[1] nrTerm=2 conLen=1.10e+06 len=(656000 448160)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_addr_beat[1] loc=(4175290 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 447760)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_client_xact_id nrTerm=2 conLen=1.34e+06 len=(406950 929840)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_client_xact_id loc=(9236280 5315940)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4387360)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_manager_xact_id[2] nrTerm=2 conLen=1.89e+06 len=(1482560 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_manager_xact_id[2] loc=(3368890 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4848830 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_manager_xact_id[1] nrTerm=2 conLen=1.94e+06 len=(1529600 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_manager_xact_id[1] loc=(3318490 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4846590 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_manager_xact_id[0] nrTerm=2 conLen=1.99e+06 len=(1565280 425860)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_manager_xact_id[0] loc=(3268090 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 425360)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_g_type[3] nrTerm=2 conLen=1.73e+06 len=(1321700 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_g_type[3] loc=(3570490 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4891390 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_g_type[2] nrTerm=2 conLen=1.78e+06 len=(1311200 472900)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_g_type[2] loc=(3520090 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 472400)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_g_type[1] nrTerm=2 conLen=1.84e+06 len=(1426980 412420)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_g_type[1] loc=(3469690 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4895870 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_g_type[0] nrTerm=2 conLen=1.88e+06 len=(1475140 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_g_type[0] loc=(3419290 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4893630 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_data[62] nrTerm=2 conLen=1.15e+06 len=(708480 441440)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_data[62] loc=(4124890 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 441040)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_data[57] nrTerm=2 conLen=1.20e+06 len=(756800 444340)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_data[57] loc=(4074490 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 438800)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_data[55] nrTerm=2 conLen=1.26e+06 len=(807200 451060)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_data[55] loc=(4024090 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 450000)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_data[54] nrTerm=2 conLen=1.31e+06 len=(857600 454880)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_data[54] loc=(3973690 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 454480)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_data[52] nrTerm=2 conLen=1.37e+06 len=(908000 457120)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_data[52] loc=(3923290 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 456720)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_data[50] nrTerm=2 conLen=1.40e+06 len=(958800 446020)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_data[50] loc=(3872890 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 445520)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_data[49] nrTerm=2 conLen=1.45e+06 len=(1008800 444340)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_data[49] loc=(3822490 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 443280)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_data[48] nrTerm=2 conLen=1.52e+06 len=(1093220 425860)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_data[48] loc=(3772090 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4864510 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_data[28] nrTerm=2 conLen=1.55e+06 len=(1109600 435940)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_data[28] loc=(3721690 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 427600)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_data[26] nrTerm=2 conLen=1.58e+06 len=(1173860 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_data[26] loc=(3671290 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4844350 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_data[24] nrTerm=2 conLen=1.63e+06 len=(1210400 421280)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_data[24] loc=(3620890 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 420880)
[03/13 01:16:41    325] Net tile1_io_cached_0_grant_bits_manager_id nrTerm=2 conLen=4.41e+06 len=(4406190 2380)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_grant_bits_manager_id loc=(9236280 1329300)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 1329200)
[03/13 01:16:41    325] Net tile1_io_cached_0_finish_bits_manager_xact_id[2] nrTerm=2 conLen=9.36e+05 len=(526640 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_finish_bits_manager_xact_id[2] loc=(4376890 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4889150 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_finish_bits_manager_xact_id[1] nrTerm=2 conLen=9.84e+05 len=(574080 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_finish_bits_manager_xact_id[1] loc=(4326490 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4886910 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_finish_bits_manager_xact_id[0] nrTerm=2 conLen=1.03e+06 len=(620720 409660)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_finish_bits_manager_xact_id[0] loc=(4276090 0)
[03/13 01:16:41    325]   Inst tile1 loc=(4884670 409260)
[03/13 01:16:41    325] Net tile1_io_cached_0_finish_bits_manager_id nrTerm=2 conLen=4.41e+06 len=(4406190 2380)
[03/13 01:16:41    325]   FTerm tile1_io_cached_0_finish_bits_manager_id loc=(9236280 1178100)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 1179680)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_ready nrTerm=2 conLen=4.41e+06 len=(4406190 1760)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_ready loc=(9236280 1296260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 1296160)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[25] nrTerm=2 conLen=3.98e+06 len=(2480 3980700)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[25] loc=(5413450 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5413310 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[24] nrTerm=2 conLen=3.98e+06 len=(2480 3980700)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[24] loc=(5482330 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5482190 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[23] nrTerm=2 conLen=3.99e+06 len=(10880 3981580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[23] loc=(5532730 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5532590 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[22] nrTerm=2 conLen=3.99e+06 len=(7660 3981580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[22] loc=(5583130 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5582990 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[21] nrTerm=2 conLen=3.99e+06 len=(4300 3981580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[21] loc=(5363050 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5362910 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[20] nrTerm=2 conLen=3.99e+06 len=(9340 3981580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[20] loc=(5312650 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5312510 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[19] nrTerm=2 conLen=3.98e+06 len=(2620 3981580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[19] loc=(5633530 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5633390 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[18] nrTerm=2 conLen=3.99e+06 len=(9200 3981580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[18] loc=(5262250 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5262110 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[17] nrTerm=2 conLen=3.98e+06 len=(2480 3980700)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[17] loc=(5211850 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5211710 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[16] nrTerm=2 conLen=3.99e+06 len=(4300 3981580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[16] loc=(5161450 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5161310 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[15] nrTerm=2 conLen=3.98e+06 len=(2480 3980700)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[15] loc=(5683930 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5683790 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[14] nrTerm=2 conLen=3.99e+06 len=(9340 3981580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[14] loc=(5111050 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5110910 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[13] nrTerm=2 conLen=8.91e+05 len=(418270 472880)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[13] loc=(9236280 4862340)
[03/13 01:16:41    325]   Inst tile1 loc=(8820350 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[12] nrTerm=2 conLen=3.99e+06 len=(9200 3981580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[12] loc=(5060650 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5060510 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[11] nrTerm=2 conLen=3.99e+06 len=(10880 3981580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[11] loc=(5734330 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5734190 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[10] nrTerm=2 conLen=3.98e+06 len=(2480 3980700)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[10] loc=(5010250 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5010110 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[9] nrTerm=2 conLen=9.08e+05 len=(414090 493440)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[9] loc=(9236280 4886660)
[03/13 01:16:41    325]   Inst tile1 loc=(8822590 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[6] nrTerm=2 conLen=9.20e+05 len=(406950 513200)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[6] loc=(9236280 4912740)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4400800)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[4] nrTerm=2 conLen=9.80e+05 len=(408190 572100)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[4] loc=(9236280 4963140)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4391840)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[3] nrTerm=2 conLen=9.98e+05 len=(420810 577680)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[3] loc=(9236280 4982660)
[03/13 01:16:41    325]   Inst tile1 loc=(8815870 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[1] nrTerm=2 conLen=4.41e+06 len=(4406190 2480)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[1] loc=(9236280 3093300)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3093200)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_addr_block[0] nrTerm=2 conLen=4.41e+06 len=(4406190 1600)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_addr_block[0] loc=(9236280 3120260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3120080)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_union[9] nrTerm=2 conLen=1.05e+06 len=(443070 606400)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_union[9] loc=(9236280 5013540)
[03/13 01:16:41    325]   Inst tile1 loc=(8800190 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_union[8] nrTerm=2 conLen=4.84e+06 len=(4830890 10980)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_union[8] loc=(0 2201220)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2201120)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_union[6] nrTerm=2 conLen=4.84e+06 len=(4830890 9200)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_union[6] loc=(0 2686740)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2686640)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_union[3] nrTerm=2 conLen=1.10e+06 len=(443910 656800)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_union[3] loc=(9236280 5063940)
[03/13 01:16:41    325]   Inst tile1 loc=(8802430 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_union[2] nrTerm=2 conLen=4.84e+06 len=(4830890 13680)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_union[2] loc=(0 2195460)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2195520)
[03/13 01:16:41    325] Net tile1_io_uncached_0_acquire_bits_union[0] nrTerm=2 conLen=4.85e+06 len=(4830890 14240)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_acquire_bits_union[0] loc=(0 2733060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2733120)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_ready nrTerm=2 conLen=2.49e+06 len=(406950 2080960)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_ready loc=(9236280 6476820)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4398560)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_valid nrTerm=2 conLen=4.41e+06 len=(4406190 2380)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_valid loc=(9236280 963060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 962960)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_addr_beat[1] nrTerm=2 conLen=1.10e+06 len=(429630 671120)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_addr_beat[1] loc=(9236280 5078660)
[03/13 01:16:41    325]   Inst tile1 loc=(8809150 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_manager_xact_id[3] nrTerm=2 conLen=8.02e+05 len=(417870 383800)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_manager_xact_id[3] loc=(9236280 25860)
[03/13 01:16:41    325]   Inst tile1 loc=(8820350 409260)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_manager_xact_id[0] nrTerm=2 conLen=1.29e+06 len=(406950 880800)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_manager_xact_id[0] loc=(9236280 5270660)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4394080)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_g_type[1] nrTerm=2 conLen=1.23e+06 len=(408190 826340)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_g_type[1] loc=(9236280 5215140)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4389600)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_g_type[0] nrTerm=2 conLen=1.29e+06 len=(429770 859280)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_g_type[0] loc=(9236280 5265540)
[03/13 01:16:41    325]   Inst tile1 loc=(8806910 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[63] nrTerm=2 conLen=4.85e+06 len=(4830890 14340)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[63] loc=(0 2737140)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2735360)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[62] nrTerm=2 conLen=4.41e+06 len=(4406190 1600)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[62] loc=(9236280 3216260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3216400)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[61] nrTerm=2 conLen=4.84e+06 len=(4830890 12660)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[61] loc=(0 2150820)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2150720)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[60] nrTerm=2 conLen=4.83e+06 len=(4830890 2580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[60] loc=(0 2787540)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2787440)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[59] nrTerm=2 conLen=4.85e+06 len=(4830890 14240)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[59] loc=(0 2485140)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2487280)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[58] nrTerm=2 conLen=4.41e+06 len=(4406190 2380)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[58] loc=(9236280 3244500)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3244400)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[57] nrTerm=2 conLen=4.84e+06 len=(4830890 10080)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[57] loc=(0 2829060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2828880)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[56] nrTerm=2 conLen=4.84e+06 len=(4830890 5440)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[56] loc=(0 2837940)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2836160)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[55] nrTerm=2 conLen=4.84e+06 len=(4830890 9360)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[55] loc=(0 2445060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2445280)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[54] nrTerm=2 conLen=4.41e+06 len=(4406190 2480)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[54] loc=(9236280 3294900)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3294800)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[53] nrTerm=2 conLen=4.83e+06 len=(4830890 900)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[53] loc=(0 2434740)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2434640)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[51] nrTerm=2 conLen=4.41e+06 len=(4406190 1760)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[51] loc=(9236280 3312260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3312160)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[50] nrTerm=2 conLen=1.13e+06 len=(425290 707200)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[50] loc=(9236280 5114340)
[03/13 01:16:41    325]   Inst tile1 loc=(8811390 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[49] nrTerm=2 conLen=4.84e+06 len=(4830890 9200)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[49] loc=(0 2888340)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2888240)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[48] nrTerm=2 conLen=4.83e+06 len=(4830890 2480)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[48] loc=(0 2100420)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2100320)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[47] nrTerm=2 conLen=4.41e+06 len=(4406190 2380)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[47] loc=(9236280 3345300)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3345200)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[46] nrTerm=2 conLen=4.83e+06 len=(4830890 2640)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[46] loc=(0 2925060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2925200)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[45] nrTerm=2 conLen=4.84e+06 len=(4830890 10880)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[45] loc=(0 2938740)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2938640)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[44] nrTerm=2 conLen=4.41e+06 len=(4406190 2380)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[44] loc=(9236280 3395700)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3395600)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[43] nrTerm=2 conLen=4.41e+06 len=(4406190 2000)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[43] loc=(9236280 3408260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3408480)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[42] nrTerm=2 conLen=4.84e+06 len=(4830890 6960)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[42] loc=(0 2099460)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2095840)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[41] nrTerm=2 conLen=4.83e+06 len=(4830890 2580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[41] loc=(0 2989140)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2989040)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[40] nrTerm=2 conLen=4.83e+06 len=(4830890 2580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[40] loc=(0 2384340)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2384240)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[39] nrTerm=2 conLen=4.84e+06 len=(4830890 7920)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[39] loc=(0 3021060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3020960)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[38] nrTerm=2 conLen=4.41e+06 len=(4406190 2380)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[38] loc=(9236280 3446100)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3446000)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[37] nrTerm=2 conLen=4.83e+06 len=(4830890 2480)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[37] loc=(0 3039540)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3039440)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[36] nrTerm=2 conLen=4.41e+06 len=(4406190 2480)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[36] loc=(9236280 3496500)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3496400)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[35] nrTerm=2 conLen=4.41e+06 len=(4406190 2240)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[35] loc=(9236280 3504260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3504240)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[34] nrTerm=2 conLen=4.84e+06 len=(4830890 9200)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[34] loc=(0 3089940)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3089840)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[33] nrTerm=2 conLen=4.84e+06 len=(4830890 9360)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[33] loc=(0 3117060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3117280)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[32] nrTerm=2 conLen=4.41e+06 len=(4406190 2380)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[32] loc=(9236280 3546900)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3546800)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[31] nrTerm=2 conLen=4.84e+06 len=(4830890 10880)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[31] loc=(0 3140340)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3140240)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[30] nrTerm=2 conLen=4.84e+06 len=(4830890 9600)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[30] loc=(0 2349060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2348960)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[29] nrTerm=2 conLen=4.83e+06 len=(4830890 900)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[29] loc=(0 2050020)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2049920)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[27] nrTerm=2 conLen=4.41e+06 len=(4406190 2940)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[27] loc=(9236280 3597300)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3599440)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[26] nrTerm=2 conLen=4.41e+06 len=(4406190 4960)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[26] loc=(9236280 3600260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3601680)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[25] nrTerm=2 conLen=4.83e+06 len=(4830890 2580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[25] loc=(0 3190740)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3190640)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[24] nrTerm=2 conLen=4.41e+06 len=(4406190 1600)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[24] loc=(9236280 1584260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 1584000)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[23] nrTerm=2 conLen=4.83e+06 len=(4830890 4080)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[23] loc=(0 3213060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3213040)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[22] nrTerm=2 conLen=4.83e+06 len=(4830890 2480)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[22] loc=(0 3241140)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3241040)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[21] nrTerm=2 conLen=4.85e+06 len=(4830890 15920)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[21] loc=(0 2333940)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2332160)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[20] nrTerm=2 conLen=4.84e+06 len=(4830890 9200)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[20] loc=(0 3291540)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3291440)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[19] nrTerm=2 conLen=4.41e+06 len=(4406190 2480)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[19] loc=(9236280 1581300)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 1581200)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[18] nrTerm=2 conLen=4.83e+06 len=(4830890 4080)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[18] loc=(0 2003460)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2003440)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[17] nrTerm=2 conLen=4.84e+06 len=(4830890 10980)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[17] loc=(0 1999620)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 1999520)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[16] nrTerm=2 conLen=4.83e+06 len=(4830890 1920)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[16] loc=(0 3309060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3308800)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[15] nrTerm=2 conLen=4.41e+06 len=(4406190 2380)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[15] loc=(9236280 1530900)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 1530800)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[14] nrTerm=2 conLen=4.84e+06 len=(4830890 10880)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[14] loc=(0 3341940)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3341840)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[13] nrTerm=2 conLen=4.83e+06 len=(4830890 2580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[13] loc=(0 3392340)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3392240)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[12] nrTerm=2 conLen=4.84e+06 len=(4830890 13680)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[12] loc=(0 3405060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3405120)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[11] nrTerm=2 conLen=4.84e+06 len=(4830890 12660)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[11] loc=(0 1949220)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 1949120)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[10] nrTerm=2 conLen=4.83e+06 len=(4830890 2480)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[10] loc=(0 3442740)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3442640)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[9] nrTerm=2 conLen=4.41e+06 len=(4406190 2240)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[9] loc=(9236280 1488260)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 1488240)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[8] nrTerm=2 conLen=4.84e+06 len=(4830890 9200)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[8] loc=(0 3493140)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3493040)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[7] nrTerm=2 conLen=3.99e+06 len=(7520 3981580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[7] loc=(5999770 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(5999630 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[6] nrTerm=2 conLen=4.84e+06 len=(4830890 6720)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[6] loc=(0 3501060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3500880)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[5] nrTerm=2 conLen=4.84e+06 len=(4830890 10880)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[5] loc=(0 3543540)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3543440)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[4] nrTerm=2 conLen=4.05e+06 len=(5840 4045520)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[4] loc=(4830490 8388240)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4343120)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[3] nrTerm=2 conLen=4.83e+06 len=(4830890 2580)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[3] loc=(0 3593940)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3593840)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[2] nrTerm=2 conLen=4.84e+06 len=(4830890 4800)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[2] loc=(0 3597060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 3597200)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[1] nrTerm=2 conLen=1.19e+06 len=(431310 757600)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[1] loc=(9236280 5164740)
[03/13 01:16:41    325]   Inst tile1 loc=(8813630 4407940)
[03/13 01:16:41    325] Net tile1_io_uncached_0_grant_bits_data[0] nrTerm=2 conLen=1.19e+06 len=(406950 779540)
[03/13 01:16:41    325]   FTerm tile1_io_uncached_0_grant_bits_data[0] loc=(9236280 5174660)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4396320)
[03/13 01:16:41    325] Net tile1_io_prci_reset nrTerm=2 conLen=1.38e+06 len=(418570 959200)
[03/13 01:16:41    325]   FTerm tile1_io_prci_reset loc=(9236280 5366340)
[03/13 01:16:41    325]   Inst tile1 loc=(8818110 4407940)
[03/13 01:16:41    325] Net tile1_io_prci_id[0] nrTerm=2 conLen=4.83e+06 len=(4830890 2940)
[03/13 01:16:41    325]   FTerm tile1_io_prci_id[0] loc=(0 2637060)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 2638480)
[03/13 01:16:41    325] Net tile1_io_prci_interrupts_meip nrTerm=2 conLen=2.33e+06 len=(407790 1923380)
[03/13 01:16:41    325]   FTerm tile1_io_prci_interrupts_meip loc=(9236280 6325620)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4403040)
[03/13 01:16:41    325] Net tile1_io_prci_interrupts_seip nrTerm=2 conLen=2.38e+06 len=(412830 1963920)
[03/13 01:16:41    325]   FTerm tile1_io_prci_interrupts_seip loc=(9236280 6371460)
[03/13 01:16:41    325]   Inst tile1 loc=(8824830 4407940)
[03/13 01:16:41    325] Net tile1_io_prci_interrupts_debug nrTerm=2 conLen=2.38e+06 len=(406950 1976480)
[03/13 01:16:41    325]   FTerm tile1_io_prci_interrupts_debug loc=(9236280 6376020)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4405280)
[03/13 01:16:41    325] Net tile1_io_prci_interrupts_mtip nrTerm=2 conLen=2.43e+06 len=(409610 2021840)
[03/13 01:16:41    325]   FTerm tile1_io_prci_interrupts_mtip loc=(9236280 6426420)
[03/13 01:16:41    325]   Inst tile1 loc=(8827070 4407940)
[03/13 01:16:41    325] Net tile1_io_prci_interrupts_msip nrTerm=2 conLen=2.47e+06 len=(407370 2062480)
[03/13 01:16:41    325]   FTerm tile1_io_prci_interrupts_msip loc=(9236280 6467460)
[03/13 01:16:41    325]   Inst tile1 loc=(8829310 4407940)
[03/13 01:16:41    325] Net tile2_io_cached_0_acquire_ready nrTerm=2 conLen=3.99e+06 len=(4270 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_acquire_ready loc=(748090 0)
[03/13 01:16:41    325]   Inst tile2 loc=(747980 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_acquire_valid nrTerm=2 conLen=3.98e+06 len=(2480 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_acquire_valid loc=(596890 0)
[03/13 01:16:41    325]   Inst tile2 loc=(596780 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_acquire_bits_client_xact_id nrTerm=2 conLen=3.82e+06 len=(3404170 419980)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_acquire_bits_client_xact_id loc=(7814170 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7968690)
[03/13 01:16:41    325] Net tile2_io_cached_0_acquire_bits_is_builtin_type nrTerm=2 conLen=3.86e+06 len=(3456670 408330)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_acquire_bits_is_builtin_type loc=(7864570 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4408700 7980310)
[03/13 01:16:41    325] Net tile2_io_cached_0_acquire_bits_data[51] nrTerm=2 conLen=7.56e+05 len=(296170 460300)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_acquire_bits_data[51] loc=(4706170 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7928370)
[03/13 01:16:41    325] Net tile2_io_cached_0_acquire_bits_data[39] nrTerm=2 conLen=8.11e+05 len=(402320 408330)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_acquire_bits_data[39] loc=(4756570 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4359420 7980310)
[03/13 01:16:41    325] Net tile2_io_cached_0_acquire_bits_data[31] nrTerm=2 conLen=9.29e+05 len=(470890 458030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_acquire_bits_data[31] loc=(4880890 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7930610)
[03/13 01:16:41    325] Net tile2_io_cached_0_acquire_bits_data[27] nrTerm=2 conLen=9.79e+05 len=(571160 408330)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_acquire_bits_data[27] loc=(4931290 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4361660 7980310)
[03/13 01:16:41    325] Net tile2_io_cached_0_probe_ready nrTerm=2 conLen=3.85e+06 len=(425820 3425600)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_probe_ready loc=(0 563460)
[03/13 01:16:41    325]   Inst tile2 loc=(425420 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_probe_valid nrTerm=2 conLen=3.99e+06 len=(9310 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_probe_valid loc=(697690 0)
[03/13 01:16:41    325]   Inst tile2 loc=(697580 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_probe_bits_addr_block[22] nrTerm=2 conLen=7.56e+05 len=(411960 343950)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_probe_bits_addr_block[22] loc=(0 3693060)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4035810)
[03/13 01:16:41    325] Net tile2_io_cached_0_probe_bits_addr_block[20] nrTerm=2 conLen=7.71e+05 len=(468380 302810)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_probe_bits_addr_block[20] loc=(0 3679620)
[03/13 01:16:41    325]   Inst tile2 loc=(467980 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_ready nrTerm=2 conLen=3.78e+06 len=(452810 3322570)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_ready loc=(0 659460)
[03/13 01:16:41    325]   Inst tile2 loc=(452300 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_valid nrTerm=2 conLen=3.99e+06 len=(4270 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_valid loc=(546490 0)
[03/13 01:16:41    325]   Inst tile2 loc=(546380 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_addr_block[21] nrTerm=2 conLen=2.54e+06 len=(461660 2075370)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_addr_block[21] loc=(0 1907460)
[03/13 01:16:41    325]   Inst tile2 loc=(461260 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_addr_block[20] nrTerm=2 conLen=2.55e+06 len=(463900 2083610)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_addr_block[20] loc=(0 1898820)
[03/13 01:16:41    325]   Inst tile2 loc=(463500 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_addr_block[17] nrTerm=2 conLen=2.59e+06 len=(459530 2134010)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_addr_block[17] loc=(0 1848420)
[03/13 01:16:41    325]   Inst tile2 loc=(459020 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_addr_block[16] nrTerm=2 conLen=2.63e+06 len=(411960 2221070)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_addr_block[16] loc=(0 1811460)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4031330)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_addr_block[15] nrTerm=2 conLen=2.65e+06 len=(462890 2186480)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_addr_block[15] loc=(0 1798020)
[03/13 01:16:41    325]   Inst tile2 loc=(456780 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_addr_block[14] nrTerm=2 conLen=2.69e+06 len=(411960 2277790)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_addr_block[14] loc=(0 1747620)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4024610)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_addr_block[12] nrTerm=2 conLen=2.73e+06 len=(411960 2318160)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_addr_block[12] loc=(0 1715460)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4029090)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_addr_block[11] nrTerm=2 conLen=2.74e+06 len=(456170 2285210)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_addr_block[11] loc=(0 1697220)
[03/13 01:16:41    325]   Inst tile2 loc=(454540 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_addr_block[8] nrTerm=2 conLen=2.79e+06 len=(411960 2380830)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_addr_block[8] loc=(0 1646820)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4026850)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_addr_block[7] nrTerm=2 conLen=2.82e+06 len=(411960 2407440)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_addr_block[7] loc=(0 1619460)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4022370)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_addr_block[4] nrTerm=2 conLen=3.99e+06 len=(4270 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_addr_block[4] loc=(1756090 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1755980 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_addr_block[2] nrTerm=2 conLen=3.99e+06 len=(9310 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_addr_block[2] loc=(1705690 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1705580 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_addr_block[0] nrTerm=2 conLen=3.99e+06 len=(9200 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_addr_block[0] loc=(1655290 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1655180 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_client_xact_id nrTerm=2 conLen=4.83e+06 len=(4825880 4160)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_client_xact_id loc=(9236280 6527220)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 6527250)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_voluntary nrTerm=2 conLen=3.87e+06 len=(423580 3444410)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_voluntary loc=(0 538020)
[03/13 01:16:41    325]   Inst tile2 loc=(423180 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_r_type[2] nrTerm=2 conLen=3.99e+06 len=(4270 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_r_type[2] loc=(1352890 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1352780 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_r_type[1] nrTerm=2 conLen=3.09e+06 len=(448220 2640080)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_r_type[1] loc=(0 1344420)
[03/13 01:16:41    325]   Inst tile2 loc=(447820 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[63] nrTerm=2 conLen=1.84e+06 len=(1427120 408330)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[63] loc=(5784730 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4363900 7980310)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[62] nrTerm=2 conLen=1.88e+06 len=(1425130 455260)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[62] loc=(5835130 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7935090)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[60] nrTerm=2 conLen=1.93e+06 len=(1476240 455790)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[60] loc=(5885530 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7932850)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[58] nrTerm=2 conLen=1.98e+06 len=(1525930 451900)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[58] loc=(5935930 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7937330)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[57] nrTerm=2 conLen=2.10e+06 len=(1687520 408330)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[57] loc=(6050170 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4368380 7980310)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[56] nrTerm=2 conLen=2.14e+06 len=(1736240 408330)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[56] loc=(6100570 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4366140 7980310)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[47] nrTerm=2 conLen=2.19e+06 len=(1781600 408330)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[47] loc=(6150970 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4370620 7980310)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[46] nrTerm=2 conLen=3.98e+06 len=(2480 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[46] loc=(1604890 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1604780 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[44] nrTerm=2 conLen=2.24e+06 len=(1791370 448540)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[44] loc=(6201370 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7941810)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[43] nrTerm=2 conLen=2.29e+06 len=(1841770 445180)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[43] loc=(6251770 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7944050)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[42] nrTerm=2 conLen=2.33e+06 len=(1892170 442350)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[42] loc=(6302170 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7946290)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[41] nrTerm=2 conLen=2.84e+06 len=(411960 2424510)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[41] loc=(0 1596420)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4020130)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[40] nrTerm=2 conLen=3.99e+06 len=(4270 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[40] loc=(1554490 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1554380 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[39] nrTerm=2 conLen=2.39e+06 len=(1942570 449070)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[39] loc=(6352570 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7939570)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[38] nrTerm=2 conLen=2.44e+06 len=(2035280 408330)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[38] loc=(6402970 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4377340 7980310)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[36] nrTerm=2 conLen=2.49e+06 len=(2082320 408330)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[36] loc=(6453370 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4372860 7980310)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[33] nrTerm=2 conLen=2.89e+06 len=(451130 2436410)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[33] loc=(0 1546020)
[03/13 01:16:41    325]   Inst tile2 loc=(450060 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[32] nrTerm=2 conLen=2.91e+06 len=(411960 2497600)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[32] loc=(0 1523460)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4017890)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[31] nrTerm=2 conLen=3.99e+06 len=(9310 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[31] loc=(1504090 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1503980 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[30] nrTerm=2 conLen=2.54e+06 len=(2129470 408330)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[30] loc=(6503770 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4375100 7980310)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[29] nrTerm=2 conLen=2.93e+06 len=(412490 2520830)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[29] loc=(0 1495620)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4015650)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[28] nrTerm=2 conLen=2.58e+06 len=(2144880 437870)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[28] loc=(6554170 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7950770)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[27] nrTerm=2 conLen=2.64e+06 len=(2231000 408330)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[27] loc=(6604570 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4381820 7980310)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[25] nrTerm=2 conLen=2.69e+06 len=(2245680 440140)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[25] loc=(6654970 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7948530)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[23] nrTerm=2 conLen=3.99e+06 len=(9200 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[23] loc=(1453690 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1453580 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[22] nrTerm=2 conLen=2.73e+06 len=(2326590 408330)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[22] loc=(6705370 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4379580 7980310)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[21] nrTerm=2 conLen=4.84e+06 len=(4825880 10880)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[21] loc=(9236280 5893860)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5893890)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[20] nrTerm=2 conLen=2.98e+06 len=(444410 2537600)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[20] loc=(0 1445220)
[03/13 01:16:41    325]   Inst tile2 loc=(438860 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[19] nrTerm=2 conLen=4.83e+06 len=(4825880 9040)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[19] loc=(9236280 5888260)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5888290)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[18] nrTerm=2 conLen=2.78e+06 len=(2345770 433390)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[18] loc=(6755770 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7955250)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[17] nrTerm=2 conLen=4.83e+06 len=(4825880 7550)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[17] loc=(9236280 5843460)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5843490)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[16] nrTerm=2 conLen=3.00e+06 len=(443740 2554570)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[16] loc=(0 1427460)
[03/13 01:16:41    325]   Inst tile2 loc=(443340 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[14] nrTerm=2 conLen=3.98e+06 len=(2480 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[14] loc=(1403290 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1403180 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_release_bits_data[13] nrTerm=2 conLen=3.04e+06 len=(427610 2617150)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_release_bits_data[13] loc=(0 1394820)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4011170)
[03/13 01:16:41    325] Net tile2_io_cached_0_grant_ready nrTerm=2 conLen=3.99e+06 len=(9310 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_grant_ready loc=(496090 0)
[03/13 01:16:41    325]   Inst tile2 loc=(495980 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_grant_bits_manager_id nrTerm=2 conLen=3.77e+06 len=(411960 3361950)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_grant_bits_manager_id loc=(0 638820)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 3999970)
[03/13 01:16:41    325] Net tile2_io_cached_0_finish_ready nrTerm=2 conLen=3.99e+06 len=(10210 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_finish_ready loc=(647290 0)
[03/13 01:16:41    325]   Inst tile2 loc=(648300 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_finish_valid nrTerm=2 conLen=3.93e+06 len=(421340 3505280)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_finish_valid loc=(0 487620)
[03/13 01:16:41    325]   Inst tile2 loc=(420940 3981630)
[03/13 01:16:41    325] Net tile2_io_cached_0_finish_bits_manager_id nrTerm=2 conLen=3.94e+06 len=(412890 3528400)
[03/13 01:16:41    325]   FTerm tile2_io_cached_0_finish_bits_manager_id loc=(0 467460)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 3993250)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_ready nrTerm=2 conLen=3.81e+06 len=(415850 3396670)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_ready loc=(0 588420)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 3984290)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_valid nrTerm=2 conLen=3.96e+06 len=(411960 3545630)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_valid loc=(0 437220)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 3982050)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_client_xact_id nrTerm=2 conLen=4.84e+06 len=(4825880 13680)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_client_xact_id loc=(9236280 6563460)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 6563650)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_addr_beat[2] nrTerm=2 conLen=2.83e+06 len=(2396880 431150)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_addr_beat[2] loc=(6806170 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7957490)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_addr_beat[1] nrTerm=2 conLen=4.83e+06 len=(4825880 4160)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_addr_beat[1] loc=(9236280 5742660)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5742690)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_addr_beat[0] nrTerm=2 conLen=3.10e+06 len=(446090 2650570)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_addr_beat[0] loc=(0 1331460)
[03/13 01:16:41    325]   Inst tile2 loc=(445580 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_is_builtin_type nrTerm=2 conLen=3.93e+06 len=(3517040 408330)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_is_builtin_type loc=(7914970 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4399740 7980310)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_a_type[2] nrTerm=2 conLen=4.83e+06 len=(4825880 4160)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_a_type[2] loc=(9236280 5944260)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5945970)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_a_type[1] nrTerm=2 conLen=4.83e+06 len=(4825880 4160)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_a_type[1] loc=(9236280 5793060)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5793090)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_a_type[0] nrTerm=2 conLen=4.83e+06 len=(4825880 3760)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_a_type[0] loc=(9236280 5792260)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5790850)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_union[10] nrTerm=2 conLen=3.30e+06 len=(2874440 423340)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_union[10] loc=(7259770 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7966450)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_union[9] nrTerm=2 conLen=3.33e+06 len=(2920640 408330)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_union[9] loc=(7310170 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4390780 7980310)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_union[8] nrTerm=2 conLen=3.62e+06 len=(411960 3212990)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_union[8] loc=(0 790020)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4002210)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_union[7] nrTerm=2 conLen=4.83e+06 len=(4825880 6370)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_union[7] loc=(9236280 6124020)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 6121810)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_union[6] nrTerm=2 conLen=3.64e+06 len=(411960 3231470)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_union[6] loc=(0 755460)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 3986530)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_union[5] nrTerm=2 conLen=4.83e+06 len=(4825880 7550)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_union[5] loc=(9236280 5440260)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5440290)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_union[4] nrTerm=2 conLen=3.37e+06 len=(2963870 408330)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_union[4] loc=(7360570 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4397500 7980310)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_union[3] nrTerm=2 conLen=3.43e+06 len=(3018750 408330)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_union[3] loc=(7410970 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4393020 7980310)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_union[2] nrTerm=2 conLen=3.67e+06 len=(414170 3258910)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_union[2] loc=(0 739620)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 3997730)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_union[1] nrTerm=2 conLen=4.84e+06 len=(4825880 14240)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_union[1] loc=(9236280 6275220)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 6275250)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_union[0] nrTerm=2 conLen=3.71e+06 len=(420890 3293600)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_union[0] loc=(0 689220)
[03/13 01:16:41    325]   Inst tile2 loc=(414220 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[63] nrTerm=2 conLen=4.84e+06 len=(4825880 9920)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[63] loc=(9236280 5984260)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5985170)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[61] nrTerm=2 conLen=3.99e+06 len=(10430 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[61] loc=(1302490 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1301260 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[60] nrTerm=2 conLen=4.83e+06 len=(4825880 7280)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[60] loc=(9236280 5696260)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5696210)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[58] nrTerm=2 conLen=3.13e+06 len=(411960 2720720)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[58] loc=(0 1294020)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4013410)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[57] nrTerm=2 conLen=4.84e+06 len=(4825880 14240)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[57] loc=(9236280 5692260)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5692290)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[55] nrTerm=2 conLen=3.99e+06 len=(9200 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[55] loc=(1252090 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1250300 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[54] nrTerm=2 conLen=4.83e+06 len=(4825880 2510)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[54] loc=(9236280 5994660)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5996370)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[52] nrTerm=2 conLen=3.18e+06 len=(441500 2738810)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[52] loc=(0 1243620)
[03/13 01:16:41    325]   Inst tile2 loc=(441100 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[51] nrTerm=2 conLen=4.83e+06 len=(4825880 7550)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[51] loc=(9236280 5641860)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5641890)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[49] nrTerm=2 conLen=3.19e+06 len=(411960 2774670)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[49] loc=(0 1235460)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4008930)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[48] nrTerm=2 conLen=2.88e+06 len=(2446570 430060)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[48] loc=(6856570 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7959730)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[45] nrTerm=2 conLen=3.98e+06 len=(2930 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[45] loc=(1201690 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1203820 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[43] nrTerm=2 conLen=4.84e+06 len=(4825880 12560)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[43] loc=(9236280 5600260)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5600450)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[40] nrTerm=2 conLen=3.23e+06 len=(411960 2814270)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[40] loc=(0 1193220)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4006690)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[39] nrTerm=2 conLen=3.99e+06 len=(4270 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[39] loc=(1151290 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1151180 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[37] nrTerm=2 conLen=4.83e+06 len=(4825880 830)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[37] loc=(9236280 5591460)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5591490)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[34] nrTerm=2 conLen=3.28e+06 len=(438090 2839610)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[34] loc=(0 1142820)
[03/13 01:16:41    325]   Inst tile2 loc=(436620 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[33] nrTerm=2 conLen=3.27e+06 len=(430300 2843370)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[33] loc=(0 1139460)
[03/13 01:16:41    325]   Inst tile2 loc=(429900 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[31] nrTerm=2 conLen=4.84e+06 len=(4825880 9230)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[31] loc=(9236280 6045060)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 6046770)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[30] nrTerm=2 conLen=7.68e+05 len=(411960 356370)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[30] loc=(0 8333220)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 7977650)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[29] nrTerm=2 conLen=7.96e+05 len=(384240 411580)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[29] loc=(32410 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(413660 7980310)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[28] nrTerm=2 conLen=7.99e+05 len=(412490 386370)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[28] loc=(0 8365060)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 7979890)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[27] nrTerm=2 conLen=3.99e+06 len=(9200 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[27] loc=(1100890 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1101900 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[26] nrTerm=2 conLen=3.32e+06 len=(428060 2890010)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[26] loc=(0 1092420)
[03/13 01:16:41    325]   Inst tile2 loc=(427660 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[25] nrTerm=2 conLen=2.93e+06 len=(2496970 435630)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[25] loc=(6906970 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7953010)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[24] nrTerm=2 conLen=3.36e+06 len=(411960 2952430)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[24] loc=(0 1043460)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 3995490)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[23] nrTerm=2 conLen=4.83e+06 len=(4825880 4160)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[23] loc=(9236280 5541060)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5541090)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[22] nrTerm=2 conLen=2.97e+06 len=(2547370 426700)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[22] loc=(6957370 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7961970)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[21] nrTerm=2 conLen=3.03e+06 len=(2624960 408330)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[21] loc=(7007770 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4384060 7980310)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[20] nrTerm=2 conLen=3.38e+06 len=(434780 2940410)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[20] loc=(0 1042020)
[03/13 01:16:41    325]   Inst tile2 loc=(434380 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[19] nrTerm=2 conLen=3.99e+06 len=(9200 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[19] loc=(1050490 0)
[03/13 01:16:41    325]   Inst tile2 loc=(1050380 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[18] nrTerm=2 conLen=3.98e+06 len=(2480 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[18] loc=(1000090 0)
[03/13 01:16:41    325]   Inst tile2 loc=(999980 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[17] nrTerm=2 conLen=4.83e+06 len=(4825880 2480)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[17] loc=(9236280 6174420)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 6174450)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[16] nrTerm=2 conLen=3.41e+06 len=(411960 3000190)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[16] loc=(0 991620)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 3991010)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[15] nrTerm=2 conLen=4.83e+06 len=(4825880 1600)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[15] loc=(9236280 5504260)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5504130)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[14] nrTerm=2 conLen=3.07e+06 len=(2648170 424430)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[14] loc=(7058170 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7964210)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[13] nrTerm=2 conLen=3.13e+06 len=(2723070 408330)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[13] loc=(7108570 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4386300 7980310)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[12] nrTerm=2 conLen=3.47e+06 len=(411960 3062640)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[12] loc=(0 947460)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4004450)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[11] nrTerm=2 conLen=3.99e+06 len=(4270 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[11] loc=(949690 0)
[03/13 01:16:41    325]   Inst tile2 loc=(949580 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[10] nrTerm=2 conLen=3.46e+06 len=(419100 3041210)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[10] loc=(0 941220)
[03/13 01:16:41    325]   Inst tile2 loc=(418700 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[9] nrTerm=2 conLen=4.84e+06 len=(4825880 9600)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[9] loc=(9236280 6179460)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 6179490)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[8] nrTerm=2 conLen=3.51e+06 len=(411960 3098750)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[8] loc=(0 890820)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 3988770)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[7] nrTerm=2 conLen=4.84e+06 len=(4825880 10880)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[7] loc=(9236280 5490660)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5490690)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[6] nrTerm=2 conLen=3.17e+06 len=(2764510 408330)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[6] loc=(7158970 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4395260 7980310)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[5] nrTerm=2 conLen=3.23e+06 len=(2821230 408330)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[5] loc=(7209370 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4388540 7980310)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[4] nrTerm=2 conLen=3.57e+06 len=(433050 3133600)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[4] loc=(0 851460)
[03/13 01:16:41    325]   Inst tile2 loc=(432140 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[3] nrTerm=2 conLen=3.99e+06 len=(9310 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[3] loc=(899290 0)
[03/13 01:16:41    325]   Inst tile2 loc=(899180 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[2] nrTerm=2 conLen=4.84e+06 len=(4825880 9230)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[2] loc=(9236280 6224820)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 6224850)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[1] nrTerm=2 conLen=3.56e+06 len=(416860 3142010)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[1] loc=(0 840420)
[03/13 01:16:41    325]   Inst tile2 loc=(416460 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_acquire_bits_data[0] nrTerm=2 conLen=4.83e+06 len=(4825880 2960)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_acquire_bits_data[0] loc=(9236280 6080260)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 6081490)
[03/13 01:16:41    325] Net tile2_io_uncached_0_grant_ready nrTerm=2 conLen=4.83e+06 len=(4825880 2480)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_grant_ready loc=(9236280 6577620)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 6577650)
[03/13 01:16:41    325] Net tile2_io_uncached_0_grant_bits_manager_xact_id[3] nrTerm=2 conLen=3.99e+06 len=(9200 3982030)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_grant_bits_manager_xact_id[3] loc=(848890 0)
[03/13 01:16:41    325]   Inst tile2 loc=(848780 3981630)
[03/13 01:16:41    325] Net tile2_io_uncached_0_grant_bits_manager_xact_id[2] nrTerm=2 conLen=4.84e+06 len=(4825880 9360)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_grant_bits_manager_xact_id[2] loc=(9236280 6275460)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 6277490)
[03/13 01:16:41    325] Net tile2_io_uncached_0_grant_bits_manager_xact_id[1] nrTerm=2 conLen=4.83e+06 len=(4825880 2960)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_grant_bits_manager_xact_id[1] loc=(9236280 5408260)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5408370)
[03/13 01:16:41    325] Net tile2_io_uncached_0_grant_bits_manager_xact_id[0] nrTerm=2 conLen=3.47e+06 len=(3052080 417710)
[03/13 01:16:41    325]   FTerm tile2_io_uncached_0_grant_bits_manager_xact_id[0] loc=(7461370 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7970930)
[03/13 01:16:41    325] Net tile2_io_prci_reset nrTerm=2 conLen=3.52e+06 len=(3110590 408330)
[03/13 01:16:41    325]   FTerm tile2_io_prci_reset loc=(7511770 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4401980 7980310)
[03/13 01:16:41    325] Net tile2_io_prci_interrupts_meip nrTerm=2 conLen=3.57e+06 len=(3152170 415470)
[03/13 01:16:41    325]   FTerm tile2_io_prci_interrupts_meip loc=(7562170 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7973170)
[03/13 01:16:41    325] Net tile2_io_prci_interrupts_seip nrTerm=2 conLen=3.62e+06 len=(3209600 409900)
[03/13 01:16:41    325]   FTerm tile2_io_prci_interrupts_seip loc=(7612570 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4404220 7980310)
[03/13 01:16:41    325] Net tile2_io_prci_interrupts_debug nrTerm=2 conLen=3.67e+06 len=(3252970 413260)
[03/13 01:16:41    325]   FTerm tile2_io_prci_interrupts_debug loc=(7662970 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7975410)
[03/13 01:16:41    325] Net tile2_io_prci_interrupts_mtip nrTerm=2 conLen=3.72e+06 len=(3312080 411580)
[03/13 01:16:41    325]   FTerm tile2_io_prci_interrupts_mtip loc=(7713370 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4406460 7980310)
[03/13 01:16:41    325] Net tile2_io_prci_interrupts_msip nrTerm=2 conLen=3.77e+06 len=(3353770 411580)
[03/13 01:16:41    325]   FTerm tile2_io_prci_interrupts_msip loc=(7763770 8388240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 7977650)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[63] nrTerm=2 conLen=4.45e+06 len=(4428550 16660)
[03/13 01:16:41    325]   Inst tile2 loc=(4401980 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3975200)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[61] nrTerm=2 conLen=4.50e+06 len=(4440310 57040)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4423330)
[03/13 01:16:41    325]   Inst tile1 loc=(4851070 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[60] nrTerm=2 conLen=4.43e+06 len=(4419730 14420)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 3988770)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3988640)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[59] nrTerm=2 conLen=4.53e+06 len=(4461600 65440)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4435090)
[03/13 01:16:41    325]   Inst tile1 loc=(4866750 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[58] nrTerm=2 conLen=4.52e+06 len=(4444930 73840)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4421090)
[03/13 01:16:41    325]   Inst tile1 loc=(4842110 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[57] nrTerm=2 conLen=4.47e+06 len=(4426320 44900)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4401490)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4401360)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[56] nrTerm=2 conLen=4.44e+06 len=(4420130 15360)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4372370)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4372240)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[54] nrTerm=2 conLen=4.44e+06 len=(4422120 21360)
[03/13 01:16:41    325]   Inst tile2 loc=(4408700 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3979680)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[53] nrTerm=2 conLen=4.42e+06 len=(4419730 3360)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4374610)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4374480)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[51] nrTerm=2 conLen=4.48e+06 len=(4426760 50810)
[03/13 01:16:41    325]   Inst tile2 loc=(4404220 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3977440)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[49] nrTerm=2 conLen=4.47e+06 len=(4420130 51520)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4397010)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4396880)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[48] nrTerm=2 conLen=4.52e+06 len=(4441990 74060)
[03/13 01:16:41    325]   Inst tile2 loc=(4388540 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3993120)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[47] nrTerm=2 conLen=4.42e+06 len=(4419730 5100)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4370130)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4370000)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[46] nrTerm=2 conLen=4.49e+06 len=(4451650 38560)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4432850)
[03/13 01:16:41    325]   Inst tile1 loc=(4862270 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[43] nrTerm=2 conLen=4.43e+06 len=(4419730 14240)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 3986530)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3986400)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[42] nrTerm=2 conLen=4.45e+06 len=(4419730 26590)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4345490)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4345360)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[39] nrTerm=2 conLen=4.46e+06 len=(4428130 32470)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4412690)
[03/13 01:16:41    325]   Inst tile1 loc=(4837630 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[37] nrTerm=2 conLen=4.46e+06 len=(4425780 32720)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4410450)
[03/13 01:16:41    325]   Inst tile1 loc=(4835390 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[36] nrTerm=2 conLen=4.51e+06 len=(4469430 43600)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4446290)
[03/13 01:16:41    325]   Inst tile1 loc=(4880190 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[32] nrTerm=2 conLen=4.43e+06 len=(4419730 12560)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4358930)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4358800)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[31] nrTerm=2 conLen=4.46e+06 len=(4425080 30660)
[03/13 01:16:41    325]   Inst tile2 loc=(4406460 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3984160)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[30] nrTerm=2 conLen=4.55e+06 len=(4468450 82240)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4444050)
[03/13 01:16:41    325]   Inst tile1 loc=(4877950 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[29] nrTerm=2 conLen=4.52e+06 len=(4471670 45280)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4448530)
[03/13 01:16:41    325]   Inst tile1 loc=(4882430 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[26] nrTerm=2 conLen=4.44e+06 len=(4419730 20260)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4403730)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4403600)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[25] nrTerm=2 conLen=4.47e+06 len=(4428840 43720)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 3995490)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3995360)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[24] nrTerm=2 conLen=4.57e+06 len=(4483570 85600)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4457490)
[03/13 01:16:41    325]   Inst tile1 loc=(4893630 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[23] nrTerm=2 conLen=4.43e+06 len=(4422390 7520)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4408210)
[03/13 01:16:41    325]   Inst tile1 loc=(4833150 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[22] nrTerm=2 conLen=4.54e+06 len=(4421280 118400)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4441810)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4361040)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[21] nrTerm=2 conLen=4.43e+06 len=(4419730 7550)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4383570)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4378960)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[20] nrTerm=2 conLen=4.44e+06 len=(4421810 21360)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4381330)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4381200)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[18] nrTerm=2 conLen=4.44e+06 len=(4419730 16760)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4390290)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4390160)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[17] nrTerm=2 conLen=4.45e+06 len=(4419730 32720)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4385810)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4385680)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[15] nrTerm=2 conLen=4.48e+06 len=(4438070 39840)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4394770)
[03/13 01:16:41    325]   Inst tile1 loc=(4848830 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[14] nrTerm=2 conLen=4.44e+06 len=(4419730 24320)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4365650)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4365520)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[13] nrTerm=2 conLen=4.51e+06 len=(4444930 68800)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4430610)
[03/13 01:16:41    325]   Inst tile1 loc=(4855550 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[10] nrTerm=2 conLen=4.44e+06 len=(4419730 17040)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4405970)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4405840)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[9] nrTerm=2 conLen=4.50e+06 len=(4442550 60400)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4425570)
[03/13 01:16:41    325]   Inst tile1 loc=(4853310 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[8] nrTerm=2 conLen=4.57e+06 len=(4470020 97440)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4379090)
[03/13 01:16:41    325]   Inst tile1 loc=(4871230 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[6] nrTerm=2 conLen=4.44e+06 len=(4419730 20030)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4367890)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4367760)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[5] nrTerm=2 conLen=4.44e+06 len=(4419730 19590)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4388050)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4383440)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[3] nrTerm=2 conLen=4.50e+06 len=(4429110 68800)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4414930)
[03/13 01:16:41    325]   Inst tile1 loc=(4839870 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[2] nrTerm=2 conLen=4.46e+06 len=(4420130 37540)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4399250)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4399120)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_data[0] nrTerm=2 conLen=4.46e+06 len=(4428840 30990)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 3982050)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3981920)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_a_type[2] nrTerm=3 conLen=9.04e+05 len=(458990 1349550)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5751090)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 5756690)
[03/13 01:16:41    325]   Inst tile1 loc=(4868990 4407940)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_a_type[1] nrTerm=2 conLen=4.44e+06 len=(4432030 9770)
[03/13 01:16:41    325]   Inst tile2 loc=(4399740 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3972960)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_a_type[0] nrTerm=2 conLen=4.43e+06 len=(4419730 13140)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 4004450)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4004320)
[03/13 01:16:41    325] Net intrnl_io_uncached_0_acquire_bits_addr_beat[1] nrTerm=2 conLen=4.44e+06 len=(4420440 20800)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 3991010)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3990880)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[63] nrTerm=2 conLen=4.54e+06 len=(4482310 60890)
[03/13 01:16:41    325]   Inst tile2 loc=(4348220 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3946080)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[62] nrTerm=2 conLen=4.47e+06 len=(4419730 54560)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 4002210)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4002080)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[61] nrTerm=2 conLen=4.56e+06 len=(4481360 76010)
[03/13 01:16:41    325]   Inst tile2 loc=(4350460 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3948320)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[58] nrTerm=2 conLen=4.46e+06 len=(4419730 36920)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 4040290)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4013280)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[57] nrTerm=2 conLen=4.45e+06 len=(4439750 14740)
[03/13 01:16:41    325]   Inst tile2 loc=(4390780 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3970720)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[56] nrTerm=2 conLen=4.56e+06 len=(4421720 133550)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 4029090)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3961760)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[55] nrTerm=2 conLen=4.51e+06 len=(4446920 65930)
[03/13 01:16:41    325]   Inst tile2 loc=(4386300 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3968480)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[54] nrTerm=2 conLen=4.56e+06 len=(4478390 78880)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4453010)
[03/13 01:16:41    325]   Inst tile1 loc=(4889150 4407940)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[53] nrTerm=2 conLen=4.53e+06 len=(4457840 72650)
[03/13 01:16:41    325]   Inst tile2 loc=(4377340 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3966240)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[52] nrTerm=2 conLen=4.58e+06 len=(4490180 88960)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4455250)
[03/13 01:16:41    325]   Inst tile1 loc=(4891390 4407940)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[51] nrTerm=2 conLen=4.43e+06 len=(4419730 11540)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 4015650)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4015520)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[50] nrTerm=2 conLen=4.55e+06 len=(4478530 66480)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4450770)
[03/13 01:16:41    325]   Inst tile1 loc=(4886910 4407940)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[49] nrTerm=2 conLen=4.44e+06 len=(4419730 17700)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4363410)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4349840)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[48] nrTerm=2 conLen=4.44e+06 len=(4419730 15920)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4361170)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4347600)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[40] nrTerm=2 conLen=4.56e+06 len=(4471110 91520)
[03/13 01:16:41    325]   Inst tile2 loc=(4359420 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3957280)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[39] nrTerm=2 conLen=4.52e+06 len=(4478840 40170)
[03/13 01:16:41    325]   Inst tile2 loc=(4352700 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3950560)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[38] nrTerm=2 conLen=4.49e+06 len=(4420570 73140)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 4035810)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4008800)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[37] nrTerm=2 conLen=4.46e+06 len=(4419730 35440)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 4042530)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4042400)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[36] nrTerm=2 conLen=4.45e+06 len=(4419730 32260)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 4038050)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4011040)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[28] nrTerm=2 conLen=4.56e+06 len=(4464950 92320)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4439570)
[03/13 01:16:41    325]   Inst tile1 loc=(4875710 4407940)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[26] nrTerm=2 conLen=4.49e+06 len=(4424240 61310)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4376850)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4363280)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[24] nrTerm=2 conLen=4.56e+06 len=(4463410 97360)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4437330)
[03/13 01:16:41    325]   Inst tile1 loc=(4873470 4407940)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[23] nrTerm=2 conLen=4.47e+06 len=(4419730 52880)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 4031330)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4031200)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[22] nrTerm=2 conLen=4.54e+06 len=(4475590 60050)
[03/13 01:16:41    325]   Inst tile2 loc=(4354940 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3952800)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[21] nrTerm=2 conLen=4.52e+06 len=(4473350 44090)
[03/13 01:16:41    325]   Inst tile2 loc=(4357180 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3955040)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[19] nrTerm=2 conLen=4.56e+06 len=(4470440 94490)
[03/13 01:16:41    325]   Inst tile2 loc=(4361660 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3959520)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[17] nrTerm=2 conLen=4.45e+06 len=(4419730 34400)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 4033570)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4006560)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[16] nrTerm=2 conLen=4.50e+06 len=(4432640 72020)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 4026850)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3999840)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[15] nrTerm=2 conLen=4.46e+06 len=(4419730 37860)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 4022370)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4022240)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[13] nrTerm=2 conLen=4.44e+06 len=(4419730 17600)
[03/13 01:16:41    325]   Inst tile2 loc=(4410800 4017890)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 4017760)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[8] nrTerm=2 conLen=4.54e+06 len=(4459630 85260)
[03/13 01:16:41    325]   Inst tile2 loc=(4375100 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3997600)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_data[1] nrTerm=2 conLen=4.54e+06 len=(4462150 81050)
[03/13 01:16:41    325]   Inst tile2 loc=(4368380 3981630)
[03/13 01:16:41    325]   Inst tile1 loc=(8829730 3964000)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_a_type[2] nrTerm=3 conLen=2.22e+06 len=(4419730 15950)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4338210)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4335970)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4336400)
[03/13 01:16:41    325] Net intrnl_io_cached_0_acquire_bits_a_type[0] nrTerm=2 conLen=4.43e+06 len=(4419730 10350)
[03/13 01:16:41    325]   Inst tile2 loc=(411560 4233490)
[03/13 01:16:41    325]   Inst tile1 loc=(4830490 4233360)
[03/13 01:16:41    325] 
[03/13 01:16:41    325] Total number of long connections = 860
[03/13 01:16:41    325] Io: nrCon=347
[03/13 01:16:41    325] HInst topLevel: nrCon=513
[03/13 01:16:41    325] 
[03/13 01:16:41    325] 
[03/13 01:16:41    325] Total length: 8.814e+05um, number of vias: 3431
[03/13 01:16:41    325] M1(H) length: 0.000e+00um, number of vias: 0
[03/13 01:16:41    325] M2(V) length: 0.000e+00um, number of vias: 0
[03/13 01:16:41    325] M3(H) length: 0.000e+00um, number of vias: 0
[03/13 01:16:41    325] M4(V) length: 0.000e+00um, number of vias: 0
[03/13 01:16:41    325] M5(H) length: 0.000e+00um, number of vias: 0
[03/13 01:16:41    325] M6(V) length: 0.000e+00um, number of vias: 1056
[03/13 01:16:41    325] M7(H) length: 6.394e+05um, number of vias: 1903
[03/13 01:16:41    325] M8(V) length: 2.334e+05um, number of vias: 472
[03/13 01:16:41    325] M9(H) length: 8.667e+03um, number of vias: 0
[03/13 01:16:41    325] M10(V) length: 0.000e+00um
[03/13 01:16:41    325] *** Report route (0:00:00.0 1433.2M) ***
[03/13 01:16:41    325] 
[03/13 01:16:41    325] <CMD> reportWire ../logs/rockettile_x2/innovus_rockettile_x2_minrule_wireReport.rpt 0
[03/13 01:16:41    325] <CMD> summaryReport -noHtml -outfile ../logs/rockettile_x2/innovus_rockettile_x2_minrule_summaryReport.rpt
[03/13 01:16:41    325] Start to collect the design information.
[03/13 01:16:41    325] Build netlist information for Cell rockettile_x2_minrule.
[03/13 01:16:41    325] Finished collecting the design information.
[03/13 01:16:41    325] Generating macro cells used in the design report.
[03/13 01:16:41    325] Analyze library ... 
[03/13 01:16:41    325] Analyze netlist ... 
[03/13 01:16:41    325] Analyze timing ... 
[03/13 01:16:41    325] Analyze floorplan/placement ... 
[03/13 01:16:42    326] **WARN: (IMPSP-390):	Could not determine power-rail locations, as no insts available to check PGTerms.
[03/13 01:16:43    327] Analysis Routing ...
[03/13 01:16:43    327] Report saved in file ../logs/rockettile_x2/innovus_rockettile_x2_minrule_summaryReport.rpt.
[03/13 01:16:43    327] <CMD> saveDesign ../outputs/rockettile_x2/rockettile_x2_minrule.invs
[03/13 01:16:43    327] #- Begin Save netlist data ... (date=03/13 01:16:43, mem=1599.2M)
[03/13 01:16:43    327] Writing Binary DB to ../outputs/rockettile_x2/rockettile_x2_minrule.invs.dat/rockettile_x2_minrule.v.bin ...
[03/13 01:16:43    327] #- End Save netlist data ... (date=03/13 01:16:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2113.2M, current mem=2113.2M)
[03/13 01:16:43    327] #- Begin Save AAE data ... (date=03/13 01:16:43, mem=2113.2M)
[03/13 01:16:43    327] Saving AAE Data ...
[03/13 01:16:43    327] #- End Save AAE data ... (date=03/13 01:16:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2113.2M, current mem=2113.2M)
[03/13 01:16:43    327] #- Begin Save clock tree data ... (date=03/13 01:16:43, mem=2113.2M)
[03/13 01:16:43    327] #- End Save clock tree data ... (date=03/13 01:16:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2113.2M, current mem=2113.2M)
[03/13 01:16:43    327] Saving preference file ../outputs/rockettile_x2/rockettile_x2_minrule.invs.dat/gui.pref.tcl ...
[03/13 01:16:43    327] Saving mode setting ...
[03/13 01:16:43    327] Saving global file ...
[03/13 01:16:43    327] #- Begin Save floorplan data ... (date=03/13 01:16:43, mem=2113.4M)
[03/13 01:16:43    327] Saving floorplan file ...
[03/13 01:16:43    327] #- End Save floorplan data ... (date=03/13 01:16:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2113.4M, current mem=2113.4M)
[03/13 01:16:43    327] Saving Drc markers ...
[03/13 01:16:43    327] ... No Drc file written since there is no markers found.
[03/13 01:16:43    327] #- Begin Save placement data ... (date=03/13 01:16:43, mem=2113.4M)
[03/13 01:16:43    327] Saving placement file ...
[03/13 01:16:43    327] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2113.4M) ***
[03/13 01:16:43    327] #- End Save placement data ... (date=03/13 01:16:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2113.4M, current mem=2113.4M)
[03/13 01:16:43    327] #- Begin Save routing data ... (date=03/13 01:16:43, mem=2113.4M)
[03/13 01:16:43    327] Saving route file ...
[03/13 01:16:45    329] *** Completed saveRoute (cpu=0:00:01.6 real=0:00:02.0 mem=2113.4M) ***
[03/13 01:16:45    329] #- End Save routing data ... (date=03/13 01:16:45, total cpu=0:00:01.6, real=0:00:02.0, peak res=2113.4M, current mem=2113.4M)
[03/13 01:16:45    329] Saving property file ../outputs/rockettile_x2/rockettile_x2_minrule.invs.dat/rockettile_x2_minrule.prop
[03/13 01:16:45    329] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2113.4M) ***
[03/13 01:16:45    329] #- Begin Save power constraints data ... (date=03/13 01:16:45, mem=2113.4M)
[03/13 01:16:45    329] #- End Save power constraints data ... (date=03/13 01:16:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2113.4M, current mem=2113.4M)
[03/13 01:16:45    329] No integration constraint in the design.
[03/13 01:16:47    330] Generated self-contained design rockettile_x2_minrule.invs.dat
[03/13 01:16:47    330] *** Message Summary: 0 warning(s), 0 error(s)
[03/13 01:16:47    330] 
[03/13 01:16:47    330] <CMD> defOut -routing ../outputs/rockettile_x2/rockettile_x2_minrule.def
[03/13 01:16:47    330] Writing DEF file '../outputs/rockettile_x2/rockettile_x2_minrule.def', current time is Mon Mar 13 01:16:47 2017 ...
[03/13 01:16:47    330] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/13 01:16:47    331] DEF file '../outputs/rockettile_x2/rockettile_x2_minrule.def' is written, current time is Mon Mar 13 01:16:47 2017 ...
[03/13 01:16:47    331] <CMD> streamOut ../outputs/rockettile_x2/rockettile_x2_minrule.gds -mapFile layer.map -libName DesignLib -units 2000 -mode ALL
[03/13 01:16:47    331] Parse map file...
[03/13 01:16:47    331] Writing GDSII file ...
[03/13 01:16:47    331] 	****** db unit per micron = 2000 ******
[03/13 01:16:47    331] 	****** output gds2 file unit per micron = 2000 ******
[03/13 01:16:47    331] 	****** unit scaling factor = 1 ******
[03/13 01:16:47    331] Output for instance
[03/13 01:16:47    331] Output for bump
[03/13 01:16:47    331] Output for physical terminals
[03/13 01:16:47    331] Output for logical terminals
[03/13 01:16:47    331] Output for regular nets
[03/13 01:16:47    331] Output for special nets and metal fills
[03/13 01:16:47    331] Output for via structure generation
[03/13 01:16:47    331] Statistics for GDS generated (version 3)
[03/13 01:16:47    331] ----------------------------------------
[03/13 01:16:47    331] Stream Out Layer Mapping Information:
[03/13 01:16:47    331] GDS Layer Number          GDS Layer Name
[03/13 01:16:47    331] ----------------------------------------
[03/13 01:16:47    331]     31                              COMP
[03/13 01:16:47    331]     32                           DIEAREA
[03/13 01:16:47    331]     11                            metal1
[03/13 01:16:47    331]     12                              via1
[03/13 01:16:47    331]     13                            metal2
[03/13 01:16:47    331]     14                              via2
[03/13 01:16:47    331]     15                            metal3
[03/13 01:16:47    331]     16                              via3
[03/13 01:16:47    331]     17                            metal4
[03/13 01:16:47    331]     18                              via4
[03/13 01:16:47    331]     19                            metal5
[03/13 01:16:47    331]     20                              via5
[03/13 01:16:47    331]     21                              via5
[03/13 01:16:47    331]     21                            metal6
[03/13 01:16:47    331]     22                              via6
[03/13 01:16:47    331]     23                            metal7
[03/13 01:16:47    331]     24                              via7
[03/13 01:16:47    331]     25                            metal8
[03/13 01:16:47    331]     26                              via8
[03/13 01:16:47    331]     27                            metal9
[03/13 01:16:47    331]     28                              via9
[03/13 01:16:47    331]     29                           metal10
[03/13 01:16:47    331]     11                            metal1
[03/13 01:16:47    331]     13                            metal2
[03/13 01:16:47    331]     15                            metal3
[03/13 01:16:47    331]     17                            metal4
[03/13 01:16:47    331]     19                            metal5
[03/13 01:16:47    331]     21                            metal6
[03/13 01:16:47    331]     23                            metal7
[03/13 01:16:47    331]     25                            metal8
[03/13 01:16:47    331]     27                            metal9
[03/13 01:16:47    331]     29                           metal10
[03/13 01:16:47    331] 
[03/13 01:16:47    331] 
[03/13 01:16:47    331] Stream Out Information Processed for GDS version 3:
[03/13 01:16:47    331] Units: 2000 DBU
[03/13 01:16:47    331] 
[03/13 01:16:47    331] Object                             Count
[03/13 01:16:47    331] ----------------------------------------
[03/13 01:16:47    331] Instances                              2
[03/13 01:16:47    331] 
[03/13 01:16:47    331] Ports/Pins                           757
[03/13 01:16:47    331]     metal layer metal7               283
[03/13 01:16:47    331]     metal layer metal8               325
[03/13 01:16:47    331]     metal layer metal9               149
[03/13 01:16:47    331] 
[03/13 01:16:47    331] Nets                                8525
[03/13 01:16:47    331]     metal layer metal7              4841
[03/13 01:16:47    331]     metal layer metal8              3178
[03/13 01:16:47    331]     metal layer metal9               506
[03/13 01:16:47    331] 
[03/13 01:16:47    331]     Via Instances                   3431
[03/13 01:16:47    331] 
[03/13 01:16:47    331] Special Nets                          14
[03/13 01:16:47    331]     metal layer metal2                 7
[03/13 01:16:47    331]     metal layer metal3                 7
[03/13 01:16:47    331] 
[03/13 01:16:47    331]     Via Instances                     16
[03/13 01:16:47    331] 
[03/13 01:16:47    331] Metal Fills                            0
[03/13 01:16:47    331] 
[03/13 01:16:47    331]     Via Instances                      0
[03/13 01:16:47    331] 
[03/13 01:16:47    331] Metal FillOPCs                         0
[03/13 01:16:47    331] 
[03/13 01:16:47    331]     Via Instances                      0
[03/13 01:16:47    331] 
[03/13 01:16:47    331] Text                                1664
[03/13 01:16:47    331]     metal layer metal3                 1
[03/13 01:16:47    331]     metal layer metal7              1033
[03/13 01:16:47    331]     metal layer metal8               432
[03/13 01:16:47    331]     metal layer metal9               198
[03/13 01:16:47    331] 
[03/13 01:16:47    331] 
[03/13 01:16:47    331] Blockages                              0
[03/13 01:16:47    331] 
[03/13 01:16:47    331] 
[03/13 01:16:47    331] Custom Text                            0
[03/13 01:16:47    331] 
[03/13 01:16:47    331] 
[03/13 01:16:47    331] Custom Box                             0
[03/13 01:16:47    331] 
[03/13 01:16:47    331] Trim Metal                             0
[03/13 01:16:47    331] 
[03/13 01:16:47    331] ######Streamout is finished!
[03/13 01:16:47    331] 
[03/13 01:16:47    331] *** Memory Usage v#1 (Current mem = 1459.320M, initial mem = 164.250M) ***
[03/13 01:16:47    331] 
[03/13 01:16:47    331] *** Summary of all messages that are not suppressed in this session:
[03/13 01:16:47    331] Severity  ID               Count  Summary                                  
[03/13 01:16:47    331] WARNING   IMPTRN-1101          2  Could not determine power-rail locations...
[03/13 01:16:47    331] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[03/13 01:16:47    331] WARNING   IMPTS-313            1  Cell '%s' is missing in current active a...
[03/13 01:16:47    331] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[03/13 01:16:47    331] WARNING   IMPEXT-3032          1  Because the cap table file was not provi...
[03/13 01:16:47    331] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[03/13 01:16:47    331] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[03/13 01:16:47    331] WARNING   IMPSR-555            1  The specified Bottom target layer is bel...
[03/13 01:16:47    331] WARNING   IMPSP-390            2  Could not determine power-rail locations...
[03/13 01:16:47    331] WARNING   IMPOAX-741           1  Site '%s' has already been defined in %s...
[03/13 01:16:47    331] WARNING   IMPOAX-252           1  Found busBit terminals of bus '%s' of ce...
[03/13 01:16:47    331] WARNING   IMPOAX-269           1  IO box attributes are not specified in t...
[03/13 01:16:47    331] *** Message Summary: 15 warning(s), 0 error(s)
[03/13 01:16:47    331] 
[03/13 01:16:47    331] --- Ending "Innovus" (totcpu=0:05:31, real=0:01:28, mem=1459.3M) ---
