.model matrix_multiplication
.inputs matrix_multiplication^clk matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem \
 matrix_multiplication^enable_reading_from_mem matrix_multiplication^data_pi~0 \
 matrix_multiplication^data_pi~1 matrix_multiplication^data_pi~2 \
 matrix_multiplication^data_pi~3 matrix_multiplication^data_pi~4 \
 matrix_multiplication^data_pi~5 matrix_multiplication^data_pi~6 \
 matrix_multiplication^data_pi~7 matrix_multiplication^data_pi~8 \
 matrix_multiplication^data_pi~9 matrix_multiplication^data_pi~10 \
 matrix_multiplication^data_pi~11 matrix_multiplication^data_pi~12 \
 matrix_multiplication^data_pi~13 matrix_multiplication^data_pi~14 \
 matrix_multiplication^data_pi~15 matrix_multiplication^data_pi~16 \
 matrix_multiplication^data_pi~17 matrix_multiplication^data_pi~18 \
 matrix_multiplication^data_pi~19 matrix_multiplication^data_pi~20 \
 matrix_multiplication^data_pi~21 matrix_multiplication^data_pi~22 \
 matrix_multiplication^data_pi~23 matrix_multiplication^data_pi~24 \
 matrix_multiplication^data_pi~25 matrix_multiplication^data_pi~26 \
 matrix_multiplication^data_pi~27 matrix_multiplication^data_pi~28 \
 matrix_multiplication^data_pi~29 matrix_multiplication^data_pi~30 \
 matrix_multiplication^data_pi~31 matrix_multiplication^data_pi~32 \
 matrix_multiplication^data_pi~33 matrix_multiplication^data_pi~34 \
 matrix_multiplication^data_pi~35 matrix_multiplication^data_pi~36 \
 matrix_multiplication^data_pi~37 matrix_multiplication^data_pi~38 \
 matrix_multiplication^data_pi~39 matrix_multiplication^data_pi~40 \
 matrix_multiplication^data_pi~41 matrix_multiplication^data_pi~42 \
 matrix_multiplication^data_pi~43 matrix_multiplication^data_pi~44 \
 matrix_multiplication^data_pi~45 matrix_multiplication^data_pi~46 \
 matrix_multiplication^data_pi~47 matrix_multiplication^data_pi~48 \
 matrix_multiplication^data_pi~49 matrix_multiplication^data_pi~50 \
 matrix_multiplication^data_pi~51 matrix_multiplication^data_pi~52 \
 matrix_multiplication^data_pi~53 matrix_multiplication^data_pi~54 \
 matrix_multiplication^data_pi~55 matrix_multiplication^data_pi~56 \
 matrix_multiplication^data_pi~57 matrix_multiplication^data_pi~58 \
 matrix_multiplication^data_pi~59 matrix_multiplication^data_pi~60 \
 matrix_multiplication^data_pi~61 matrix_multiplication^data_pi~62 \
 matrix_multiplication^data_pi~63 matrix_multiplication^addr_pi~0 \
 matrix_multiplication^addr_pi~1 matrix_multiplication^addr_pi~2 \
 matrix_multiplication^addr_pi~3 matrix_multiplication^addr_pi~4 \
 matrix_multiplication^addr_pi~5 matrix_multiplication^addr_pi~6 \
 matrix_multiplication^we_a matrix_multiplication^we_b \
 matrix_multiplication^we_c matrix_multiplication^start_mat_mul
.outputs matrix_multiplication^data_from_out_mat~0\
 matrix_multiplication^data_from_out_mat~1\
 matrix_multiplication^data_from_out_mat~2\
 matrix_multiplication^data_from_out_mat~3\
 matrix_multiplication^data_from_out_mat~4\
 matrix_multiplication^data_from_out_mat~5\
 matrix_multiplication^data_from_out_mat~6\
 matrix_multiplication^data_from_out_mat~7\
 matrix_multiplication^data_from_out_mat~8\
 matrix_multiplication^data_from_out_mat~9\
 matrix_multiplication^data_from_out_mat~10\
 matrix_multiplication^data_from_out_mat~11\
 matrix_multiplication^data_from_out_mat~12\
 matrix_multiplication^data_from_out_mat~13\
 matrix_multiplication^data_from_out_mat~14\
 matrix_multiplication^data_from_out_mat~15\
 matrix_multiplication^data_from_out_mat~16\
 matrix_multiplication^data_from_out_mat~17\
 matrix_multiplication^data_from_out_mat~18\
 matrix_multiplication^data_from_out_mat~19\
 matrix_multiplication^data_from_out_mat~20\
 matrix_multiplication^data_from_out_mat~21\
 matrix_multiplication^data_from_out_mat~22\
 matrix_multiplication^data_from_out_mat~23\
 matrix_multiplication^data_from_out_mat~24\
 matrix_multiplication^data_from_out_mat~25\
 matrix_multiplication^data_from_out_mat~26\
 matrix_multiplication^data_from_out_mat~27\
 matrix_multiplication^data_from_out_mat~28\
 matrix_multiplication^data_from_out_mat~29\
 matrix_multiplication^data_from_out_mat~30\
 matrix_multiplication^data_from_out_mat~31\
 matrix_multiplication^data_from_out_mat~32\
 matrix_multiplication^data_from_out_mat~33\
 matrix_multiplication^data_from_out_mat~34\
 matrix_multiplication^data_from_out_mat~35\
 matrix_multiplication^data_from_out_mat~36\
 matrix_multiplication^data_from_out_mat~37\
 matrix_multiplication^data_from_out_mat~38\
 matrix_multiplication^data_from_out_mat~39\
 matrix_multiplication^data_from_out_mat~40\
 matrix_multiplication^data_from_out_mat~41\
 matrix_multiplication^data_from_out_mat~42\
 matrix_multiplication^data_from_out_mat~43\
 matrix_multiplication^data_from_out_mat~44\
 matrix_multiplication^data_from_out_mat~45\
 matrix_multiplication^data_from_out_mat~46\
 matrix_multiplication^data_from_out_mat~47\
 matrix_multiplication^data_from_out_mat~48\
 matrix_multiplication^data_from_out_mat~49\
 matrix_multiplication^data_from_out_mat~50\
 matrix_multiplication^data_from_out_mat~51\
 matrix_multiplication^data_from_out_mat~52\
 matrix_multiplication^data_from_out_mat~53\
 matrix_multiplication^data_from_out_mat~54\
 matrix_multiplication^data_from_out_mat~55\
 matrix_multiplication^data_from_out_mat~56\
 matrix_multiplication^data_from_out_mat~57\
 matrix_multiplication^data_from_out_mat~58\
 matrix_multiplication^data_from_out_mat~59\
 matrix_multiplication^data_from_out_mat~60\
 matrix_multiplication^data_from_out_mat~61\
 matrix_multiplication^data_from_out_mat~62\
 matrix_multiplication^data_from_out_mat~63 matrix_multiplication^done_mat_mul

.names gnd
.names unconn
.names vcc
1


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul\
 a_data[0]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~0\
 a_data[1]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~1\
 a_data[2]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~2\
 a_data[3]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~3\
 a_data[4]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~4\
 a_data[5]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~5\
 a_data[6]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~6\
 a_data[7]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~7\
 a_data[8]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~8\
 a_data[9]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~9\
 a_data[10]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~10\
 a_data[11]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~11\
 a_data[12]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~12\
 a_data[13]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~13\
 a_data[14]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~14\
 a_data[15]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~15\
 a_data[16]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16\
 a_data[17]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~17\
 a_data[18]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18\
 a_data[19]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~19\
 a_data[20]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~20\
 a_data[21]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21\
 a_data[22]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~22\
 a_data[23]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~23\
 a_data[24]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~24\
 a_data[25]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~25\
 a_data[26]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26\
 a_data[27]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~27\
 a_data[28]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~28\
 a_data[29]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~29\
 a_data[30]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~30\
 a_data[31]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~31\
 a_data[32]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~32\
 a_data[33]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~33\
 a_data[34]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~34\
 a_data[35]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~35\
 a_data[36]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~36\
 a_data[37]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~37\
 a_data[38]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~38\
 a_data[39]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~39\
 a_data[40]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~40\
 a_data[41]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41\
 a_data[42]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~42\
 a_data[43]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~43\
 a_data[44]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~44\
 a_data[45]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~45\
 a_data[46]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~46\
 a_data[47]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~47\
 a_data[48]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~48\
 a_data[49]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~49\
 a_data[50]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~50\
 a_data[51]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51\
 a_data[52]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~52\
 a_data[53]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53\
 a_data[54]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54\
 a_data[55]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55\
 a_data[56]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~56\
 a_data[57]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~57\
 a_data[58]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~58\
 a_data[59]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~59\
 a_data[60]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~60\
 a_data[61]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~61\
 a_data[62]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~62\
 a_data[63]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~63\
 b_data[0]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0\
 b_data[1]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~1\
 b_data[2]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~2\
 b_data[3]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~3\
 b_data[4]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4\
 b_data[5]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5\
 b_data[6]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6\
 b_data[7]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~7\
 b_data[8]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~8\
 b_data[9]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~9\
 b_data[10]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10\
 b_data[11]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11\
 b_data[12]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12\
 b_data[13]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13\
 b_data[14]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~14\
 b_data[15]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15\
 b_data[16]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~16\
 b_data[17]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~17\
 b_data[18]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~18\
 b_data[19]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19\
 b_data[20]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~20\
 b_data[21]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21\
 b_data[22]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22\
 b_data[23]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23\
 b_data[24]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~24\
 b_data[25]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25\
 b_data[26]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~26\
 b_data[27]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~27\
 b_data[28]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~28\
 b_data[29]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~29\
 b_data[30]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~30\
 b_data[31]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~31\
 b_data[32]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~32\
 b_data[33]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33\
 b_data[34]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34\
 b_data[35]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~35\
 b_data[36]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~36\
 b_data[37]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37\
 b_data[38]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~38\
 b_data[39]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39\
 b_data[40]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~40\
 b_data[41]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41\
 b_data[42]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~42\
 b_data[43]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~43\
 b_data[44]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44\
 b_data[45]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~45\
 b_data[46]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46\
 b_data[47]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~47\
 b_data[48]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~48\
 b_data[49]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~49\
 b_data[50]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~50\
 b_data[51]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~51\
 b_data[52]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~52\
 b_data[53]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~53\
 b_data[54]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54\
 b_data[55]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~55\
 b_data[56]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~56\
 b_data[57]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~57\
 b_data[58]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58\
 b_data[59]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~59\
 b_data[60]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~60\
 b_data[61]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61\
 b_data[62]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~62\
 b_data[63]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~63\
 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd\
 a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd\
 a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd\
 a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd\
 a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd\
 a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd\
 a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd\
 a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd\
 a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd\
 a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd\
 a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd\
 a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd\
 a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd\
 a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd\
 a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd\
 a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd\
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd\
 b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd\
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd\
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd\
 b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd\
 b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd\
 b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd\
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd\
 b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd\
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd\
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd\
 b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd\
 b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd\
 b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd\
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd\
 b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~0\
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~1\
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~2\
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~3\
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~4\
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~5\
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~6\
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~7\
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~8\
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~9\
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~10\
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~11\
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~12\
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~13\
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~14\
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~15\
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~16\
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~17\
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~18\
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~19\
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~20\
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~21\
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~22\
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~23\
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~24\
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~25\
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~26\
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~27\
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~28\
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~29\
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~30\
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~31\
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~32\
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~33\
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~34\
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~35\
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~36\
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~37\
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~38\
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~39\
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~40\
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~41\
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~42\
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~43\
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~44\
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~45\
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~46\
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~47\
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~48\
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~49\
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~50\
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~51\
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~52\
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~53\
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~54\
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~55\
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~56\
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~57\
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~58\
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~59\
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~60\
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~61\
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~62\
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~706
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~706 matrix_multiplication^c_reg_0~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~0_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~194
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~194 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~770
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~770 matrix_multiplication^c_reg_1~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~0_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~258
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~258 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~834
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~834 matrix_multiplication^c_reg_2~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~0_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~322
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~322 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~898
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~898 matrix_multiplication^c_reg_3~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~0_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~386
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~386 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~962
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~962 matrix_multiplication^c_reg_4~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~0_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~450
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~450 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1026
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1026 matrix_multiplication^c_reg_5~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~0_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~514
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~514 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1090
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1090 matrix_multiplication^c_reg_6~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~0_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~578
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~578 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1154
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1154 matrix_multiplication^c_reg_7~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~0_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~642
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~642 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1218
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1218 matrix_multiplication^c_reg_8~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~0_FF_NODE matrix_multiplication^c_reg_8~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1282
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1282 matrix_multiplication^data_from_out_mat~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~707
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~707 matrix_multiplication^c_reg_0~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~1_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~195
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~195 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~771
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~771 matrix_multiplication^c_reg_1~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~1_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~259
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~259 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~835
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~835 matrix_multiplication^c_reg_2~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~1_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~323
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~323 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~899
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~899 matrix_multiplication^c_reg_3~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~1_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~387
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~387 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~963
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~963 matrix_multiplication^c_reg_4~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~1_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~451
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~451 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1027
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1027 matrix_multiplication^c_reg_5~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~1_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~515
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~515 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1091
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1091 matrix_multiplication^c_reg_6~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~1_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~579
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~579 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1155
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1155 matrix_multiplication^c_reg_7~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~1_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~643
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~643 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1219
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1219 matrix_multiplication^c_reg_8~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~1_FF_NODE matrix_multiplication^c_reg_8~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1283
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1283 matrix_multiplication^data_from_out_mat~1_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~718
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~718 matrix_multiplication^c_reg_0~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~2_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~196
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~196 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~782
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~782 matrix_multiplication^c_reg_1~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~2_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~260
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~260 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~846
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~846 matrix_multiplication^c_reg_2~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~2_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~324
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~324 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~910
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~910 matrix_multiplication^c_reg_3~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~2_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~388
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~388 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~974
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~974 matrix_multiplication^c_reg_4~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~2_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~452
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~452 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1038
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1038 matrix_multiplication^c_reg_5~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~2_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~516
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~516 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1102
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1102 matrix_multiplication^c_reg_6~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~2_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~580
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~580 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1166
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1166 matrix_multiplication^c_reg_7~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~2_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~644
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~644 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1230
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1230 matrix_multiplication^c_reg_8~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~2_FF_NODE matrix_multiplication^c_reg_8~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1294
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1294 matrix_multiplication^data_from_out_mat~2_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~729
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~729 matrix_multiplication^c_reg_0~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~3_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~197
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~197 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~793
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~793 matrix_multiplication^c_reg_1~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~3_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~261
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~261 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~857
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~857 matrix_multiplication^c_reg_2~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~3_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~325
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~325 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~921
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~921 matrix_multiplication^c_reg_3~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~3_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~389
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~389 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~985
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~985 matrix_multiplication^c_reg_4~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~3_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~453
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~453 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1049
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1049 matrix_multiplication^c_reg_5~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~3_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~517
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~517 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1113
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1113 matrix_multiplication^c_reg_6~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~3_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~581
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~581 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1177
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1177 matrix_multiplication^c_reg_7~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~3_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~645
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~645 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1241
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1241 matrix_multiplication^c_reg_8~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~3_FF_NODE matrix_multiplication^c_reg_8~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1305
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1305 matrix_multiplication^data_from_out_mat~3_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~740
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~740 matrix_multiplication^c_reg_0~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~4_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~198
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~198 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~804
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~804 matrix_multiplication^c_reg_1~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~4_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~262
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~262 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~868
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~868 matrix_multiplication^c_reg_2~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~4_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~326
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~326 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~932
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~932 matrix_multiplication^c_reg_3~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~4_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~390
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~390 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~996
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~996 matrix_multiplication^c_reg_4~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~4_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~454
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~454 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1060
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1060 matrix_multiplication^c_reg_5~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~4_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~518
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~518 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1124
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1124 matrix_multiplication^c_reg_6~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~4_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~582
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~582 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1188
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1188 matrix_multiplication^c_reg_7~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~4_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~646
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~646 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1252
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1252 matrix_multiplication^c_reg_8~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~4_FF_NODE matrix_multiplication^c_reg_8~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1316
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1316 matrix_multiplication^data_from_out_mat~4_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~751
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~751 matrix_multiplication^c_reg_0~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~5_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~199
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~199 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~815
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~815 matrix_multiplication^c_reg_1~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~5_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~263
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~263 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~879
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~879 matrix_multiplication^c_reg_2~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~5_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~327
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~327 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~943
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~943 matrix_multiplication^c_reg_3~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~5_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~391
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~391 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1007
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1007 matrix_multiplication^c_reg_4~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~5_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~455
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~455 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1071
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1071 matrix_multiplication^c_reg_5~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~5_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~519
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~519 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1135
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1135 matrix_multiplication^c_reg_6~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~5_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~583
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~583 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1199
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1199 matrix_multiplication^c_reg_7~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~5_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~647
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~647 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1263
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1263 matrix_multiplication^c_reg_8~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~5_FF_NODE matrix_multiplication^c_reg_8~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1327
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1327 matrix_multiplication^data_from_out_mat~5_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~762
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~762 matrix_multiplication^c_reg_0~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~6_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~200
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~200 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~826
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~826 matrix_multiplication^c_reg_1~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~6_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~264
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~264 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~890
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~890 matrix_multiplication^c_reg_2~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~6_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~328
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~328 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~954
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~954 matrix_multiplication^c_reg_3~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~6_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~392
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~392 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1018
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1018 matrix_multiplication^c_reg_4~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~6_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~456
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~456 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1082
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1082 matrix_multiplication^c_reg_5~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~6_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~520
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~520 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1146
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1146 matrix_multiplication^c_reg_6~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~6_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~584
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~584 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1210
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1210 matrix_multiplication^c_reg_7~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~6_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~648
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~648 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1274
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1274 matrix_multiplication^c_reg_8~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~6_FF_NODE matrix_multiplication^c_reg_8~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1338
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1338 matrix_multiplication^data_from_out_mat~6_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~7

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~767
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~767 matrix_multiplication^c_reg_0~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~7_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~201
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~201 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~831
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~831 matrix_multiplication^c_reg_1~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~7_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~265
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~265 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~895
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~895 matrix_multiplication^c_reg_2~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~7_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~329
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~329 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~959
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~959 matrix_multiplication^c_reg_3~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~7_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~393
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~393 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1023
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1023 matrix_multiplication^c_reg_4~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~7_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~457
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~457 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1087
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1087 matrix_multiplication^c_reg_5~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~7_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~521
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~521 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1151
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1151 matrix_multiplication^c_reg_6~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~7_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~585
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~585 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1215
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1215 matrix_multiplication^c_reg_7~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~7_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~649
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~649 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1279
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1279 matrix_multiplication^c_reg_8~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~7_FF_NODE matrix_multiplication^c_reg_8~7_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1343
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1343 matrix_multiplication^data_from_out_mat~7_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~768
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~768 matrix_multiplication^c_reg_0~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~8_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~202
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~202 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~832
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~832 matrix_multiplication^c_reg_1~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~8_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~266
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~266 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~896
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~896 matrix_multiplication^c_reg_2~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~8_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~330
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~330 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~960
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~960 matrix_multiplication^c_reg_3~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~8_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~394
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~394 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1024
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1024 matrix_multiplication^c_reg_4~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~8_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~458
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~458 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1088
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1088 matrix_multiplication^c_reg_5~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~8_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~522
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~522 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1152
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1152 matrix_multiplication^c_reg_6~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~8_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~586
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~586 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1216
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1216 matrix_multiplication^c_reg_7~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~8_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~650
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~650 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1280
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1280 matrix_multiplication^c_reg_8~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~8_FF_NODE matrix_multiplication^c_reg_8~8_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1344
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1344 matrix_multiplication^data_from_out_mat~8_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~769
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~769 matrix_multiplication^c_reg_0~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~9_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~203
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~203 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~833
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~833 matrix_multiplication^c_reg_1~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~9_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~267
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~267 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~897
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~897 matrix_multiplication^c_reg_2~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~9_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~331
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~331 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~961
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~961 matrix_multiplication^c_reg_3~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~9_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~395
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~395 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1025
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1025 matrix_multiplication^c_reg_4~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~9_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~459
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~459 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1089
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1089 matrix_multiplication^c_reg_5~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~9_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~523
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~523 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1153
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1153 matrix_multiplication^c_reg_6~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~9_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~587
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~587 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1217
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1217 matrix_multiplication^c_reg_7~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~9_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~651
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~651 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1281
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1281 matrix_multiplication^c_reg_8~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~9_FF_NODE matrix_multiplication^c_reg_8~9_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1345
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1345 matrix_multiplication^data_from_out_mat~9_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~708
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~708 matrix_multiplication^c_reg_0~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~10_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~204
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~204 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~772
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~772 matrix_multiplication^c_reg_1~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~10_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~268
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~268 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~836
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~836 matrix_multiplication^c_reg_2~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~10_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~332
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~332 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~900
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~900 matrix_multiplication^c_reg_3~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~10_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~396
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~396 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~964
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~964 matrix_multiplication^c_reg_4~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~10_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~460
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~460 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1028
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1028 matrix_multiplication^c_reg_5~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~10_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~524
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~524 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1092
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1092 matrix_multiplication^c_reg_6~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~10_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~588
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~588 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1156
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1156 matrix_multiplication^c_reg_7~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~10_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~652
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~652 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1220
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1220 matrix_multiplication^c_reg_8~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~10_FF_NODE matrix_multiplication^c_reg_8~10_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1284
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1284 matrix_multiplication^data_from_out_mat~10_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~709
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~709 matrix_multiplication^c_reg_0~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~11_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~205
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~205 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~773
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~773 matrix_multiplication^c_reg_1~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~11_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~269
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~269 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~837
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~837 matrix_multiplication^c_reg_2~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~11_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~333
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~333 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~901
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~901 matrix_multiplication^c_reg_3~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~11_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~397
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~397 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~965
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~965 matrix_multiplication^c_reg_4~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~11_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~461
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~461 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1029
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1029 matrix_multiplication^c_reg_5~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~11_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~525
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~525 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1093
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1093 matrix_multiplication^c_reg_6~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~11_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~589
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~589 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1157
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1157 matrix_multiplication^c_reg_7~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~11_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~653
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~653 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1221
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1221 matrix_multiplication^c_reg_8~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~11_FF_NODE matrix_multiplication^c_reg_8~11_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1285
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1285 matrix_multiplication^data_from_out_mat~11_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~12

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~710
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~710 matrix_multiplication^c_reg_0~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~12_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~206
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~206 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~774
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~774 matrix_multiplication^c_reg_1~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~12_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~270
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~270 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~838
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~838 matrix_multiplication^c_reg_2~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~12_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~334
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~334 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~902
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~902 matrix_multiplication^c_reg_3~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~12_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~398
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~398 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~966
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~966 matrix_multiplication^c_reg_4~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~12_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~462
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~462 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1030
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1030 matrix_multiplication^c_reg_5~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~12_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~526
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~526 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1094
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1094 matrix_multiplication^c_reg_6~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~12_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~590
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~590 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1158
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1158 matrix_multiplication^c_reg_7~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~12_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~654
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~654 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1222
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1222 matrix_multiplication^c_reg_8~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~12_FF_NODE matrix_multiplication^c_reg_8~12_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1286
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1286 matrix_multiplication^data_from_out_mat~12_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~711
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~711 matrix_multiplication^c_reg_0~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~13_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~207
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~207 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~775
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~775 matrix_multiplication^c_reg_1~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~13_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~271
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~271 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~839
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~839 matrix_multiplication^c_reg_2~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~13_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~335
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~335 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~903
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~903 matrix_multiplication^c_reg_3~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~13_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~399
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~399 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~967
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~967 matrix_multiplication^c_reg_4~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~13_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~463
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~463 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1031
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1031 matrix_multiplication^c_reg_5~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~13_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~527
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~527 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1095
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1095 matrix_multiplication^c_reg_6~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~13_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~591
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~591 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1159
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1159 matrix_multiplication^c_reg_7~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~13_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~655
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~655 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1223
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1223 matrix_multiplication^c_reg_8~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~13_FF_NODE matrix_multiplication^c_reg_8~13_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1287
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1287 matrix_multiplication^data_from_out_mat~13_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~14

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~712
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~712 matrix_multiplication^c_reg_0~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~14_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~208
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~208 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~776
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~776 matrix_multiplication^c_reg_1~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~14_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~272
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~272 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~840
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~840 matrix_multiplication^c_reg_2~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~14_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~336
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~336 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~904
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~904 matrix_multiplication^c_reg_3~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~14_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~400
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~400 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~968
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~968 matrix_multiplication^c_reg_4~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~14_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~464
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~464 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1032
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1032 matrix_multiplication^c_reg_5~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~14_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~528
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~528 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1096
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1096 matrix_multiplication^c_reg_6~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~14_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~592
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~592 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1160
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1160 matrix_multiplication^c_reg_7~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~14_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~656
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~656 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1224
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1224 matrix_multiplication^c_reg_8~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~14_FF_NODE matrix_multiplication^c_reg_8~14_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1288
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1288 matrix_multiplication^data_from_out_mat~14_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~15

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~713
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~713 matrix_multiplication^c_reg_0~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~15_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~209
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~209 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~777
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~777 matrix_multiplication^c_reg_1~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~15_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~273
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~273 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~841
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~841 matrix_multiplication^c_reg_2~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~15_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~337
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~337 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~905
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~905 matrix_multiplication^c_reg_3~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~15_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~401
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~401 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~969
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~969 matrix_multiplication^c_reg_4~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~15_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~465
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~465 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1033
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1033 matrix_multiplication^c_reg_5~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~15_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~529
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~529 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1097
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1097 matrix_multiplication^c_reg_6~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~15_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~593
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~593 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1161
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1161 matrix_multiplication^c_reg_7~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~15_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~657
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~657 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1225
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1225 matrix_multiplication^c_reg_8~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~15_FF_NODE matrix_multiplication^c_reg_8~15_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1289
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1289 matrix_multiplication^data_from_out_mat~15_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~714
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~714 matrix_multiplication^c_reg_0~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~16_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~210
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~210 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~778
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~778 matrix_multiplication^c_reg_1~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~16_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~274
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~274 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~842
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~842 matrix_multiplication^c_reg_2~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~16_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~338
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~338 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~906
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~906 matrix_multiplication^c_reg_3~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~16_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~402
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~402 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~970
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~970 matrix_multiplication^c_reg_4~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~16_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~466
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~466 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1034
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1034 matrix_multiplication^c_reg_5~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~16_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~530
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~530 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1098
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1098 matrix_multiplication^c_reg_6~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~16_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~594
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~594 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1162
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1162 matrix_multiplication^c_reg_7~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~16_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~658
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~658 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1226
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1226 matrix_multiplication^c_reg_8~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~16_FF_NODE matrix_multiplication^c_reg_8~16_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1290
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1290 matrix_multiplication^data_from_out_mat~16_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~17

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~715
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~715 matrix_multiplication^c_reg_0~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~17_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~211
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~211 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~779
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~779 matrix_multiplication^c_reg_1~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~17_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~275
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~275 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~843
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~843 matrix_multiplication^c_reg_2~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~17_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~339
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~339 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~907
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~907 matrix_multiplication^c_reg_3~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~17_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~403
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~403 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~971
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~971 matrix_multiplication^c_reg_4~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~17_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~467
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~467 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1035
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1035 matrix_multiplication^c_reg_5~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~17_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~531
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~531 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1099
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1099 matrix_multiplication^c_reg_6~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~17_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~595
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~595 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1163
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1163 matrix_multiplication^c_reg_7~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~17_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~659
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~659 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1227
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1227 matrix_multiplication^c_reg_8~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~17_FF_NODE matrix_multiplication^c_reg_8~17_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1291
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1291 matrix_multiplication^data_from_out_mat~17_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~716
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~716 matrix_multiplication^c_reg_0~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~18_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~212
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~212 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~780
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~780 matrix_multiplication^c_reg_1~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~18_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~276
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~276 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~844
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~844 matrix_multiplication^c_reg_2~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~18_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~340
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~340 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~908
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~908 matrix_multiplication^c_reg_3~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~18_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~404
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~404 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~972
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~972 matrix_multiplication^c_reg_4~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~18_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~468
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~468 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1036
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1036 matrix_multiplication^c_reg_5~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~18_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~532
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~532 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1100
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1100 matrix_multiplication^c_reg_6~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~18_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~596
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~596 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1164
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1164 matrix_multiplication^c_reg_7~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~18_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~660
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~660 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1228
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1228 matrix_multiplication^c_reg_8~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~18_FF_NODE matrix_multiplication^c_reg_8~18_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1292
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1292 matrix_multiplication^data_from_out_mat~18_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~717
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~717 matrix_multiplication^c_reg_0~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~19_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~213
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~213 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~781
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~781 matrix_multiplication^c_reg_1~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~19_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~277
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~277 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~845
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~845 matrix_multiplication^c_reg_2~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~19_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~341
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~341 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~909
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~909 matrix_multiplication^c_reg_3~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~19_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~405
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~405 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~973
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~973 matrix_multiplication^c_reg_4~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~19_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~469
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~469 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1037
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1037 matrix_multiplication^c_reg_5~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~19_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~533
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~533 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1101
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1101 matrix_multiplication^c_reg_6~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~19_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~597
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~597 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1165
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1165 matrix_multiplication^c_reg_7~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~19_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~661
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~661 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1229
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1229 matrix_multiplication^c_reg_8~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~19_FF_NODE matrix_multiplication^c_reg_8~19_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1293
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1293 matrix_multiplication^data_from_out_mat~19_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~719
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~719 matrix_multiplication^c_reg_0~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~20_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~214
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~214 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~783
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~783 matrix_multiplication^c_reg_1~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~20_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~278
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~278 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~847
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~847 matrix_multiplication^c_reg_2~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~20_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~342
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~342 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~911
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~911 matrix_multiplication^c_reg_3~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~20_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~406
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~406 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~975
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~975 matrix_multiplication^c_reg_4~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~20_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~470
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~470 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1039
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1039 matrix_multiplication^c_reg_5~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~20_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~534
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~534 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1103
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1103 matrix_multiplication^c_reg_6~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~20_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~598
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~598 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1167
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1167 matrix_multiplication^c_reg_7~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~20_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~662
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~662 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1231
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1231 matrix_multiplication^c_reg_8~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~20_FF_NODE matrix_multiplication^c_reg_8~20_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1295
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1295 matrix_multiplication^data_from_out_mat~20_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~720
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~720 matrix_multiplication^c_reg_0~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~21_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~215
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~215 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~784
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~784 matrix_multiplication^c_reg_1~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~21_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~279
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~279 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~848
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~848 matrix_multiplication^c_reg_2~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~21_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~343
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~343 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~912
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~912 matrix_multiplication^c_reg_3~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~21_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~407
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~407 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~976
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~976 matrix_multiplication^c_reg_4~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~21_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~471
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~471 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1040
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1040 matrix_multiplication^c_reg_5~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~21_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~535
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~535 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1104
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1104 matrix_multiplication^c_reg_6~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~21_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~599
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~599 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1168
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1168 matrix_multiplication^c_reg_7~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~21_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~663
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~663 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1232
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1232 matrix_multiplication^c_reg_8~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~21_FF_NODE matrix_multiplication^c_reg_8~21_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1296
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1296 matrix_multiplication^data_from_out_mat~21_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~721
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~721 matrix_multiplication^c_reg_0~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~22_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~216
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~216 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~785
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~785 matrix_multiplication^c_reg_1~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~22_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~280
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~280 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~849
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~849 matrix_multiplication^c_reg_2~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~22_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~344
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~344 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~913
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~913 matrix_multiplication^c_reg_3~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~22_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~408
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~408 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~977
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~977 matrix_multiplication^c_reg_4~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~22_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~472
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~472 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1041
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1041 matrix_multiplication^c_reg_5~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~22_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~536
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~536 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1105
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1105 matrix_multiplication^c_reg_6~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~22_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~600
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~600 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1169
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1169 matrix_multiplication^c_reg_7~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~22_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~664
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~664 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1233
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1233 matrix_multiplication^c_reg_8~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~22_FF_NODE matrix_multiplication^c_reg_8~22_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1297
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1297 matrix_multiplication^data_from_out_mat~22_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~23

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~722
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~722 matrix_multiplication^c_reg_0~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~23_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~217
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~217 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~786
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~786 matrix_multiplication^c_reg_1~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~23_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~281
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~281 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~850
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~850 matrix_multiplication^c_reg_2~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~23_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~345
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~345 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~914
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~914 matrix_multiplication^c_reg_3~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~23_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~409
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~409 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~978
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~978 matrix_multiplication^c_reg_4~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~23_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~473
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~473 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1042
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1042 matrix_multiplication^c_reg_5~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~23_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~537
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~537 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1106
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1106 matrix_multiplication^c_reg_6~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~23_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~601
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~601 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1170
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1170 matrix_multiplication^c_reg_7~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~23_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~665
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~665 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1234
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1234 matrix_multiplication^c_reg_8~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~23_FF_NODE matrix_multiplication^c_reg_8~23_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1298
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1298 matrix_multiplication^data_from_out_mat~23_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~723
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~723 matrix_multiplication^c_reg_0~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~24_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~218
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~218 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~787
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~787 matrix_multiplication^c_reg_1~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~24_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~282
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~282 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~851
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~851 matrix_multiplication^c_reg_2~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~24_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~346
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~346 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~915
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~915 matrix_multiplication^c_reg_3~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~24_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~410
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~410 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~979
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~979 matrix_multiplication^c_reg_4~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~24_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~474
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~474 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1043
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1043 matrix_multiplication^c_reg_5~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~24_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~538
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~538 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1107
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1107 matrix_multiplication^c_reg_6~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~24_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~602
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~602 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1171
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1171 matrix_multiplication^c_reg_7~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~24_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~666
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~666 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1235
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1235 matrix_multiplication^c_reg_8~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~24_FF_NODE matrix_multiplication^c_reg_8~24_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1299
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1299 matrix_multiplication^data_from_out_mat~24_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~25

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~724
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~724 matrix_multiplication^c_reg_0~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~25_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~219
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~219 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~788
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~788 matrix_multiplication^c_reg_1~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~25_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~283
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~283 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~852
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~852 matrix_multiplication^c_reg_2~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~25_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~347
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~347 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~916
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~916 matrix_multiplication^c_reg_3~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~25_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~411
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~411 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~980
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~980 matrix_multiplication^c_reg_4~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~25_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~475
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~475 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1044
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1044 matrix_multiplication^c_reg_5~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~25_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~539
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~539 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1108
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1108 matrix_multiplication^c_reg_6~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~25_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~603
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~603 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1172
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1172 matrix_multiplication^c_reg_7~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~25_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~667
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~667 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1236
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1236 matrix_multiplication^c_reg_8~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~25_FF_NODE matrix_multiplication^c_reg_8~25_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1300
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1300 matrix_multiplication^data_from_out_mat~25_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~725
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~725 matrix_multiplication^c_reg_0~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~26_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~220
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~220 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~789
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~789 matrix_multiplication^c_reg_1~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~26_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~284
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~284 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~853
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~853 matrix_multiplication^c_reg_2~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~26_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~348
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~348 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~917
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~917 matrix_multiplication^c_reg_3~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~26_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~412
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~412 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~981
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~981 matrix_multiplication^c_reg_4~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~26_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~476
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~476 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1045
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1045 matrix_multiplication^c_reg_5~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~26_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~540
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~540 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1109
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1109 matrix_multiplication^c_reg_6~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~26_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~604
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~604 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1173
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1173 matrix_multiplication^c_reg_7~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~26_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~668
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~668 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1237
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1237 matrix_multiplication^c_reg_8~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~26_FF_NODE matrix_multiplication^c_reg_8~26_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1301
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1301 matrix_multiplication^data_from_out_mat~26_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~726
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~726 matrix_multiplication^c_reg_0~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~27_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~221
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~221 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~790
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~790 matrix_multiplication^c_reg_1~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~27_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~285
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~285 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~854
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~854 matrix_multiplication^c_reg_2~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~27_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~349
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~349 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~918
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~918 matrix_multiplication^c_reg_3~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~27_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~413
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~413 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~982
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~982 matrix_multiplication^c_reg_4~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~27_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~477
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~477 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1046
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1046 matrix_multiplication^c_reg_5~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~27_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~541
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~541 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1110
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1110 matrix_multiplication^c_reg_6~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~27_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~605
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~605 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1174
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1174 matrix_multiplication^c_reg_7~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~27_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~669
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~669 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1238
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1238 matrix_multiplication^c_reg_8~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~27_FF_NODE matrix_multiplication^c_reg_8~27_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1302
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1302 matrix_multiplication^data_from_out_mat~27_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~28

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~727
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~727 matrix_multiplication^c_reg_0~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~28_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~222
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~222 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~791
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~791 matrix_multiplication^c_reg_1~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~28_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~286
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~286 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~855
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~855 matrix_multiplication^c_reg_2~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~28_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~350
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~350 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~919
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~919 matrix_multiplication^c_reg_3~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~28_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~414
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~414 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~983
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~983 matrix_multiplication^c_reg_4~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~28_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~478
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~478 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1047
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1047 matrix_multiplication^c_reg_5~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~28_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~542
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~542 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1111
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1111 matrix_multiplication^c_reg_6~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~28_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~606
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~606 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1175
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1175 matrix_multiplication^c_reg_7~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~28_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~670
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~670 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1239
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1239 matrix_multiplication^c_reg_8~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~28_FF_NODE matrix_multiplication^c_reg_8~28_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1303
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1303 matrix_multiplication^data_from_out_mat~28_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~728
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~728 matrix_multiplication^c_reg_0~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~29_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~223
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~223 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~792
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~792 matrix_multiplication^c_reg_1~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~29_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~287
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~287 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~856
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~856 matrix_multiplication^c_reg_2~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~29_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~351
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~351 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~920
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~920 matrix_multiplication^c_reg_3~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~29_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~415
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~415 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~984
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~984 matrix_multiplication^c_reg_4~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~29_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~479
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~479 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1048
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1048 matrix_multiplication^c_reg_5~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~29_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~543
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~543 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1112
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1112 matrix_multiplication^c_reg_6~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~29_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~607
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~607 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1176
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1176 matrix_multiplication^c_reg_7~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~29_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~671
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~671 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1240
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1240 matrix_multiplication^c_reg_8~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~29_FF_NODE matrix_multiplication^c_reg_8~29_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1304
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1304 matrix_multiplication^data_from_out_mat~29_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~730
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~730 matrix_multiplication^c_reg_0~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~30_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~224
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~224 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~794
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~794 matrix_multiplication^c_reg_1~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~30_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~288
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~288 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~858
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~858 matrix_multiplication^c_reg_2~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~30_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~352
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~352 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~922
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~922 matrix_multiplication^c_reg_3~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~30_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~416
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~416 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~986
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~986 matrix_multiplication^c_reg_4~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~30_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~480
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~480 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1050
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1050 matrix_multiplication^c_reg_5~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~30_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~544
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~544 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1114
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1114 matrix_multiplication^c_reg_6~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~30_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~608
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~608 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1178
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1178 matrix_multiplication^c_reg_7~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~30_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~672
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~672 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1242
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1242 matrix_multiplication^c_reg_8~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~30_FF_NODE matrix_multiplication^c_reg_8~30_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1306
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1306 matrix_multiplication^data_from_out_mat~30_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~31

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~731
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~731 matrix_multiplication^c_reg_0~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~31_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~225
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~225 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~795
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~795 matrix_multiplication^c_reg_1~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~31_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~289
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~289 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~859
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~859 matrix_multiplication^c_reg_2~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~31_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~353
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~353 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~923
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~923 matrix_multiplication^c_reg_3~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~31_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~417
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~417 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~987
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~987 matrix_multiplication^c_reg_4~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~31_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~481
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~481 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1051
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1051 matrix_multiplication^c_reg_5~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~31_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~545
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~545 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1115
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1115 matrix_multiplication^c_reg_6~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~31_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~609
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~609 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1179
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1179 matrix_multiplication^c_reg_7~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~31_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~673
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~673 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1243
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1243 matrix_multiplication^c_reg_8~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~31_FF_NODE matrix_multiplication^c_reg_8~31_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1307
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1307 matrix_multiplication^data_from_out_mat~31_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~732
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~732 matrix_multiplication^c_reg_0~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~32_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~226
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~226 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~796
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~796 matrix_multiplication^c_reg_1~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~32_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~290
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~290 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~860
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~860 matrix_multiplication^c_reg_2~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~32_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~354
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~354 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~924
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~924 matrix_multiplication^c_reg_3~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~32_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~418
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~418 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~988
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~988 matrix_multiplication^c_reg_4~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~32_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~482
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~482 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1052
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1052 matrix_multiplication^c_reg_5~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~32_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~546
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~546 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1116
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1116 matrix_multiplication^c_reg_6~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~32_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~610
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~610 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1180
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1180 matrix_multiplication^c_reg_7~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~32_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~674
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~674 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1244
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1244 matrix_multiplication^c_reg_8~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~32_FF_NODE matrix_multiplication^c_reg_8~32_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1308
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1308 matrix_multiplication^data_from_out_mat~32_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~33

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~733
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~733 matrix_multiplication^c_reg_0~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~33_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~227
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~227 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~797
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~797 matrix_multiplication^c_reg_1~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~33_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~291
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~291 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~861
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~861 matrix_multiplication^c_reg_2~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~33_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~355
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~355 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~925
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~925 matrix_multiplication^c_reg_3~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~33_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~419
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~419 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~989
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~989 matrix_multiplication^c_reg_4~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~33_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~483
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~483 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1053
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1053 matrix_multiplication^c_reg_5~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~33_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~547
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~547 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1117
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1117 matrix_multiplication^c_reg_6~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~33_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~611
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~611 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1181
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1181 matrix_multiplication^c_reg_7~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~33_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~675
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~675 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1245
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1245 matrix_multiplication^c_reg_8~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~33_FF_NODE matrix_multiplication^c_reg_8~33_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1309
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1309 matrix_multiplication^data_from_out_mat~33_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~34

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~734
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~734 matrix_multiplication^c_reg_0~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~34_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~228
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~228 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~798
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~798 matrix_multiplication^c_reg_1~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~34_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~292
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~292 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~862
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~862 matrix_multiplication^c_reg_2~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~34_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~356
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~356 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~926
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~926 matrix_multiplication^c_reg_3~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~34_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~420
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~420 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~990
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~990 matrix_multiplication^c_reg_4~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~34_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~484
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~484 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1054
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1054 matrix_multiplication^c_reg_5~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~34_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~548
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~548 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1118
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1118 matrix_multiplication^c_reg_6~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~34_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~612
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~612 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1182
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1182 matrix_multiplication^c_reg_7~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~34_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~676
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~676 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1246
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1246 matrix_multiplication^c_reg_8~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~34_FF_NODE matrix_multiplication^c_reg_8~34_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1310
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1310 matrix_multiplication^data_from_out_mat~34_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~35

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~735
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~735 matrix_multiplication^c_reg_0~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~35_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~229
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~229 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~799
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~799 matrix_multiplication^c_reg_1~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~35_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~293
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~293 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~863
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~863 matrix_multiplication^c_reg_2~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~35_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~357
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~357 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~927
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~927 matrix_multiplication^c_reg_3~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~35_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~421
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~421 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~991
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~991 matrix_multiplication^c_reg_4~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~35_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~485
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~485 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1055
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1055 matrix_multiplication^c_reg_5~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~35_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~549
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~549 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1119
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1119 matrix_multiplication^c_reg_6~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~35_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~613
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~613 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1183
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1183 matrix_multiplication^c_reg_7~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~35_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~677
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~677 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1247
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1247 matrix_multiplication^c_reg_8~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~35_FF_NODE matrix_multiplication^c_reg_8~35_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1311
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1311 matrix_multiplication^data_from_out_mat~35_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~36

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~736
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~736 matrix_multiplication^c_reg_0~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~36_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~230
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~230 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~800
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~800 matrix_multiplication^c_reg_1~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~36_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~294
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~294 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~864
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~864 matrix_multiplication^c_reg_2~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~36_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~358
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~358 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~928
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~928 matrix_multiplication^c_reg_3~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~36_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~422
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~422 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~992
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~992 matrix_multiplication^c_reg_4~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~36_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~486
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~486 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1056
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1056 matrix_multiplication^c_reg_5~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~36_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~550
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~550 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1120
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1120 matrix_multiplication^c_reg_6~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~36_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~614
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~614 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1184
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1184 matrix_multiplication^c_reg_7~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~36_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~678
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~678 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1248
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1248 matrix_multiplication^c_reg_8~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~36_FF_NODE matrix_multiplication^c_reg_8~36_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1312
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1312 matrix_multiplication^data_from_out_mat~36_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~37

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~737
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~737 matrix_multiplication^c_reg_0~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~37_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~231
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~231 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~801
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~801 matrix_multiplication^c_reg_1~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~37_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~295
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~295 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~865
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~865 matrix_multiplication^c_reg_2~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~37_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~359
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~359 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~929
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~929 matrix_multiplication^c_reg_3~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~37_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~423
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~423 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~993
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~993 matrix_multiplication^c_reg_4~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~37_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~487
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~487 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1057
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1057 matrix_multiplication^c_reg_5~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~37_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~551
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~551 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1121
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1121 matrix_multiplication^c_reg_6~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~37_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~615
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~615 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1185
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1185 matrix_multiplication^c_reg_7~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~37_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~679
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~679 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1249
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1249 matrix_multiplication^c_reg_8~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~37_FF_NODE matrix_multiplication^c_reg_8~37_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1313
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1313 matrix_multiplication^data_from_out_mat~37_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~38

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~738
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~738 matrix_multiplication^c_reg_0~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~38_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~232
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~232 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~802
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~802 matrix_multiplication^c_reg_1~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~38_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~296
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~296 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~866
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~866 matrix_multiplication^c_reg_2~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~38_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~360
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~360 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~930
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~930 matrix_multiplication^c_reg_3~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~38_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~424
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~424 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~994
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~994 matrix_multiplication^c_reg_4~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~38_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~488
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~488 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1058
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1058 matrix_multiplication^c_reg_5~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~38_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~552
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~552 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1122
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1122 matrix_multiplication^c_reg_6~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~38_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~616
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~616 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1186
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1186 matrix_multiplication^c_reg_7~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~38_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~680
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~680 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1250
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1250 matrix_multiplication^c_reg_8~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~38_FF_NODE matrix_multiplication^c_reg_8~38_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1314
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1314 matrix_multiplication^data_from_out_mat~38_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~39

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~739
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~739 matrix_multiplication^c_reg_0~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~39_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~233
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~233 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~803
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~803 matrix_multiplication^c_reg_1~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~39_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~297
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~297 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~867
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~867 matrix_multiplication^c_reg_2~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~39_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~361
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~361 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~931
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~931 matrix_multiplication^c_reg_3~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~39_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~425
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~425 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~995
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~995 matrix_multiplication^c_reg_4~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~39_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~489
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~489 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1059
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1059 matrix_multiplication^c_reg_5~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~39_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~553
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~553 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1123
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1123 matrix_multiplication^c_reg_6~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~39_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~617
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~617 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1187
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1187 matrix_multiplication^c_reg_7~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~39_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~681
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~681 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1251
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1251 matrix_multiplication^c_reg_8~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~39_FF_NODE matrix_multiplication^c_reg_8~39_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1315
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1315 matrix_multiplication^data_from_out_mat~39_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~40

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~741
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~741 matrix_multiplication^c_reg_0~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~40_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~234
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~234 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~805
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~805 matrix_multiplication^c_reg_1~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~40_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~298
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~298 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~869
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~869 matrix_multiplication^c_reg_2~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~40_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~362
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~362 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~933
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~933 matrix_multiplication^c_reg_3~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~40_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~426
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~426 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~997
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~997 matrix_multiplication^c_reg_4~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~40_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~490
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~490 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1061
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1061 matrix_multiplication^c_reg_5~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~40_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~554
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~554 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1125
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1125 matrix_multiplication^c_reg_6~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~40_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~618
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~618 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1189
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1189 matrix_multiplication^c_reg_7~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~40_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~682
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~682 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1253
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1253 matrix_multiplication^c_reg_8~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~40_FF_NODE matrix_multiplication^c_reg_8~40_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1317
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1317 matrix_multiplication^data_from_out_mat~40_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~41

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~742
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~742 matrix_multiplication^c_reg_0~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~41_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~235
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~235 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~806
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~806 matrix_multiplication^c_reg_1~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~41_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~299
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~299 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~870
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~870 matrix_multiplication^c_reg_2~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~41_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~363
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~363 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~934
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~934 matrix_multiplication^c_reg_3~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~41_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~427
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~427 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~998
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~998 matrix_multiplication^c_reg_4~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~41_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~491
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~491 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1062
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1062 matrix_multiplication^c_reg_5~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~41_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~555
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~555 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1126
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1126 matrix_multiplication^c_reg_6~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~41_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~619
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~619 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1190
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1190 matrix_multiplication^c_reg_7~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~41_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~683
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~683 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1254
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1254 matrix_multiplication^c_reg_8~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~41_FF_NODE matrix_multiplication^c_reg_8~41_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1318
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1318 matrix_multiplication^data_from_out_mat~41_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~42

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~743
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~743 matrix_multiplication^c_reg_0~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~42_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~236
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~236 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~807
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~807 matrix_multiplication^c_reg_1~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~42_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~300
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~300 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~871
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~871 matrix_multiplication^c_reg_2~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~42_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~364
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~364 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~935
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~935 matrix_multiplication^c_reg_3~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~42_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~428
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~428 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~999
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~999 matrix_multiplication^c_reg_4~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~42_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~492
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~492 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1063
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1063 matrix_multiplication^c_reg_5~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~42_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~556
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~556 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1127
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1127 matrix_multiplication^c_reg_6~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~42_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~620
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~620 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1191
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1191 matrix_multiplication^c_reg_7~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~42_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~684
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~684 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1255
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1255 matrix_multiplication^c_reg_8~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~42_FF_NODE matrix_multiplication^c_reg_8~42_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1319
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1319 matrix_multiplication^data_from_out_mat~42_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~744
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~744 matrix_multiplication^c_reg_0~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~43_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~237
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~237 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~808
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~808 matrix_multiplication^c_reg_1~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~43_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~301
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~301 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~872
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~872 matrix_multiplication^c_reg_2~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~43_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~365
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~365 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~936
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~936 matrix_multiplication^c_reg_3~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~43_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~429
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~429 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1000
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1000 matrix_multiplication^c_reg_4~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~43_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~493
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~493 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1064
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1064 matrix_multiplication^c_reg_5~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~43_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~557
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~557 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1128
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1128 matrix_multiplication^c_reg_6~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~43_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~621
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~621 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1192
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1192 matrix_multiplication^c_reg_7~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~43_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~685
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~685 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1256
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1256 matrix_multiplication^c_reg_8~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~43_FF_NODE matrix_multiplication^c_reg_8~43_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1320
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1320 matrix_multiplication^data_from_out_mat~43_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~44

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~745
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~745 matrix_multiplication^c_reg_0~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~44_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~238
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~238 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~809
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~809 matrix_multiplication^c_reg_1~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~44_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~302
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~302 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~873
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~873 matrix_multiplication^c_reg_2~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~44_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~366
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~366 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~937
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~937 matrix_multiplication^c_reg_3~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~44_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~430
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~430 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1001
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1001 matrix_multiplication^c_reg_4~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~44_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~494
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~494 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1065
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1065 matrix_multiplication^c_reg_5~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~44_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~558
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~558 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1129
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1129 matrix_multiplication^c_reg_6~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~44_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~622
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~622 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1193
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1193 matrix_multiplication^c_reg_7~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~44_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~686
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~686 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1257
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1257 matrix_multiplication^c_reg_8~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~44_FF_NODE matrix_multiplication^c_reg_8~44_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1321
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1321 matrix_multiplication^data_from_out_mat~44_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~746
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~746 matrix_multiplication^c_reg_0~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~45_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~239
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~239 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~810
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~810 matrix_multiplication^c_reg_1~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~45_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~303
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~303 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~874
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~874 matrix_multiplication^c_reg_2~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~45_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~367
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~367 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~938
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~938 matrix_multiplication^c_reg_3~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~45_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~431
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~431 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1002
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1002 matrix_multiplication^c_reg_4~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~45_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~495
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~495 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1066
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1066 matrix_multiplication^c_reg_5~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~45_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~559
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~559 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1130
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1130 matrix_multiplication^c_reg_6~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~45_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~623
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~623 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1194
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1194 matrix_multiplication^c_reg_7~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~45_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~687
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~687 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1258
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1258 matrix_multiplication^c_reg_8~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~45_FF_NODE matrix_multiplication^c_reg_8~45_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1322
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1322 matrix_multiplication^data_from_out_mat~45_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~747
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~747 matrix_multiplication^c_reg_0~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~46_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~240
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~240 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~811
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~811 matrix_multiplication^c_reg_1~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~46_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~304
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~304 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~875
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~875 matrix_multiplication^c_reg_2~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~46_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~368
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~368 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~939
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~939 matrix_multiplication^c_reg_3~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~46_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~432
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~432 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1003
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1003 matrix_multiplication^c_reg_4~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~46_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~496
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~496 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1067
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1067 matrix_multiplication^c_reg_5~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~46_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~560
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~560 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1131
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1131 matrix_multiplication^c_reg_6~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~46_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~624
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~624 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1195
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1195 matrix_multiplication^c_reg_7~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~46_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~688
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~688 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1259
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1259 matrix_multiplication^c_reg_8~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~46_FF_NODE matrix_multiplication^c_reg_8~46_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1323
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1323 matrix_multiplication^data_from_out_mat~46_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~47

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~748
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~748 matrix_multiplication^c_reg_0~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~47_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~241
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~241 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~812
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~812 matrix_multiplication^c_reg_1~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~47_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~305
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~305 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~876
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~876 matrix_multiplication^c_reg_2~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~47_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~369
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~369 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~940
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~940 matrix_multiplication^c_reg_3~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~47_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~433
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~433 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1004
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1004 matrix_multiplication^c_reg_4~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~47_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~497
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~497 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1068
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1068 matrix_multiplication^c_reg_5~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~47_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~561
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~561 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1132
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1132 matrix_multiplication^c_reg_6~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~47_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~625
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~625 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1196
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1196 matrix_multiplication^c_reg_7~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~47_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~689
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~689 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1260
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1260 matrix_multiplication^c_reg_8~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~47_FF_NODE matrix_multiplication^c_reg_8~47_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1324
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1324 matrix_multiplication^data_from_out_mat~47_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~749
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~749 matrix_multiplication^c_reg_0~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~48_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~242
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~242 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~813
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~813 matrix_multiplication^c_reg_1~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~48_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~306
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~306 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~877
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~877 matrix_multiplication^c_reg_2~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~48_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~370
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~370 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~941
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~941 matrix_multiplication^c_reg_3~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~48_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~434
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~434 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1005
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1005 matrix_multiplication^c_reg_4~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~48_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~498
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~498 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1069
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1069 matrix_multiplication^c_reg_5~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~48_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~562
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~562 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1133
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1133 matrix_multiplication^c_reg_6~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~48_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~626
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~626 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1197
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1197 matrix_multiplication^c_reg_7~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~48_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~690
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~690 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1261
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1261 matrix_multiplication^c_reg_8~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~48_FF_NODE matrix_multiplication^c_reg_8~48_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1325
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1325 matrix_multiplication^data_from_out_mat~48_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~49

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~750
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~750 matrix_multiplication^c_reg_0~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~49_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~243
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~243 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~814
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~814 matrix_multiplication^c_reg_1~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~49_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~307
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~307 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~878
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~878 matrix_multiplication^c_reg_2~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~49_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~371
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~371 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~942
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~942 matrix_multiplication^c_reg_3~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~49_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~435
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~435 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1006
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1006 matrix_multiplication^c_reg_4~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~49_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~499
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~499 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1070
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1070 matrix_multiplication^c_reg_5~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~49_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~563
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~563 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1134
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1134 matrix_multiplication^c_reg_6~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~49_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~627
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~627 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1198
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1198 matrix_multiplication^c_reg_7~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~49_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~691
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~691 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1262
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1262 matrix_multiplication^c_reg_8~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~49_FF_NODE matrix_multiplication^c_reg_8~49_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1326
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1326 matrix_multiplication^data_from_out_mat~49_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~50

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~752
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~752 matrix_multiplication^c_reg_0~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~50_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~244
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~244 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~816
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~816 matrix_multiplication^c_reg_1~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~50_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~308
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~308 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~880
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~880 matrix_multiplication^c_reg_2~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~50_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~372
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~372 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~944
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~944 matrix_multiplication^c_reg_3~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~50_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~436
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~436 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1008
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1008 matrix_multiplication^c_reg_4~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~50_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~500
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~500 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1072
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1072 matrix_multiplication^c_reg_5~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~50_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~564
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~564 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1136
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1136 matrix_multiplication^c_reg_6~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~50_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~628
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~628 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1200
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1200 matrix_multiplication^c_reg_7~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~50_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~692
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~692 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1264
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1264 matrix_multiplication^c_reg_8~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~50_FF_NODE matrix_multiplication^c_reg_8~50_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1328
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1328 matrix_multiplication^data_from_out_mat~50_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~51

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~753
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~753 matrix_multiplication^c_reg_0~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~51_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~245
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~245 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~817
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~817 matrix_multiplication^c_reg_1~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~51_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~309
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~309 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~881
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~881 matrix_multiplication^c_reg_2~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~51_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~373
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~373 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~945
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~945 matrix_multiplication^c_reg_3~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~51_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~437
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~437 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1009
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1009 matrix_multiplication^c_reg_4~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~51_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~501
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~501 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1073
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1073 matrix_multiplication^c_reg_5~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~51_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~565
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~565 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1137
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1137 matrix_multiplication^c_reg_6~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~51_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~629
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~629 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1201
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1201 matrix_multiplication^c_reg_7~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~51_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~693
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~693 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1265
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1265 matrix_multiplication^c_reg_8~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~51_FF_NODE matrix_multiplication^c_reg_8~51_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1329
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1329 matrix_multiplication^data_from_out_mat~51_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~52

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~754
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~754 matrix_multiplication^c_reg_0~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~52_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~246
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~246 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~818
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~818 matrix_multiplication^c_reg_1~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~52_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~310
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~310 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~882
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~882 matrix_multiplication^c_reg_2~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~52_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~374
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~374 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~946
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~946 matrix_multiplication^c_reg_3~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~52_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~438
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~438 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1010
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1010 matrix_multiplication^c_reg_4~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~52_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~502
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~502 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1074
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1074 matrix_multiplication^c_reg_5~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~52_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~566
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~566 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1138
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1138 matrix_multiplication^c_reg_6~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~52_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~630
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~630 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1202
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1202 matrix_multiplication^c_reg_7~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~52_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~694
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~694 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1266
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1266 matrix_multiplication^c_reg_8~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~52_FF_NODE matrix_multiplication^c_reg_8~52_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1330
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1330 matrix_multiplication^data_from_out_mat~52_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~53

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~755
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~755 matrix_multiplication^c_reg_0~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~53_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~247
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~247 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~819
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~819 matrix_multiplication^c_reg_1~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~53_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~311
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~311 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~883
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~883 matrix_multiplication^c_reg_2~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~53_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~375
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~375 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~947
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~947 matrix_multiplication^c_reg_3~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~53_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~439
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~439 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1011
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1011 matrix_multiplication^c_reg_4~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~53_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~503
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~503 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1075
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1075 matrix_multiplication^c_reg_5~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~53_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~567
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~567 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1139
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1139 matrix_multiplication^c_reg_6~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~53_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~631
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~631 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1203
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1203 matrix_multiplication^c_reg_7~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~53_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~695
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~695 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1267
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1267 matrix_multiplication^c_reg_8~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~53_FF_NODE matrix_multiplication^c_reg_8~53_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1331
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1331 matrix_multiplication^data_from_out_mat~53_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~54

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~756
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~756 matrix_multiplication^c_reg_0~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~54_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~248
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~248 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~820
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~820 matrix_multiplication^c_reg_1~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~54_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~312
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~312 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~884
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~884 matrix_multiplication^c_reg_2~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~54_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~376
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~376 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~948
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~948 matrix_multiplication^c_reg_3~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~54_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~440
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~440 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1012
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1012 matrix_multiplication^c_reg_4~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~54_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~504
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~504 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1076
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1076 matrix_multiplication^c_reg_5~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~54_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~568
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~568 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1140
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1140 matrix_multiplication^c_reg_6~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~54_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~632
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~632 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1204
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1204 matrix_multiplication^c_reg_7~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~54_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~696
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~696 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1268
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1268 matrix_multiplication^c_reg_8~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~54_FF_NODE matrix_multiplication^c_reg_8~54_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1332
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1332 matrix_multiplication^data_from_out_mat~54_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~55

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~757
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~757 matrix_multiplication^c_reg_0~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~55_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~249
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~249 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~821
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~821 matrix_multiplication^c_reg_1~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~55_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~313
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~313 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~885
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~885 matrix_multiplication^c_reg_2~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~55_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~377
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~377 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~949
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~949 matrix_multiplication^c_reg_3~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~55_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~441
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~441 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1013
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1013 matrix_multiplication^c_reg_4~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~55_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~505
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~505 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1077
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1077 matrix_multiplication^c_reg_5~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~55_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~569
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~569 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1141
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1141 matrix_multiplication^c_reg_6~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~55_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~633
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~633 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1205
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1205 matrix_multiplication^c_reg_7~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~55_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~697
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~697 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1269
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1269 matrix_multiplication^c_reg_8~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~55_FF_NODE matrix_multiplication^c_reg_8~55_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1333
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1333 matrix_multiplication^data_from_out_mat~55_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~56

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~758
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~758 matrix_multiplication^c_reg_0~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~56_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~250
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~250 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~822
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~822 matrix_multiplication^c_reg_1~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~56_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~314
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~314 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~886
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~886 matrix_multiplication^c_reg_2~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~56_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~378
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~378 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~950
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~950 matrix_multiplication^c_reg_3~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~56_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~442
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~442 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1014
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1014 matrix_multiplication^c_reg_4~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~56_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~506
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~506 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1078
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1078 matrix_multiplication^c_reg_5~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~56_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~570
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~570 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1142
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1142 matrix_multiplication^c_reg_6~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~56_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~634
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~634 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1206
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1206 matrix_multiplication^c_reg_7~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~56_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~698
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~698 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1270
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1270 matrix_multiplication^c_reg_8~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~56_FF_NODE matrix_multiplication^c_reg_8~56_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1334
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1334 matrix_multiplication^data_from_out_mat~56_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~57

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~759
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~759 matrix_multiplication^c_reg_0~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~57_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~251
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~251 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~823
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~823 matrix_multiplication^c_reg_1~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~57_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~315
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~315 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~887
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~887 matrix_multiplication^c_reg_2~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~57_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~379
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~379 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~951
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~951 matrix_multiplication^c_reg_3~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~57_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~443
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~443 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1015
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1015 matrix_multiplication^c_reg_4~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~57_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~507
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~507 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1079
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1079 matrix_multiplication^c_reg_5~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~57_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~571
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~571 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1143
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1143 matrix_multiplication^c_reg_6~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~57_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~635
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~635 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1207
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1207 matrix_multiplication^c_reg_7~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~57_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~699
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~699 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1271
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1271 matrix_multiplication^c_reg_8~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~57_FF_NODE matrix_multiplication^c_reg_8~57_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1335
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1335 matrix_multiplication^data_from_out_mat~57_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~58

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~760
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~760 matrix_multiplication^c_reg_0~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~58_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~252
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~252 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~824
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~824 matrix_multiplication^c_reg_1~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~58_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~316
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~316 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~888
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~888 matrix_multiplication^c_reg_2~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~58_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~380
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~380 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~952
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~952 matrix_multiplication^c_reg_3~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~58_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~444
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~444 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1016
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1016 matrix_multiplication^c_reg_4~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~58_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~508
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~508 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1080
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1080 matrix_multiplication^c_reg_5~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~58_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~572
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~572 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1144
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1144 matrix_multiplication^c_reg_6~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~58_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~636
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~636 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1208
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1208 matrix_multiplication^c_reg_7~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~58_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~700
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~700 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1272
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1272 matrix_multiplication^c_reg_8~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~58_FF_NODE matrix_multiplication^c_reg_8~58_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1336
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1336 matrix_multiplication^data_from_out_mat~58_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~59

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~761
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~761 matrix_multiplication^c_reg_0~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~59_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~253
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~253 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~825
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~825 matrix_multiplication^c_reg_1~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~59_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~317
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~317 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~889
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~889 matrix_multiplication^c_reg_2~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~59_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~381
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~381 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~953
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~953 matrix_multiplication^c_reg_3~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~59_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~445
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~445 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1017
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1017 matrix_multiplication^c_reg_4~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~59_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~509
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~509 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1081
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1081 matrix_multiplication^c_reg_5~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~59_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~573
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~573 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1145
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1145 matrix_multiplication^c_reg_6~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~59_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~637
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~637 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1209
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1209 matrix_multiplication^c_reg_7~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~59_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~701
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~701 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1273
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1273 matrix_multiplication^c_reg_8~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~59_FF_NODE matrix_multiplication^c_reg_8~59_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1337
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1337 matrix_multiplication^data_from_out_mat~59_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~60

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~763
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~763 matrix_multiplication^c_reg_0~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~60_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~254
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~254 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~827
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~827 matrix_multiplication^c_reg_1~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~60_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~318
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~318 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~891
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~891 matrix_multiplication^c_reg_2~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~60_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~382
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~382 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~955
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~955 matrix_multiplication^c_reg_3~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~60_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~446
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~446 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1019
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1019 matrix_multiplication^c_reg_4~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~60_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~510
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~510 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1083
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1083 matrix_multiplication^c_reg_5~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~60_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~574
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~574 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1147
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1147 matrix_multiplication^c_reg_6~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~60_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~638
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~638 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1211
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1211 matrix_multiplication^c_reg_7~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~60_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~702
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~702 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1275
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1275 matrix_multiplication^c_reg_8~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~60_FF_NODE matrix_multiplication^c_reg_8~60_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1339
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1339 matrix_multiplication^data_from_out_mat~60_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~61

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~764
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~764 matrix_multiplication^c_reg_0~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~61_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~255
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~255 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~828
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~828 matrix_multiplication^c_reg_1~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~61_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~319
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~319 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~892
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~892 matrix_multiplication^c_reg_2~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~61_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~383
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~383 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~956
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~956 matrix_multiplication^c_reg_3~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~61_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~447
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~447 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1020
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1020 matrix_multiplication^c_reg_4~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~61_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~511
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~511 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1084
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1084 matrix_multiplication^c_reg_5~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~61_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~575
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~575 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1148
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1148 matrix_multiplication^c_reg_6~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~61_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~639
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~639 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1212
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1212 matrix_multiplication^c_reg_7~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~61_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~703
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~703 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1276
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1276 matrix_multiplication^c_reg_8~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~61_FF_NODE matrix_multiplication^c_reg_8~61_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1340
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1340 matrix_multiplication^data_from_out_mat~61_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~765
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~765 matrix_multiplication^c_reg_0~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~62_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~256
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~256 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~829
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~829 matrix_multiplication^c_reg_1~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~62_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~320
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~320 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~893
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~893 matrix_multiplication^c_reg_2~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~62_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~384
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~384 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~957
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~957 matrix_multiplication^c_reg_3~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~62_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~448
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~448 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1021
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1021 matrix_multiplication^c_reg_4~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~62_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~512
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~512 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1085
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1085 matrix_multiplication^c_reg_5~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~62_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~576
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~576 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1149
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1149 matrix_multiplication^c_reg_6~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~62_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~640
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~640 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1213
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1213 matrix_multiplication^c_reg_7~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~62_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~704
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~704 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1277
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1277 matrix_multiplication^c_reg_8~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~62_FF_NODE matrix_multiplication^c_reg_8~62_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1341
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1341 matrix_multiplication^data_from_out_mat~62_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~63

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~766
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~766 matrix_multiplication^c_reg_0~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_0~63_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~257
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~257 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~830
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~830 matrix_multiplication^c_reg_1~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_1~63_FF_NODE matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~321
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~321 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~894
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~894 matrix_multiplication^c_reg_2~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_2~63_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~385
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~385 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~958
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~958 matrix_multiplication^c_reg_3~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_3~63_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~449
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~449 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1022
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1022 matrix_multiplication^c_reg_4~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_4~63_FF_NODE matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~513
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~513 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1086
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1086 matrix_multiplication^c_reg_5~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_5~63_FF_NODE matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~577
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~577 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1150
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1150 matrix_multiplication^c_reg_6~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_6~63_FF_NODE matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~641
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~192^LOGICAL_OR~641 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1214
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1214 matrix_multiplication^c_reg_7~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^c_reg_7~63_FF_NODE matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~705
1- 1
-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 gnd matrix_multiplication^BITWISE_OR~193^LOGICAL_OR~705 matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1278
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1278 matrix_multiplication^c_reg_8~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185 matrix_multiplication^data_from_out_mat~63_FF_NODE matrix_multiplication^c_reg_8~63_FF_NODE matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1342
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~184^MUX_2~1342 matrix_multiplication^data_from_out_mat~63_FF_NODE re matrix_multiplication^clk 0


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd\
 b_data[0]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~0\
 b_data[1]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~1\
 b_data[2]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~2\
 b_data[3]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~3\
 b_data[4]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~4\
 b_data[5]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5\
 b_data[6]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~6\
 b_data[7]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~7\
 b_data[8]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~8\
 b_data[9]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~9\
 b_data[10]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~10\
 b_data[11]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~11\
 b_data[12]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12\
 b_data[13]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~13\
 b_data[14]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~14\
 b_data[15]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~15\
 b_data[16]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~16\
 b_data[17]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~17\
 b_data[18]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~18\
 b_data[19]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19\
 b_data[20]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~20\
 b_data[21]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~21\
 b_data[22]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~22\
 b_data[23]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23\
 b_data[24]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~24\
 b_data[25]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25\
 b_data[26]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~26\
 b_data[27]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~27\
 b_data[28]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~28\
 b_data[29]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~29\
 b_data[30]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~30\
 b_data[31]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~31\
 b_data[32]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~32\
 b_data[33]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~33\
 b_data[34]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~34\
 b_data[35]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~35\
 b_data[36]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~36\
 b_data[37]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~37\
 b_data[38]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~38\
 b_data[39]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~39\
 b_data[40]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~40\
 b_data[41]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~41\
 b_data[42]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~42\
 b_data[43]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~43\
 b_data[44]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~44\
 b_data[45]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~45\
 b_data[46]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~46\
 b_data[47]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~47\
 b_data[48]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~48\
 b_data[49]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~49\
 b_data[50]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~50\
 b_data[51]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~51\
 b_data[52]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~52\
 b_data[53]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~53\
 b_data[54]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~54\
 b_data[55]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~55\
 b_data[56]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~56\
 b_data[57]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~57\
 b_data[58]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~58\
 b_data[59]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~59\
 b_data[60]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~60\
 b_data[61]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~61\
 b_data[62]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~62\
 b_data[63]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~63\
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~63\
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd\
 b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd\
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd\
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd\
 b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd\
 b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd\
 b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd\
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd\
 b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd\
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd\
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd\
 b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd\
 b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd\
 b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd\
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd\
 b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~0\
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~1\
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~2\
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~3\
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~4\
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~5\
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~6\
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~7\
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~8\
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~9\
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~10\
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~11\
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~12\
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~13\
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~14\
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~15\
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~16\
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~17\
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~18\
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~19\
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~20\
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~21\
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~22\
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~23\
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~24\
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~25\
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~26\
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~27\
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~28\
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~29\
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~30\
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~31\
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~32\
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~33\
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~34\
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~35\
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~36\
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~37\
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~38\
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~39\
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~40\
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~41\
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~42\
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~43\
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~44\
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~45\
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~46\
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~47\
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~48\
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~49\
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~50\
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~51\
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~52\
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~53\
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~54\
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~55\
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~56\
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~57\
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~58\
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~59\
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~60\
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~61\
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~62\
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd\
 b_data[0]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~0\
 b_data[1]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~1\
 b_data[2]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~2\
 b_data[3]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~3\
 b_data[4]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~4\
 b_data[5]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~5\
 b_data[6]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~6\
 b_data[7]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~7\
 b_data[8]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~8\
 b_data[9]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~9\
 b_data[10]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~10\
 b_data[11]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~11\
 b_data[12]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~12\
 b_data[13]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~13\
 b_data[14]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~14\
 b_data[15]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~15\
 b_data[16]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~16\
 b_data[17]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~17\
 b_data[18]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~18\
 b_data[19]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~19\
 b_data[20]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~20\
 b_data[21]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~21\
 b_data[22]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~22\
 b_data[23]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~23\
 b_data[24]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~24\
 b_data[25]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~25\
 b_data[26]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~26\
 b_data[27]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~27\
 b_data[28]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~28\
 b_data[29]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~29\
 b_data[30]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~30\
 b_data[31]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~31\
 b_data[32]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~32\
 b_data[33]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~33\
 b_data[34]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~34\
 b_data[35]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~35\
 b_data[36]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~36\
 b_data[37]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~37\
 b_data[38]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~38\
 b_data[39]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~39\
 b_data[40]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~40\
 b_data[41]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~41\
 b_data[42]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~42\
 b_data[43]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~43\
 b_data[44]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~44\
 b_data[45]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~45\
 b_data[46]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~46\
 b_data[47]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~47\
 b_data[48]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~48\
 b_data[49]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~49\
 b_data[50]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~50\
 b_data[51]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~51\
 b_data[52]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~52\
 b_data[53]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~53\
 b_data[54]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~54\
 b_data[55]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~55\
 b_data[56]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~56\
 b_data[57]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~57\
 b_data[58]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~58\
 b_data[59]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~59\
 b_data[60]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~60\
 b_data[61]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~61\
 b_data[62]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~62\
 b_data[63]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~63\
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~63\
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd\
 b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd\
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd\
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd\
 b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd\
 b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd\
 b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd\
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd\
 b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd\
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd\
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd\
 b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd\
 b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd\
 b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd\
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd\
 b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~0\
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~1\
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~2\
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~3\
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~4\
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~5\
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~6\
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~7\
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~8\
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~9\
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~10\
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~11\
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~12\
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~13\
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~14\
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~15\
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~16\
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~17\
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~18\
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~19\
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~20\
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~21\
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~22\
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~23\
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~24\
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~25\
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~26\
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~27\
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~28\
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~29\
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~30\
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~31\
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~32\
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~33\
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~34\
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~35\
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~36\
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~37\
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~38\
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~39\
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~40\
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~41\
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~42\
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~43\
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~44\
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~45\
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~46\
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~47\
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~48\
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~49\
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~50\
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~51\
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~52\
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~53\
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~54\
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~55\
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~56\
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~57\
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~58\
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~59\
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~60\
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~61\
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~62\
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~0\
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~1\
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~2\
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~3\
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~4\
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~5\
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~6\
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~7\
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~8\
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~9\
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~10\
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~11\
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~12\
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~13\
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~14\
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~15\
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~16\
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~17\
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~18\
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~19\
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~20\
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~21\
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~22\
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~23\
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~24\
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~25\
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~26\
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~27\
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~28\
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~29\
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~30\
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~31\
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~32\
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~33\
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~34\
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~35\
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~36\
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~37\
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~38\
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~39\
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~40\
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~41\
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~42\
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~43\
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~44\
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~45\
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~46\
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~47\
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~48\
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~49\
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~50\
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~51\
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~52\
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~53\
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~54\
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~55\
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~56\
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~57\
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~58\
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~59\
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~60\
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~61\
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~62\
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=vcc\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~0\
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~1\
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~2\
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~3\
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~4\
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~5\
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~6\
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~7\
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~8\
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~9\
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~10\
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~11\
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~12\
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~13\
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~14\
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~15\
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~16\
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~17\
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~18\
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~19\
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~20\
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~21\
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~22\
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~23\
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~24\
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~25\
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~26\
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~27\
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~28\
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~29\
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~30\
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~31\
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~32\
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~33\
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~34\
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~35\
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~36\
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~37\
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~38\
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~39\
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~40\
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~41\
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~42\
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~43\
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~44\
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~45\
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~46\
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~47\
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~48\
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~49\
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~50\
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~51\
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~52\
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~53\
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~54\
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~55\
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~56\
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~57\
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~58\
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~59\
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~60\
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~61\
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~62\
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~63

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1465
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1465 matrix_multiplication^c_addr_2_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_2_2_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1402
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1402 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1528
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1528 matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1466
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1466 matrix_multiplication^c_addr_2_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_2_2_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1403
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1403 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1529
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1529 matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1467
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1467 matrix_multiplication^c_addr_2_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_2_2_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1404
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1404 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1530
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1530 matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1468
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1468 matrix_multiplication^c_addr_2_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_2_2_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1405
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1405 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1531
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1531 matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1469
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1469 matrix_multiplication^c_addr_2_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_2_2_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1406
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1406 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1532
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1532 matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1470
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1470 matrix_multiplication^c_addr_2_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_2_2_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1407
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1407 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1533
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1533 matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1471
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1471 matrix_multiplication^c_addr_2_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_2_2_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1408
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~1408 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1534
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1534 matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1444
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1444 matrix_multiplication^c_addr_1_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_1_2_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1381
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1381 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1507
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1507 matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1445
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1445 matrix_multiplication^c_addr_1_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_1_2_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1382
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1382 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1508
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1508 matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1446
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1446 matrix_multiplication^c_addr_1_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_1_2_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1383
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1383 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1509
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1509 matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1447
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1447 matrix_multiplication^c_addr_1_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_1_2_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1384
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1384 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1510
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1510 matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1448
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1448 matrix_multiplication^c_addr_1_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_1_2_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1385
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1385 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1511
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1511 matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1449
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1449 matrix_multiplication^c_addr_1_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_1_2_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1386
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1386 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1512
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1512 matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1450
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1450 matrix_multiplication^c_addr_1_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_1_2_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1387
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~1387 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1513
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1513 matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~0 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1542
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1542 matrix_multiplication^b_addr_0_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_0_2_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1535
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1535 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1549
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1549 matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~1 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1543
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1543 matrix_multiplication^b_addr_0_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_0_2_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1536
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1536 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1550
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1550 matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~2 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1544
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1544 matrix_multiplication^b_addr_0_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_0_2_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1537
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1537 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1551
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1551 matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~3 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1545
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1545 matrix_multiplication^b_addr_0_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_0_2_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1538
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1538 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1552
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1552 matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~4 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1546
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1546 matrix_multiplication^b_addr_0_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_0_2_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1539
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1539 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1553
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1553 matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~5 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1547
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1547 matrix_multiplication^b_addr_0_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_0_2_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1540
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1540 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1554
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1554 matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~6 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1548
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1548 matrix_multiplication^b_addr_0_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_0_2_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1541
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~1541 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1555
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~1555 matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1423
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1423 matrix_multiplication^c_addr_0_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_0_2_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1360
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1360 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1486
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1486 matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1424
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1424 matrix_multiplication^c_addr_0_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_0_2_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1361
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1361 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1487
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1487 matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1425
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1425 matrix_multiplication^c_addr_0_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_0_2_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1362
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1362 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1488
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1488 matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1426
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1426 matrix_multiplication^c_addr_0_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_0_2_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1363
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1363 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1489
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1489 matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1427
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1427 matrix_multiplication^c_addr_0_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_0_2_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1364
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1364 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1490
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1490 matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1428
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1428 matrix_multiplication^c_addr_0_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_0_2_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1365
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1365 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1491
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1491 matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1429
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1429 matrix_multiplication^c_addr_0_2_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_0_2_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1366
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~1366 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1492
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1492 matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE re matrix_multiplication^clk 0


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~0\
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~1\
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~2\
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~3\
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~4\
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~5\
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~6\
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~7\
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~8\
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~9\
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~10\
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~11\
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~12\
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~13\
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~14\
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~15\
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~16\
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~17\
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~18\
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~19\
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~20\
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~21\
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~22\
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~23\
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~24\
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~25\
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~26\
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~27\
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~28\
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~29\
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~30\
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~31\
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~32\
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~33\
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~34\
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~35\
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~36\
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~37\
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~38\
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~39\
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~40\
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~41\
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~42\
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~43\
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~44\
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~45\
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~46\
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~47\
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~48\
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~49\
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~50\
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~51\
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~52\
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~53\
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~54\
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~55\
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~56\
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~57\
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~58\
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~59\
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~60\
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~61\
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~62\
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=vcc\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~0\
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~1\
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~2\
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~3\
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~4\
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~5\
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~6\
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~7\
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~8\
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~9\
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~10\
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~11\
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~12\
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~13\
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~14\
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~15\
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~16\
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~17\
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~18\
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~19\
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~20\
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~21\
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~22\
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~23\
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~24\
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~25\
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~26\
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~27\
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~28\
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~29\
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~30\
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~31\
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~32\
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~33\
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~34\
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~35\
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~36\
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~37\
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~38\
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~39\
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~40\
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~41\
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~42\
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~43\
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~44\
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~45\
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~46\
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~47\
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~48\
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~49\
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~50\
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~51\
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~52\
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~53\
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~54\
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~55\
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~56\
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~57\
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~58\
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~59\
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~60\
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~61\
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~62\
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~63

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1458
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1458 matrix_multiplication^c_addr_2_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_2_1_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1395
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1395 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1521
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1521 matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1459
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1459 matrix_multiplication^c_addr_2_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_2_1_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1396
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1396 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1522
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1522 matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1460
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1460 matrix_multiplication^c_addr_2_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_2_1_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1397
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1397 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1523
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1523 matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1461
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1461 matrix_multiplication^c_addr_2_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_2_1_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1398
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1398 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1524
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1524 matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1462
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1462 matrix_multiplication^c_addr_2_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_2_1_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1399
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1399 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1525
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1525 matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1463
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1463 matrix_multiplication^c_addr_2_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_2_1_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1400
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1400 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1526
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1526 matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1464
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1464 matrix_multiplication^c_addr_2_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_2_1_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1401
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~1401 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1527
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1527 matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1437
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1437 matrix_multiplication^c_addr_1_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_1_1_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1374
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1374 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1500
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1500 matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1438
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1438 matrix_multiplication^c_addr_1_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_1_1_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1375
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1375 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1501
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1501 matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1439
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1439 matrix_multiplication^c_addr_1_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_1_1_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1376
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1376 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1502
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1502 matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1440
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1440 matrix_multiplication^c_addr_1_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_1_1_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1377
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1377 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1503
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1503 matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1441
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1441 matrix_multiplication^c_addr_1_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_1_1_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1378
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1378 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1504
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1504 matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1442
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1442 matrix_multiplication^c_addr_1_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_1_1_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1379
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1379 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1505
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1505 matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1443
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1443 matrix_multiplication^c_addr_1_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_1_1_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1380
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~1380 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1506
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1506 matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~0 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1563
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1563 matrix_multiplication^b_addr_0_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_0_1_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1556
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1556 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1570
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1570 matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~1 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1564
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1564 matrix_multiplication^b_addr_0_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_0_1_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1557
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1557 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1571
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1571 matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~2 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1565
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1565 matrix_multiplication^b_addr_0_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_0_1_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1558
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1558 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1572
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1572 matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~3 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1566
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1566 matrix_multiplication^b_addr_0_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_0_1_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1559
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1559 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1573
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1573 matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~4 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1567
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1567 matrix_multiplication^b_addr_0_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_0_1_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1560
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1560 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1574
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1574 matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~5 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1568
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1568 matrix_multiplication^b_addr_0_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_0_1_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1561
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1561 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1575
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1575 matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~6 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1569
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1569 matrix_multiplication^b_addr_0_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_0_1_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1562
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~1562 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1576
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~1576 matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1416
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1416 matrix_multiplication^c_addr_0_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_0_1_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1353
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1353 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1479
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1479 matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1417
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1417 matrix_multiplication^c_addr_0_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_0_1_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1354
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1354 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1480
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1480 matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1418
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1418 matrix_multiplication^c_addr_0_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_0_1_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1355
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1355 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1481
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1481 matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1419
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1419 matrix_multiplication^c_addr_0_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_0_1_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1356
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1356 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1482
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1482 matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1420
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1420 matrix_multiplication^c_addr_0_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_0_1_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1357
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1357 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1483
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1483 matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1421
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1421 matrix_multiplication^c_addr_0_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_0_1_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1358
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1358 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1484
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1484 matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1422
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1422 matrix_multiplication^c_addr_0_1_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_0_1_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1359
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~1359 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1485
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1485 matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE re matrix_multiplication^clk 0


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul\
 a_data[0]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~0\
 a_data[1]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~1\
 a_data[2]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~2\
 a_data[3]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~3\
 a_data[4]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4\
 a_data[5]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~5\
 a_data[6]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~6\
 a_data[7]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~7\
 a_data[8]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~8\
 a_data[9]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~9\
 a_data[10]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~10\
 a_data[11]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11\
 a_data[12]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~12\
 a_data[13]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13\
 a_data[14]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~14\
 a_data[15]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~15\
 a_data[16]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~16\
 a_data[17]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~17\
 a_data[18]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18\
 a_data[19]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19\
 a_data[20]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~20\
 a_data[21]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~21\
 a_data[22]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~22\
 a_data[23]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~23\
 a_data[24]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~24\
 a_data[25]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~25\
 a_data[26]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~26\
 a_data[27]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~27\
 a_data[28]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~28\
 a_data[29]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~29\
 a_data[30]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~30\
 a_data[31]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~31\
 a_data[32]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~32\
 a_data[33]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33\
 a_data[34]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~34\
 a_data[35]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~35\
 a_data[36]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~36\
 a_data[37]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~37\
 a_data[38]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~38\
 a_data[39]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~39\
 a_data[40]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~40\
 a_data[41]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~41\
 a_data[42]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~42\
 a_data[43]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~43\
 a_data[44]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~44\
 a_data[45]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~45\
 a_data[46]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~46\
 a_data[47]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~47\
 a_data[48]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~48\
 a_data[49]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~49\
 a_data[50]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~50\
 a_data[51]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51\
 a_data[52]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~52\
 a_data[53]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53\
 a_data[54]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~54\
 a_data[55]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55\
 a_data[56]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~56\
 a_data[57]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57\
 a_data[58]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~58\
 a_data[59]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59\
 a_data[60]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~60\
 a_data[61]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~61\
 a_data[62]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~62\
 a_data[63]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~63\
 b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd\
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd\
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd\
 b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd\
 b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd\
 b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd\
 b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd\
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd\
 b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd\
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd\
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd\
 b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd\
 b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data_in[0]=gnd\
 a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd\
 a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd\
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd\
 a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd\
 a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd\
 a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd\
 a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd\
 a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd\
 a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd\
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd\
 a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd\
 a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd\
 a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd\
 a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd\
 a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd\
 a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd\
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~0\
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~1\
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~2\
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~3\
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~4\
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~5\
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~6\
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~7\
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~8\
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~9\
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~10\
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~11\
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~12\
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~13\
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~14\
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~15\
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~16\
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~17\
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~18\
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~19\
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~20\
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~21\
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~22\
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~23\
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~24\
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~25\
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~26\
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~27\
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~28\
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~29\
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~30\
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~31\
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~32\
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~33\
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~34\
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~35\
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~36\
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~37\
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~38\
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~39\
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~40\
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~41\
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~42\
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~43\
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~44\
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~45\
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~46\
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~47\
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~48\
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~49\
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~50\
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~51\
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~52\
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~53\
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~54\
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~55\
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~56\
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~57\
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~58\
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~59\
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~60\
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~61\
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~62\
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul\
 a_data[0]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~0\
 a_data[1]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~1\
 a_data[2]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~2\
 a_data[3]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~3\
 a_data[4]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~4\
 a_data[5]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~5\
 a_data[6]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~6\
 a_data[7]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~7\
 a_data[8]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~8\
 a_data[9]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~9\
 a_data[10]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~10\
 a_data[11]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~11\
 a_data[12]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~12\
 a_data[13]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~13\
 a_data[14]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14\
 a_data[15]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~15\
 a_data[16]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~16\
 a_data[17]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~17\
 a_data[18]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~18\
 a_data[19]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~19\
 a_data[20]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~20\
 a_data[21]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~21\
 a_data[22]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~22\
 a_data[23]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~23\
 a_data[24]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~24\
 a_data[25]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~25\
 a_data[26]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~26\
 a_data[27]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~27\
 a_data[28]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~28\
 a_data[29]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~29\
 a_data[30]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~30\
 a_data[31]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~31\
 a_data[32]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~32\
 a_data[33]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~33\
 a_data[34]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~34\
 a_data[35]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~35\
 a_data[36]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~36\
 a_data[37]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~37\
 a_data[38]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~38\
 a_data[39]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~39\
 a_data[40]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~40\
 a_data[41]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~41\
 a_data[42]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~42\
 a_data[43]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~43\
 a_data[44]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~44\
 a_data[45]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~45\
 a_data[46]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~46\
 a_data[47]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~47\
 a_data[48]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~48\
 a_data[49]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~49\
 a_data[50]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~50\
 a_data[51]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~51\
 a_data[52]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~52\
 a_data[53]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~53\
 a_data[54]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~54\
 a_data[55]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55\
 a_data[56]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~56\
 a_data[57]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~57\
 a_data[58]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~58\
 a_data[59]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~59\
 a_data[60]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~60\
 a_data[61]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~61\
 a_data[62]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~62\
 a_data[63]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~63\
 b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd\
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd\
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd\
 b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd\
 b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd\
 b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd\
 b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd\
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd\
 b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd\
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd\
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd\
 b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd\
 b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data_in[0]=gnd\
 a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd\
 a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd\
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd\
 a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd\
 a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd\
 a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd\
 a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd\
 a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd\
 a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd\
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd\
 a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd\
 a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd\
 a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd\
 a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd\
 a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd\
 a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd\
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=vcc\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~0\
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~1\
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~2\
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~3\
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~4\
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~5\
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~6\
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~7\
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~8\
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~9\
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~10\
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~11\
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~12\
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~13\
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~14\
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~15\
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~16\
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~17\
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~18\
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~19\
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~20\
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~21\
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~22\
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~23\
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~24\
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~25\
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~26\
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~27\
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~28\
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~29\
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~30\
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~31\
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~32\
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~33\
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~34\
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~35\
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~36\
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~37\
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~38\
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~39\
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~40\
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~41\
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~42\
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~43\
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~44\
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~45\
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~46\
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~47\
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~48\
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~49\
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~50\
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~51\
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~52\
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~53\
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~54\
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~55\
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~56\
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~57\
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~58\
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~59\
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~60\
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~61\
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~62\
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~63

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~0 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1584
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1584 matrix_multiplication^a_addr_2_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_2_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1577
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1577 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1591
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1591 matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~1 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1585
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1585 matrix_multiplication^a_addr_2_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_2_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1578
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1578 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1592
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1592 matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~2 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1586
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1586 matrix_multiplication^a_addr_2_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_2_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1579
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1579 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1593
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1593 matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~3 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1587
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1587 matrix_multiplication^a_addr_2_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_2_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1580
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1580 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1594
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1594 matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~4 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1588
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1588 matrix_multiplication^a_addr_2_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_2_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1581
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1581 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1595
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1595 matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~5 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1589
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1589 matrix_multiplication^a_addr_2_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_2_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1582
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1582 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1596
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1596 matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~6 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1590
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1590 matrix_multiplication^a_addr_2_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_2_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1583
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1583 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1597
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1597 matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1451
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1451 matrix_multiplication^c_addr_2_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_2_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1388
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1388 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1514
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1514 matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1452
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1452 matrix_multiplication^c_addr_2_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_2_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1389
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1389 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1515
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1515 matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1453
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1453 matrix_multiplication^c_addr_2_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_2_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1390
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1390 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1516
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1516 matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1454
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1454 matrix_multiplication^c_addr_2_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_2_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1391
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1391 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1517
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1517 matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1455
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1455 matrix_multiplication^c_addr_2_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_2_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1392
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1392 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1518
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1518 matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1456
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1456 matrix_multiplication^c_addr_2_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_2_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1393
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1393 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1519
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1519 matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1457
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1457 matrix_multiplication^c_addr_2_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_2_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1394
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~1394 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1520
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1520 matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~0 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1605
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1605 matrix_multiplication^a_addr_1_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_1_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1598
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1598 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1612
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1612 matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~1 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1606
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1606 matrix_multiplication^a_addr_1_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_1_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1599
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1599 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1613
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1613 matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~2 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1607
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1607 matrix_multiplication^a_addr_1_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_1_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1600
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1600 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1614
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1614 matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~3 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1608
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1608 matrix_multiplication^a_addr_1_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_1_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1601
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1601 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1615
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1615 matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~4 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1609
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1609 matrix_multiplication^a_addr_1_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_1_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1602
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1602 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1616
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1616 matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~5 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1610
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1610 matrix_multiplication^a_addr_1_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_1_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1603
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1603 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1617
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1617 matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~6 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1611
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1611 matrix_multiplication^a_addr_1_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_1_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1604
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1604 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1618
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1618 matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1430
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1430 matrix_multiplication^c_addr_1_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_1_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1367
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1367 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1493
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1493 matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1431
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1431 matrix_multiplication^c_addr_1_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_1_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1368
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1368 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1494
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1494 matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1432
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1432 matrix_multiplication^c_addr_1_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_1_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1369
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1369 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1495
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1495 matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1433
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1433 matrix_multiplication^c_addr_1_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_1_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1370
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1370 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1496
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1496 matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1434
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1434 matrix_multiplication^c_addr_1_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_1_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1371
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1371 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1497
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1497 matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1435
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1435 matrix_multiplication^c_addr_1_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_1_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1372
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1372 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1498
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1498 matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1436
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1436 matrix_multiplication^c_addr_1_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_1_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1373
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~1373 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1499
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1499 matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~0 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1640
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1640 matrix_multiplication^a_addr_0_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_0_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1654
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1654 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1647
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1647 matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~1 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1641
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1641 matrix_multiplication^a_addr_0_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_0_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1655
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1655 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1648
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1648 matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~2 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1642
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1642 matrix_multiplication^a_addr_0_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_0_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1656
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1656 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1649
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1649 matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~3 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1643
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1643 matrix_multiplication^a_addr_0_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_0_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1657
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1657 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1650
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1650 matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~4 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1644
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1644 matrix_multiplication^a_addr_0_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_0_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1658
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1658 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1651
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1651 matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~5 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1645
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1645 matrix_multiplication^a_addr_0_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_0_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1659
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1659 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1652
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1652 matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~6 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1646
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1646 matrix_multiplication^a_addr_0_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_0_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1660
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1660 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1653
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1653 matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~0 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1626
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1626 matrix_multiplication^b_addr_0_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_0_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1619
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1619 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1633
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1633 matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~1 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1627
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1627 matrix_multiplication^b_addr_0_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_0_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1620
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1620 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1634
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1634 matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~2 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1628
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1628 matrix_multiplication^b_addr_0_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_0_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1621
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1621 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1635
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1635 matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~3 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1629
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1629 matrix_multiplication^b_addr_0_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_0_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1622
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1622 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1636
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1636 matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~4 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1630
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1630 matrix_multiplication^b_addr_0_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_0_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1623
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1623 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1637
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1637 matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~5 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1631
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1631 matrix_multiplication^b_addr_0_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_0_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1624
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1624 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1638
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1638 matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~6 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1632
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1632 matrix_multiplication^b_addr_0_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_0_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1625
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1625 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1639
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1639 matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1409
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1409 matrix_multiplication^c_addr_0_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_0_0_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1346
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1346 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1472
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1472 matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1410
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1410 matrix_multiplication^c_addr_0_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_0_0_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1347
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1347 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1473
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1473 matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1411
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1411 matrix_multiplication^c_addr_0_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_0_0_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1348
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1348 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1474
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1474 matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1412
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1412 matrix_multiplication^c_addr_0_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_0_0_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1349
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1349 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1475
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1475 matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1413
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1413 matrix_multiplication^c_addr_0_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_0_0_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1350
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1350 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1476
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1476 matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1414
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1414 matrix_multiplication^c_addr_0_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_0_0_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1351
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1351 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1477
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1477 matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1415
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1415 matrix_multiplication^c_addr_0_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_0_0_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1352
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~1352 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1478
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~1478 matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1668
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1668 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~0 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1661
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1661 matrix_multiplication^addr_pi_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~1 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1662
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1662 matrix_multiplication^addr_pi_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~2 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1663
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1663 matrix_multiplication^addr_pi_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~3 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1664
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1664 matrix_multiplication^addr_pi_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~4 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1665
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1665 matrix_multiplication^addr_pi_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~5 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1666
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1666 matrix_multiplication^addr_pi_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~6 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1667
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1667 matrix_multiplication^addr_pi_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~184^LOGICAL_NOT~185
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174
0 1

.names matrix_multiplication^data_from_out_mat~0_FF_NODE matrix_multiplication^data_from_out_mat~0
1 1

.names matrix_multiplication^data_from_out_mat~1_FF_NODE matrix_multiplication^data_from_out_mat~1
1 1

.names matrix_multiplication^data_from_out_mat~2_FF_NODE matrix_multiplication^data_from_out_mat~2
1 1

.names matrix_multiplication^data_from_out_mat~3_FF_NODE matrix_multiplication^data_from_out_mat~3
1 1

.names matrix_multiplication^data_from_out_mat~4_FF_NODE matrix_multiplication^data_from_out_mat~4
1 1

.names matrix_multiplication^data_from_out_mat~5_FF_NODE matrix_multiplication^data_from_out_mat~5
1 1

.names matrix_multiplication^data_from_out_mat~6_FF_NODE matrix_multiplication^data_from_out_mat~6
1 1

.names matrix_multiplication^data_from_out_mat~7_FF_NODE matrix_multiplication^data_from_out_mat~7
1 1

.names matrix_multiplication^data_from_out_mat~8_FF_NODE matrix_multiplication^data_from_out_mat~8
1 1

.names matrix_multiplication^data_from_out_mat~9_FF_NODE matrix_multiplication^data_from_out_mat~9
1 1

.names matrix_multiplication^data_from_out_mat~10_FF_NODE matrix_multiplication^data_from_out_mat~10
1 1

.names matrix_multiplication^data_from_out_mat~11_FF_NODE matrix_multiplication^data_from_out_mat~11
1 1

.names matrix_multiplication^data_from_out_mat~12_FF_NODE matrix_multiplication^data_from_out_mat~12
1 1

.names matrix_multiplication^data_from_out_mat~13_FF_NODE matrix_multiplication^data_from_out_mat~13
1 1

.names matrix_multiplication^data_from_out_mat~14_FF_NODE matrix_multiplication^data_from_out_mat~14
1 1

.names matrix_multiplication^data_from_out_mat~15_FF_NODE matrix_multiplication^data_from_out_mat~15
1 1

.names matrix_multiplication^data_from_out_mat~16_FF_NODE matrix_multiplication^data_from_out_mat~16
1 1

.names matrix_multiplication^data_from_out_mat~17_FF_NODE matrix_multiplication^data_from_out_mat~17
1 1

.names matrix_multiplication^data_from_out_mat~18_FF_NODE matrix_multiplication^data_from_out_mat~18
1 1

.names matrix_multiplication^data_from_out_mat~19_FF_NODE matrix_multiplication^data_from_out_mat~19
1 1

.names matrix_multiplication^data_from_out_mat~20_FF_NODE matrix_multiplication^data_from_out_mat~20
1 1

.names matrix_multiplication^data_from_out_mat~21_FF_NODE matrix_multiplication^data_from_out_mat~21
1 1

.names matrix_multiplication^data_from_out_mat~22_FF_NODE matrix_multiplication^data_from_out_mat~22
1 1

.names matrix_multiplication^data_from_out_mat~23_FF_NODE matrix_multiplication^data_from_out_mat~23
1 1

.names matrix_multiplication^data_from_out_mat~24_FF_NODE matrix_multiplication^data_from_out_mat~24
1 1

.names matrix_multiplication^data_from_out_mat~25_FF_NODE matrix_multiplication^data_from_out_mat~25
1 1

.names matrix_multiplication^data_from_out_mat~26_FF_NODE matrix_multiplication^data_from_out_mat~26
1 1

.names matrix_multiplication^data_from_out_mat~27_FF_NODE matrix_multiplication^data_from_out_mat~27
1 1

.names matrix_multiplication^data_from_out_mat~28_FF_NODE matrix_multiplication^data_from_out_mat~28
1 1

.names matrix_multiplication^data_from_out_mat~29_FF_NODE matrix_multiplication^data_from_out_mat~29
1 1

.names matrix_multiplication^data_from_out_mat~30_FF_NODE matrix_multiplication^data_from_out_mat~30
1 1

.names matrix_multiplication^data_from_out_mat~31_FF_NODE matrix_multiplication^data_from_out_mat~31
1 1

.names matrix_multiplication^data_from_out_mat~32_FF_NODE matrix_multiplication^data_from_out_mat~32
1 1

.names matrix_multiplication^data_from_out_mat~33_FF_NODE matrix_multiplication^data_from_out_mat~33
1 1

.names matrix_multiplication^data_from_out_mat~34_FF_NODE matrix_multiplication^data_from_out_mat~34
1 1

.names matrix_multiplication^data_from_out_mat~35_FF_NODE matrix_multiplication^data_from_out_mat~35
1 1

.names matrix_multiplication^data_from_out_mat~36_FF_NODE matrix_multiplication^data_from_out_mat~36
1 1

.names matrix_multiplication^data_from_out_mat~37_FF_NODE matrix_multiplication^data_from_out_mat~37
1 1

.names matrix_multiplication^data_from_out_mat~38_FF_NODE matrix_multiplication^data_from_out_mat~38
1 1

.names matrix_multiplication^data_from_out_mat~39_FF_NODE matrix_multiplication^data_from_out_mat~39
1 1

.names matrix_multiplication^data_from_out_mat~40_FF_NODE matrix_multiplication^data_from_out_mat~40
1 1

.names matrix_multiplication^data_from_out_mat~41_FF_NODE matrix_multiplication^data_from_out_mat~41
1 1

.names matrix_multiplication^data_from_out_mat~42_FF_NODE matrix_multiplication^data_from_out_mat~42
1 1

.names matrix_multiplication^data_from_out_mat~43_FF_NODE matrix_multiplication^data_from_out_mat~43
1 1

.names matrix_multiplication^data_from_out_mat~44_FF_NODE matrix_multiplication^data_from_out_mat~44
1 1

.names matrix_multiplication^data_from_out_mat~45_FF_NODE matrix_multiplication^data_from_out_mat~45
1 1

.names matrix_multiplication^data_from_out_mat~46_FF_NODE matrix_multiplication^data_from_out_mat~46
1 1

.names matrix_multiplication^data_from_out_mat~47_FF_NODE matrix_multiplication^data_from_out_mat~47
1 1

.names matrix_multiplication^data_from_out_mat~48_FF_NODE matrix_multiplication^data_from_out_mat~48
1 1

.names matrix_multiplication^data_from_out_mat~49_FF_NODE matrix_multiplication^data_from_out_mat~49
1 1

.names matrix_multiplication^data_from_out_mat~50_FF_NODE matrix_multiplication^data_from_out_mat~50
1 1

.names matrix_multiplication^data_from_out_mat~51_FF_NODE matrix_multiplication^data_from_out_mat~51
1 1

.names matrix_multiplication^data_from_out_mat~52_FF_NODE matrix_multiplication^data_from_out_mat~52
1 1

.names matrix_multiplication^data_from_out_mat~53_FF_NODE matrix_multiplication^data_from_out_mat~53
1 1

.names matrix_multiplication^data_from_out_mat~54_FF_NODE matrix_multiplication^data_from_out_mat~54
1 1

.names matrix_multiplication^data_from_out_mat~55_FF_NODE matrix_multiplication^data_from_out_mat~55
1 1

.names matrix_multiplication^data_from_out_mat~56_FF_NODE matrix_multiplication^data_from_out_mat~56
1 1

.names matrix_multiplication^data_from_out_mat~57_FF_NODE matrix_multiplication^data_from_out_mat~57
1 1

.names matrix_multiplication^data_from_out_mat~58_FF_NODE matrix_multiplication^data_from_out_mat~58
1 1

.names matrix_multiplication^data_from_out_mat~59_FF_NODE matrix_multiplication^data_from_out_mat~59
1 1

.names matrix_multiplication^data_from_out_mat~60_FF_NODE matrix_multiplication^data_from_out_mat~60
1 1

.names matrix_multiplication^data_from_out_mat~61_FF_NODE matrix_multiplication^data_from_out_mat~61
1 1

.names matrix_multiplication^data_from_out_mat~62_FF_NODE matrix_multiplication^data_from_out_mat~62
1 1

.names matrix_multiplication^data_from_out_mat~63_FF_NODE matrix_multiplication^data_from_out_mat~63
1 1

.names matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic^BUF_NODE~23 matrix_multiplication^done_mat_mul
1 1

.end


.model single_port_ram
.inputs clk data addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] \
 addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] addr[13] \
 addr[14] we
.outputs out
.blackbox
.end


.model matmul_4x4_systolic
.inputs b_data_in[0] b_data_in[1] b_data_in[2] b_data_in[3] b_data_in[4] \
 b_data_in[5] b_data_in[6] b_data_in[7] b_data_in[8] b_data_in[9] \
 b_data_in[10] b_data_in[11] b_data_in[12] b_data_in[13] b_data_in[14] \
 b_data_in[15] b_data_in[16] b_data_in[17] b_data_in[18] b_data_in[19] \
 b_data_in[20] b_data_in[21] b_data_in[22] b_data_in[23] b_data_in[24] \
 b_data_in[25] b_data_in[26] b_data_in[27] b_data_in[28] b_data_in[29] \
 b_data_in[30] b_data_in[31] b_data_in[32] b_data_in[33] b_data_in[34] \
 b_data_in[35] b_data_in[36] b_data_in[37] b_data_in[38] b_data_in[39] \
 b_data_in[40] b_data_in[41] b_data_in[42] b_data_in[43] b_data_in[44] \
 b_data_in[45] b_data_in[46] b_data_in[47] b_data_in[48] b_data_in[49] \
 b_data_in[50] b_data_in[51] b_data_in[52] b_data_in[53] b_data_in[54] \
 b_data_in[55] b_data_in[56] b_data_in[57] b_data_in[58] b_data_in[59] \
 b_data_in[60] b_data_in[61] b_data_in[62] b_data_in[63] a_data_in[0] \
 a_data_in[1] a_data_in[2] a_data_in[3] a_data_in[4] a_data_in[5] \
 a_data_in[6] a_data_in[7] a_data_in[8] a_data_in[9] a_data_in[10] \
 a_data_in[11] a_data_in[12] a_data_in[13] a_data_in[14] a_data_in[15] \
 a_data_in[16] a_data_in[17] a_data_in[18] a_data_in[19] a_data_in[20] \
 a_data_in[21] a_data_in[22] a_data_in[23] a_data_in[24] a_data_in[25] \
 a_data_in[26] a_data_in[27] a_data_in[28] a_data_in[29] a_data_in[30] \
 a_data_in[31] a_data_in[32] a_data_in[33] a_data_in[34] a_data_in[35] \
 a_data_in[36] a_data_in[37] a_data_in[38] a_data_in[39] a_data_in[40] \
 a_data_in[41] a_data_in[42] a_data_in[43] a_data_in[44] a_data_in[45] \
 a_data_in[46] a_data_in[47] a_data_in[48] a_data_in[49] a_data_in[50] \
 a_data_in[51] a_data_in[52] a_data_in[53] a_data_in[54] a_data_in[55] \
 a_data_in[56] a_data_in[57] a_data_in[58] a_data_in[59] a_data_in[60] \
 a_data_in[61] a_data_in[62] a_data_in[63] b_loc[0] b_loc[1] b_loc[2] \
 b_loc[3] b_loc[4] b_loc[5] b_loc[6] b_loc[7] a_loc[0] a_loc[1] \
 a_loc[2] a_loc[3] a_loc[4] a_loc[5] a_loc[6] a_loc[7] \
 final_mat_mul_size[0] final_mat_mul_size[1] final_mat_mul_size[2] \
 final_mat_mul_size[3] final_mat_mul_size[4] final_mat_mul_size[5] \
 final_mat_mul_size[6] final_mat_mul_size[7] b_data[0] b_data[1] \
 b_data[2] b_data[3] b_data[4] b_data[5] b_data[6] b_data[7] b_data[8] \
 b_data[9] b_data[10] b_data[11] b_data[12] b_data[13] b_data[14] \
 b_data[15] b_data[16] b_data[17] b_data[18] b_data[19] b_data[20] \
 b_data[21] b_data[22] b_data[23] b_data[24] b_data[25] b_data[26] \
 b_data[27] b_data[28] b_data[29] b_data[30] b_data[31] b_data[32] \
 b_data[33] b_data[34] b_data[35] b_data[36] b_data[37] b_data[38] \
 b_data[39] b_data[40] b_data[41] b_data[42] b_data[43] b_data[44] \
 b_data[45] b_data[46] b_data[47] b_data[48] b_data[49] b_data[50] \
 b_data[51] b_data[52] b_data[53] b_data[54] b_data[55] b_data[56] \
 b_data[57] b_data[58] b_data[59] b_data[60] b_data[61] b_data[62] \
 b_data[63] a_data[0] a_data[1] a_data[2] a_data[3] a_data[4] a_data[5] \
 a_data[6] a_data[7] a_data[8] a_data[9] a_data[10] a_data[11] \
 a_data[12] a_data[13] a_data[14] a_data[15] a_data[16] a_data[17] \
 a_data[18] a_data[19] a_data[20] a_data[21] a_data[22] a_data[23] \
 a_data[24] a_data[25] a_data[26] a_data[27] a_data[28] a_data[29] \
 a_data[30] a_data[31] a_data[32] a_data[33] a_data[34] a_data[35] \
 a_data[36] a_data[37] a_data[38] a_data[39] a_data[40] a_data[41] \
 a_data[42] a_data[43] a_data[44] a_data[45] a_data[46] a_data[47] \
 a_data[48] a_data[49] a_data[50] a_data[51] a_data[52] a_data[53] \
 a_data[54] a_data[55] a_data[56] a_data[57] a_data[58] a_data[59] \
 a_data[60] a_data[61] a_data[62] a_data[63] start_mat_mul reset clk
.outputs c_addr[0] c_addr[1] c_addr[2] c_addr[3] c_addr[4] c_addr[5] \
 c_addr[6] b_addr[0] b_addr[1] b_addr[2] b_addr[3] b_addr[4] b_addr[5] \
 b_addr[6] a_addr[0] a_addr[1] a_addr[2] a_addr[3] a_addr[4] a_addr[5] \
 a_addr[6] b_data_out[0] b_data_out[1] b_data_out[2] b_data_out[3] \
 b_data_out[4] b_data_out[5] b_data_out[6] b_data_out[7] b_data_out[8] \
 b_data_out[9] b_data_out[10] b_data_out[11] b_data_out[12] \
 b_data_out[13] b_data_out[14] b_data_out[15] b_data_out[16] \
 b_data_out[17] b_data_out[18] b_data_out[19] b_data_out[20] \
 b_data_out[21] b_data_out[22] b_data_out[23] b_data_out[24] \
 b_data_out[25] b_data_out[26] b_data_out[27] b_data_out[28] \
 b_data_out[29] b_data_out[30] b_data_out[31] b_data_out[32] \
 b_data_out[33] b_data_out[34] b_data_out[35] b_data_out[36] \
 b_data_out[37] b_data_out[38] b_data_out[39] b_data_out[40] \
 b_data_out[41] b_data_out[42] b_data_out[43] b_data_out[44] \
 b_data_out[45] b_data_out[46] b_data_out[47] b_data_out[48] \
 b_data_out[49] b_data_out[50] b_data_out[51] b_data_out[52] \
 b_data_out[53] b_data_out[54] b_data_out[55] b_data_out[56] \
 b_data_out[57] b_data_out[58] b_data_out[59] b_data_out[60] \
 b_data_out[61] b_data_out[62] b_data_out[63] a_data_out[0] a_data_out[1] \
 a_data_out[2] a_data_out[3] a_data_out[4] a_data_out[5] a_data_out[6] \
 a_data_out[7] a_data_out[8] a_data_out[9] a_data_out[10] a_data_out[11] \
 a_data_out[12] a_data_out[13] a_data_out[14] a_data_out[15] \
 a_data_out[16] a_data_out[17] a_data_out[18] a_data_out[19] \
 a_data_out[20] a_data_out[21] a_data_out[22] a_data_out[23] \
 a_data_out[24] a_data_out[25] a_data_out[26] a_data_out[27] \
 a_data_out[28] a_data_out[29] a_data_out[30] a_data_out[31] \
 a_data_out[32] a_data_out[33] a_data_out[34] a_data_out[35] \
 a_data_out[36] a_data_out[37] a_data_out[38] a_data_out[39] \
 a_data_out[40] a_data_out[41] a_data_out[42] a_data_out[43] \
 a_data_out[44] a_data_out[45] a_data_out[46] a_data_out[47] \
 a_data_out[48] a_data_out[49] a_data_out[50] a_data_out[51] \
 a_data_out[52] a_data_out[53] a_data_out[54] a_data_out[55] \
 a_data_out[56] a_data_out[57] a_data_out[58] a_data_out[59] \
 a_data_out[60] a_data_out[61] a_data_out[62] a_data_out[63] c_data[0] \
 c_data[1] c_data[2] c_data[3] c_data[4] c_data[5] c_data[6] c_data[7] \
 c_data[8] c_data[9] c_data[10] c_data[11] c_data[12] c_data[13] \
 c_data[14] c_data[15] c_data[16] c_data[17] c_data[18] c_data[19] \
 c_data[20] c_data[21] c_data[22] c_data[23] c_data[24] c_data[25] \
 c_data[26] c_data[27] c_data[28] c_data[29] c_data[30] c_data[31] \
 c_data[32] c_data[33] c_data[34] c_data[35] c_data[36] c_data[37] \
 c_data[38] c_data[39] c_data[40] c_data[41] c_data[42] c_data[43] \
 c_data[44] c_data[45] c_data[46] c_data[47] c_data[48] c_data[49] \
 c_data[50] c_data[51] c_data[52] c_data[53] c_data[54] c_data[55] \
 c_data[56] c_data[57] c_data[58] c_data[59] c_data[60] c_data[61] \
 c_data[62] c_data[63] done_mat_mul
.blackbox
.end

