

================================================================
== Vitis HLS Report for 'proc_1'
================================================================
* Date:           Fri Oct 14 11:19:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgc2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.00 ns|  1.460 ns|     0.54 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       34|       34|  68.000 ns|  68.000 ns|   31|   31|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |             |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |   Instance  |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |proc_1_1_U0  |proc_1_1  |       28|       28|  56.000 ns|  56.000 ns|   28|   28|       no|
        |proc_1_2_U0  |proc_1_2  |       30|       30|  60.000 ns|  60.000 ns|   30|   30|       no|
        +-------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|       18|      166|    -|
|Instance             |        -|     -|      211|      506|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        9|    -|
|Register             |        -|     -|        1|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      230|      683|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------+----------+---------+----+-----+-----+-----+
    |   Instance  |  Module  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------+----------+---------+----+-----+-----+-----+
    |proc_1_1_U0  |proc_1_1  |        0|   0|   55|  229|    0|
    |proc_1_2_U0  |proc_1_2  |        0|   0|  156|  277|    0|
    +-------------+----------+---------+----+-----+-----+-----+
    |Total        |          |        0|   0|  211|  506|    0|
    +-------------+----------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+-----+------+-----+---------+
    |data_channel1_U  |        0|  9|   0|    -|    40|   32|     1280|
    |data_channel2_U  |        0|  9|   0|    -|    40|   32|     1280|
    +-----------------+---------+---+----+-----+------+-----+---------+
    |Total            |        0| 18|   0|    0|    80|   64|     2560|
    +-----------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_start               |   in|    1|  ap_ctrl_hs|          proc_1|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|          proc_1|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|          proc_1|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|          proc_1|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          proc_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          proc_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          proc_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          proc_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          proc_1|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|          proc_1|  return value|
|A_dout                 |   in|   32|     ap_fifo|               A|       pointer|
|A_empty_n              |   in|    1|     ap_fifo|               A|       pointer|
|A_read                 |  out|    1|     ap_fifo|               A|       pointer|
|data_channel12_din     |  out|   32|     ap_fifo|  data_channel12|       pointer|
|data_channel12_full_n  |   in|    1|     ap_fifo|  data_channel12|       pointer|
|data_channel12_write   |  out|    1|     ap_fifo|  data_channel12|       pointer|
|data_channel23_din     |  out|   32|     ap_fifo|  data_channel23|       pointer|
|data_channel23_full_n  |   in|    1|     ap_fifo|  data_channel23|       pointer|
|data_channel23_write   |  out|    1|     ap_fifo|  data_channel23|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

