-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
-- Date        : Mon Jun 27 12:26:59 2016
-- Host        : E265 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               D:/svo/gtfpga/vc707/vc707_villas/bd/top/ip/top_axi_fifo_mm_s_0_0/top_axi_fifo_mm_s_0_0_sim_netlist.vhdl
-- Design      : top_axi_fifo_mm_s_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx485tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_axi_read_fsm is
  port (
    s_axi4_arready : out STD_LOGIC;
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_rlast : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxi_full_sm.present_state_reg[0]_0\ : out STD_LOGIC;
    \gaxi_full_sm.present_state_reg[0]_1\ : out STD_LOGIC;
    \grid.S_AXI_RID_reg[0]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : out STD_LOGIC;
    \count_reg[12]\ : out STD_LOGIC;
    \grid.ar_id_r_reg[0]\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_rready : in STD_LOGIC;
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi4_arlen_5__s_port_\ : in STD_LOGIC;
    \gaxi_full_sm.arlen_cntr_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi4_arlen_4__s_port_\ : in STD_LOGIC;
    \gaxi_full_sm.arlen_cntr_reg[3]\ : in STD_LOGIC;
    \s_axi4_arlen_3__s_port_\ : in STD_LOGIC;
    \gaxi_full_sm.arlen_cntr_reg[2]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi4_araddr_19__s_port_\ : in STD_LOGIC;
    \s_axi4_araddr_11__s_port_\ : in STD_LOGIC;
    \s_axi4_araddr_3__s_port_\ : in STD_LOGIC;
    s_axi4_arvalid : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    ar_id_r : in STD_LOGIC;
    s_axi4_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[5]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_axi_read_fsm : entity is "axi_read_fsm";
end top_axi_fifo_mm_s_0_0_axi_read_fsm;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_axi_read_fsm is
  signal ar_ready_c : STD_LOGIC;
  signal axi4_rdata_ack_i : STD_LOGIC;
  signal axi4_rdfd_en : STD_LOGIC;
  signal \dec_alen_c__0\ : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.outstanding_read_r_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.outstanding_read_r_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_10_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_8_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_9_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \^gaxi_full_sm.present_state_reg[0]_0\ : STD_LOGIC;
  signal \^gaxi_full_sm.present_state_reg[0]_1\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_valid_r_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_valid_r_i_3_n_0\ : STD_LOGIC;
  signal \grid.S_AXI_RID[0]_i_2_n_0\ : STD_LOGIC;
  signal outstanding_read_r : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_7_out__0\ : STD_LOGIC;
  signal \p_8_out__0\ : STD_LOGIC;
  signal present_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_last_int_c__7\ : STD_LOGIC;
  signal r_valid_c : STD_LOGIC;
  signal \s_axi4_araddr_11__s_net_1\ : STD_LOGIC;
  signal \s_axi4_araddr_19__s_net_1\ : STD_LOGIC;
  signal \s_axi4_araddr_3__s_net_1\ : STD_LOGIC;
  signal \s_axi4_arlen_3__s_net_1\ : STD_LOGIC;
  signal \s_axi4_arlen_4__s_net_1\ : STD_LOGIC;
  signal \s_axi4_arlen_5__s_net_1\ : STD_LOGIC;
  signal \^s_axi4_arready\ : STD_LOGIC;
  signal \^s_axi4_rlast\ : STD_LOGIC;
  signal \^s_axi4_rvalid\ : STD_LOGIC;
  signal sig_axi_rd_en : STD_LOGIC;
  signal \sig_register_array[0][2]_i_11_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_12_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_8_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_9_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gaxi_full_sm.outstanding_read_r_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gaxi_full_sm.present_state[1]_i_3__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gaxi_full_sm.present_state[1]_i_4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gaxi_full_sm.present_state[1]_i_5\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gaxi_full_sm.r_valid_r_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gaxi_full_sm.r_valid_r_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[40]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \grid.S_AXI_RID[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \grid.S_AXI_RID[0]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \grid.ar_id_r[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sig_register_array[0][2]_i_11\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sig_register_array[0][2]_i_7\ : label is "soft_lutpair85";
begin
  \gaxi_full_sm.present_state_reg[0]_0\ <= \^gaxi_full_sm.present_state_reg[0]_0\;
  \gaxi_full_sm.present_state_reg[0]_1\ <= \^gaxi_full_sm.present_state_reg[0]_1\;
  \s_axi4_araddr_11__s_net_1\ <= \s_axi4_araddr_11__s_port_\;
  \s_axi4_araddr_19__s_net_1\ <= \s_axi4_araddr_19__s_port_\;
  \s_axi4_araddr_3__s_net_1\ <= \s_axi4_araddr_3__s_port_\;
  \s_axi4_arlen_3__s_net_1\ <= \s_axi4_arlen_3__s_port_\;
  \s_axi4_arlen_4__s_net_1\ <= \s_axi4_arlen_4__s_port_\;
  \s_axi4_arlen_5__s_net_1\ <= \s_axi4_arlen_5__s_port_\;
  s_axi4_arready <= \^s_axi4_arready\;
  s_axi4_rlast <= \^s_axi4_rlast\;
  s_axi4_rvalid <= \^s_axi4_rvalid\;
\gaxi_full_sm.ar_ready_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3010103F3F1F1F"
    )
        port map (
      I0 => \^s_axi4_rvalid\,
      I1 => outstanding_read_r,
      I2 => present_state(1),
      I3 => p_0_in,
      I4 => s_axi4_rready,
      I5 => axi4_rdfd_en,
      O => \gaxi_full_sm.ar_ready_r_i_2_n_0\
    );
\gaxi_full_sm.ar_ready_r_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB8888B8BBB8BB"
    )
        port map (
      I0 => \gaxi_full_sm.present_state[1]_i_5_n_0\,
      I1 => present_state(1),
      I2 => p_0_in,
      I3 => axi4_rdfd_en,
      I4 => s_axi4_rready,
      I5 => \^s_axi4_rvalid\,
      O => \gaxi_full_sm.ar_ready_r_i_3_n_0\
    );
\gaxi_full_sm.ar_ready_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => ar_ready_c,
      Q => \^s_axi4_arready\
    );
\gaxi_full_sm.ar_ready_r_reg_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gaxi_full_sm.ar_ready_r_i_2_n_0\,
      I1 => \gaxi_full_sm.ar_ready_r_i_3_n_0\,
      O => ar_ready_c,
      S => present_state(0)
    );
\gaxi_full_sm.arlen_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"558B"
    )
        port map (
      I0 => s_axi4_arlen(0),
      I1 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I2 => Q(0),
      I3 => \p_8_out__0\,
      O => D(0)
    );
\gaxi_full_sm.arlen_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999CFC0C0CF"
    )
        port map (
      I0 => s_axi4_arlen(0),
      I1 => s_axi4_arlen(1),
      I2 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \p_8_out__0\,
      O => D(1)
    );
\gaxi_full_sm.arlen_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E1FF00"
    )
        port map (
      I0 => s_axi4_arlen(1),
      I1 => s_axi4_arlen(0),
      I2 => s_axi4_arlen(2),
      I3 => \gaxi_full_sm.arlen_cntr[2]_i_2_n_0\,
      I4 => \p_8_out__0\,
      O => D(2)
    );
\gaxi_full_sm.arlen_cntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => s_axi4_arlen(2),
      I1 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \gaxi_full_sm.arlen_cntr[2]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FE01FFFF0000"
    )
        port map (
      I0 => s_axi4_arlen(2),
      I1 => s_axi4_arlen(0),
      I2 => s_axi4_arlen(1),
      I3 => s_axi4_arlen(3),
      I4 => \gaxi_full_sm.arlen_cntr[3]_i_2_n_0\,
      I5 => \p_8_out__0\,
      O => D(3)
    );
\gaxi_full_sm.arlen_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => s_axi4_arlen(3),
      I1 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(3),
      O => \gaxi_full_sm.arlen_cntr[3]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999CFC0C0CF"
    )
        port map (
      I0 => \s_axi4_arlen_3__s_net_1\,
      I1 => s_axi4_arlen(4),
      I2 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I3 => \gaxi_full_sm.arlen_cntr_reg[2]\,
      I4 => Q(4),
      I5 => \p_8_out__0\,
      O => D(4)
    );
\gaxi_full_sm.arlen_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999CFC0C0CF"
    )
        port map (
      I0 => \s_axi4_arlen_4__s_net_1\,
      I1 => s_axi4_arlen(5),
      I2 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I3 => \gaxi_full_sm.arlen_cntr_reg[3]\,
      I4 => Q(5),
      I5 => \p_8_out__0\,
      O => D(5)
    );
\gaxi_full_sm.arlen_cntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999CFC0C0CF"
    )
        port map (
      I0 => \s_axi4_arlen_5__s_net_1\,
      I1 => s_axi4_arlen(6),
      I2 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I3 => \gaxi_full_sm.arlen_cntr_reg[4]\,
      I4 => Q(6),
      I5 => \p_8_out__0\,
      O => D(6)
    );
\gaxi_full_sm.arlen_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I1 => \p_8_out__0\,
      I2 => \dec_alen_c__0\,
      O => E(0)
    );
\gaxi_full_sm.arlen_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E1FF00"
    )
        port map (
      I0 => s_axi4_arlen(6),
      I1 => \s_axi4_arlen_5__s_net_1\,
      I2 => s_axi4_arlen(7),
      I3 => \gaxi_full_sm.arlen_cntr[7]_i_6_n_0\,
      I4 => \p_8_out__0\,
      O => D(7)
    );
\gaxi_full_sm.arlen_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000BF0000"
    )
        port map (
      I0 => \r_last_int_c__7\,
      I1 => \gaxi_full_sm.r_valid_r_i_3_n_0\,
      I2 => present_state(0),
      I3 => p_0_in,
      I4 => axi4_rdfd_en,
      I5 => present_state(1),
      O => \p_8_out__0\
    );
\gaxi_full_sm.arlen_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004AE04"
    )
        port map (
      I0 => present_state(1),
      I1 => axi4_rdfd_en,
      I2 => p_0_in,
      I3 => present_state(0),
      I4 => \gaxi_full_sm.r_valid_r_i_3_n_0\,
      I5 => \r_last_int_c__7\,
      O => \dec_alen_c__0\
    );
\gaxi_full_sm.arlen_cntr[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => s_axi4_arlen(7),
      I1 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I2 => Q(6),
      I3 => \gaxi_full_sm.arlen_cntr_reg[4]\,
      I4 => Q(7),
      O => \gaxi_full_sm.arlen_cntr[7]_i_6_n_0\
    );
\gaxi_full_sm.outstanding_read_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002C2000000000"
    )
        port map (
      I0 => \gaxi_full_sm.outstanding_read_r_i_2_n_0\,
      I1 => present_state(1),
      I2 => present_state(0),
      I3 => outstanding_read_r,
      I4 => s_axi4_rready,
      I5 => \^s_axi4_rvalid\,
      O => \gaxi_full_sm.outstanding_read_r_i_1_n_0\
    );
\gaxi_full_sm.outstanding_read_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axi4_rdfd_en,
      I1 => p_0_in,
      O => \gaxi_full_sm.outstanding_read_r_i_2_n_0\
    );
\gaxi_full_sm.outstanding_read_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => \gaxi_full_sm.outstanding_read_r_i_1_n_0\,
      Q => outstanding_read_r
    );
\gaxi_full_sm.present_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4A0E0E4E4E4E4"
    )
        port map (
      I0 => present_state(1),
      I1 => axi4_rdfd_en,
      I2 => present_state(0),
      I3 => \^s_axi4_rvalid\,
      I4 => s_axi4_rready,
      I5 => p_0_in,
      O => \gaxi_full_sm.present_state[0]_i_1_n_0\
    );
\gaxi_full_sm.present_state[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s_axi4_araddr(14),
      I1 => s_axi4_araddr(12),
      I2 => s_axi4_arvalid,
      I3 => \^s_axi4_arready\,
      O => \gaxi_full_sm.present_state[0]_i_10_n_0\
    );
\gaxi_full_sm.present_state[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(24),
      I1 => s_axi4_araddr(25),
      I2 => s_axi4_araddr(22),
      I3 => s_axi4_araddr(23),
      O => \^gaxi_full_sm.present_state_reg[0]_1\
    );
\gaxi_full_sm.present_state[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(16),
      I1 => s_axi4_araddr(17),
      I2 => s_axi4_araddr(0),
      I3 => s_axi4_araddr(2),
      O => \^gaxi_full_sm.present_state_reg[0]_0\
    );
\gaxi_full_sm.present_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi4_araddr(31),
      I1 => s_axi4_araddr(30),
      I2 => \gaxi_full_sm.present_state[0]_i_4_n_0\,
      I3 => \gaxi_full_sm.present_state[0]_i_5_n_0\,
      I4 => \gaxi_full_sm.present_state[0]_i_6_n_0\,
      I5 => \gaxi_full_sm.present_state[0]_i_7_n_0\,
      O => axi4_rdfd_en
    );
\gaxi_full_sm.present_state[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => axi4_rdfd_en,
      I1 => \gaxi_full_sm.present_state[0]_i_8_n_0\,
      I2 => s_axi4_arlen(7),
      I3 => s_axi4_arlen(6),
      I4 => s_axi4_arlen(4),
      I5 => s_axi4_arlen(5),
      O => p_0_in
    );
\gaxi_full_sm.present_state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_araddr(11),
      I1 => s_axi4_araddr(10),
      I2 => s_axi4_araddr(13),
      I3 => s_axi4_araddr(1),
      I4 => \gaxi_full_sm.present_state[0]_i_9_n_0\,
      O => \gaxi_full_sm.present_state[0]_i_4_n_0\
    );
\gaxi_full_sm.present_state[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => s_axi4_araddr(3),
      I1 => s_axi4_araddr(15),
      I2 => s_axi4_araddr(5),
      I3 => s_axi4_araddr(4),
      I4 => \gaxi_full_sm.present_state[0]_i_10_n_0\,
      O => \gaxi_full_sm.present_state[0]_i_5_n_0\
    );
\gaxi_full_sm.present_state[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_araddr(27),
      I1 => s_axi4_araddr(26),
      I2 => s_axi4_araddr(29),
      I3 => s_axi4_araddr(28),
      I4 => \^gaxi_full_sm.present_state_reg[0]_1\,
      O => \gaxi_full_sm.present_state[0]_i_6_n_0\
    );
\gaxi_full_sm.present_state[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_araddr(19),
      I1 => s_axi4_araddr(18),
      I2 => s_axi4_araddr(21),
      I3 => s_axi4_araddr(20),
      I4 => \^gaxi_full_sm.present_state_reg[0]_0\,
      O => \gaxi_full_sm.present_state[0]_i_7_n_0\
    );
\gaxi_full_sm.present_state[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_arlen(2),
      I1 => s_axi4_arlen(3),
      I2 => s_axi4_arlen(0),
      I3 => s_axi4_arlen(1),
      O => \gaxi_full_sm.present_state[0]_i_8_n_0\
    );
\gaxi_full_sm.present_state[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(8),
      I1 => s_axi4_araddr(9),
      I2 => s_axi4_araddr(6),
      I3 => s_axi4_araddr(7),
      O => \gaxi_full_sm.present_state[0]_i_9_n_0\
    );
\gaxi_full_sm.present_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0CF404FCFCF404"
    )
        port map (
      I0 => \p_7_out__0\,
      I1 => \gaxi_full_sm.present_state[1]_i_3__0_n_0\,
      I2 => present_state(0),
      I3 => \gaxi_full_sm.present_state[1]_i_4_n_0\,
      I4 => present_state(1),
      I5 => \gaxi_full_sm.present_state[1]_i_5_n_0\,
      O => \gaxi_full_sm.present_state[1]_i_1__0_n_0\
    );
\gaxi_full_sm.present_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => p_0_in,
      O => \p_7_out__0\
    );
\gaxi_full_sm.present_state[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => outstanding_read_r,
      I1 => s_axi4_rready,
      I2 => \^s_axi4_rvalid\,
      I3 => present_state(1),
      I4 => axi4_rdfd_en,
      O => \gaxi_full_sm.present_state[1]_i_3__0_n_0\
    );
\gaxi_full_sm.present_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => \^s_axi4_rvalid\,
      I2 => p_0_in,
      I3 => axi4_rdfd_en,
      O => \gaxi_full_sm.present_state[1]_i_4_n_0\
    );
\gaxi_full_sm.present_state[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \r_last_int_c__7\,
      I1 => s_axi4_rready,
      I2 => \^s_axi4_rvalid\,
      O => \gaxi_full_sm.present_state[1]_i_5_n_0\
    );
\gaxi_full_sm.present_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => \gaxi_full_sm.present_state[1]_i_7_n_0\,
      I2 => Q(7),
      I3 => Q(6),
      I4 => Q(4),
      I5 => Q(5),
      O => \r_last_int_c__7\
    );
\gaxi_full_sm.present_state[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \gaxi_full_sm.present_state[1]_i_7_n_0\
    );
\gaxi_full_sm.present_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => \gaxi_full_sm.present_state[0]_i_1_n_0\,
      Q => present_state(0)
    );
\gaxi_full_sm.present_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => \gaxi_full_sm.present_state[1]_i_1__0_n_0\,
      Q => present_state(1)
    );
\gaxi_full_sm.r_last_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \gaxi_full_sm.r_last_r_i_2_n_0\,
      I1 => present_state(0),
      I2 => \gaxi_full_sm.r_last_r_i_3_n_0\,
      I3 => s_axi4_rready,
      I4 => \^s_axi4_rvalid\,
      I5 => \^s_axi4_rlast\,
      O => \gaxi_full_sm.r_last_r_i_1_n_0\
    );
\gaxi_full_sm.r_last_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B888B888888888"
    )
        port map (
      I0 => \gaxi_full_sm.present_state[1]_i_5_n_0\,
      I1 => present_state(1),
      I2 => axi4_rdfd_en,
      I3 => \^s_axi4_rvalid\,
      I4 => s_axi4_rready,
      I5 => p_0_in,
      O => \gaxi_full_sm.r_last_r_i_2_n_0\
    );
\gaxi_full_sm.r_last_r_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF8A008A008A00"
    )
        port map (
      I0 => outstanding_read_r,
      I1 => s_axi4_rready,
      I2 => \^s_axi4_rvalid\,
      I3 => present_state(1),
      I4 => axi4_rdfd_en,
      I5 => p_0_in,
      O => \gaxi_full_sm.r_last_r_i_3_n_0\
    );
\gaxi_full_sm.r_last_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => \gaxi_full_sm.r_last_r_i_1_n_0\,
      Q => \^s_axi4_rlast\
    );
\gaxi_full_sm.r_valid_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r_valid_c,
      I1 => s_axi4_rready,
      I2 => \^s_axi4_rvalid\,
      O => \gaxi_full_sm.r_valid_r_i_1_n_0\
    );
\gaxi_full_sm.r_valid_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCBBFF00FC0000"
    )
        port map (
      I0 => p_0_in,
      I1 => present_state(0),
      I2 => outstanding_read_r,
      I3 => \gaxi_full_sm.r_valid_r_i_3_n_0\,
      I4 => present_state(1),
      I5 => axi4_rdfd_en,
      O => r_valid_c
    );
\gaxi_full_sm.r_valid_r_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axi4_rvalid\,
      I1 => s_axi4_rready,
      O => \gaxi_full_sm.r_valid_r_i_3_n_0\
    );
\gaxi_full_sm.r_valid_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => \gaxi_full_sm.r_valid_r_i_1_n_0\,
      Q => \^s_axi4_rvalid\
    );
\goreg_bm.dout_i[40]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => sig_axi_rd_en,
      I1 => \^s_axi4_rlast\,
      I2 => s_axi4_rready,
      I3 => \^s_axi4_rvalid\,
      I4 => empty_fwft_i_reg,
      O => \count_reg[12]\
    );
\grid.S_AXI_RID[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => s_axi4_arid(0),
      I1 => ar_id_r,
      I2 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I3 => sig_axi_rd_en,
      I4 => s_axi4_rid(0),
      O => \grid.S_AXI_RID_reg[0]\
    );
\grid.S_AXI_RID[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi4_rdfd_en,
      I1 => present_state(1),
      O => \grid.S_AXI_RID[0]_i_2_n_0\
    );
\grid.S_AXI_RID[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEF5FFE0EE0000"
    )
        port map (
      I0 => present_state(0),
      I1 => outstanding_read_r,
      I2 => s_axi4_rready,
      I3 => \^s_axi4_rvalid\,
      I4 => present_state(1),
      I5 => axi4_rdfd_en,
      O => sig_axi_rd_en
    );
\grid.ar_id_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi4_arid(0),
      I1 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I2 => ar_id_r,
      O => \grid.ar_id_r_reg[0]\
    );
\sig_register_array[0][2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => outstanding_read_r,
      I1 => s_axi4_rready,
      I2 => \^s_axi4_rvalid\,
      O => \sig_register_array[0][2]_i_11_n_0\
    );
\sig_register_array[0][2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gaxi_full_sm.present_state[0]_i_9_n_0\,
      I1 => \s_axi4_araddr_11__s_net_1\,
      I2 => \gaxi_full_sm.present_state[0]_i_10_n_0\,
      I3 => \s_axi4_araddr_3__s_net_1\,
      O => \sig_register_array[0][2]_i_12_n_0\
    );
\sig_register_array[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A000B0B0B000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\,
      I1 => s_axi_wdata(0),
      I2 => axi4_rdata_ack_i,
      I3 => \^s_axi4_rlast\,
      I4 => sig_axi_rd_en,
      I5 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\(0),
      O => \sig_register_array_reg[0][2]\(0)
    );
\sig_register_array[0][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE20000"
    )
        port map (
      I0 => \sig_register_array[0][2]_i_8_n_0\,
      I1 => present_state(0),
      I2 => \sig_register_array[0][2]_i_9_n_0\,
      I3 => \^s_axi4_rlast\,
      I4 => axi4_rdata_ack_i,
      I5 => \count_reg[5]\,
      O => \sig_register_array_reg[0][2]_0\
    );
\sig_register_array[0][2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => \^s_axi4_rvalid\,
      O => axi4_rdata_ack_i
    );
\sig_register_array[0][2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
        port map (
      I0 => \sig_register_array[0][2]_i_11_n_0\,
      I1 => present_state(1),
      I2 => s_axi4_araddr(31),
      I3 => s_axi4_araddr(30),
      I4 => \sig_register_array[0][2]_i_12_n_0\,
      I5 => \s_axi4_araddr_19__s_net_1\,
      O => \sig_register_array[0][2]_i_8_n_0\
    );
\sig_register_array[0][2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => present_state(1),
      I1 => \s_axi4_araddr_19__s_net_1\,
      I2 => \sig_register_array[0][2]_i_12_n_0\,
      I3 => s_axi4_araddr(30),
      I4 => s_axi4_araddr(31),
      I5 => \gaxi_full_sm.r_valid_r_i_3_n_0\,
      O => \sig_register_array[0][2]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_axi_write_fsm is
  port (
    s_axi4_awready : out STD_LOGIC;
    s_axi4_wready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I77 : out STD_LOGIC;
    \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfifo_gen.gmm2s.start_wr_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out : out STD_LOGIC;
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    bvalid_c : out STD_LOGIC;
    \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]\ : out STD_LOGIC;
    \gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]\ : out STD_LOGIC;
    \bvalid_count_r_reg[2]\ : out STD_LOGIC;
    \bvalid_count_r_reg[1]\ : out STD_LOGIC;
    \bvalid_count_r_reg[0]\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_bready : in STD_LOGIC;
    s_axi4_wvalid : in STD_LOGIC;
    s_axi4_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gaxif_wlast_gen.awlen_cntr_r_reg[4]\ : in STD_LOGIC;
    \gaxif_wlast_gen.awlen_cntr_r_reg[3]\ : in STD_LOGIC;
    \gaxif_wlast_gen.awlen_cntr_r_reg[2]\ : in STD_LOGIC;
    s_axi4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    \bvalid_count_r_reg[0]_0\ : in STD_LOGIC;
    \bvalid_count_r_reg[2]_0\ : in STD_LOGIC;
    \bvalid_count_r_reg[1]_0\ : in STD_LOGIC;
    s_axi4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_awvalid : in STD_LOGIC;
    \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gaxi_bvalid_id_r.bvalid_r_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_axi_write_fsm : entity is "axi_write_fsm";
end top_axi_fifo_mm_s_0_0_axi_write_fsm;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_axi_write_fsm is
  signal aw_ready_c : STD_LOGIC;
  signal axi4_tdfd_en : STD_LOGIC;
  signal \bready_timeout_c__1\ : STD_LOGIC;
  signal \^bvalid_c\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_10_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_11_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_5_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_6_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_7_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_8_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_9_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.w_ready_r_i_4_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal present_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi4_awready\ : STD_LOGIC;
  signal \w_last_c__7\ : STD_LOGIC;
  signal w_ready_c : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gaxi_bid_gen.bvalid_wr_cnt_r[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gaxi_bvalid_id_r.bvalid_d1_c_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gaxi_full_sm.aw_ready_r_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gaxi_full_sm.present_state[1]_i_2__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[31]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gtxd.sig_txd_packet_size[0]_i_2\ : label is "soft_lutpair93";
begin
  bvalid_c <= \^bvalid_c\;
  s_axi4_awready <= \^s_axi4_awready\;
\bvalid_count_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000FFF0FFFE000"
    )
        port map (
      I0 => \bvalid_count_r_reg[1]_0\,
      I1 => \bvalid_count_r_reg[2]_0\,
      I2 => \gaxi_bvalid_id_r.bvalid_r_reg\,
      I3 => s_axi4_bready,
      I4 => \^bvalid_c\,
      I5 => \bvalid_count_r_reg[0]_0\,
      O => \bvalid_count_r_reg[0]\
    );
\bvalid_count_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5BFBF2A2A4000"
    )
        port map (
      I0 => \^bvalid_c\,
      I1 => s_axi4_bready,
      I2 => \gaxi_bvalid_id_r.bvalid_r_reg\,
      I3 => \bvalid_count_r_reg[2]_0\,
      I4 => \bvalid_count_r_reg[0]_0\,
      I5 => \bvalid_count_r_reg[1]_0\,
      O => \bvalid_count_r_reg[1]\
    );
\bvalid_count_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D52AFF00FF00BF00"
    )
        port map (
      I0 => \^bvalid_c\,
      I1 => s_axi4_bready,
      I2 => \gaxi_bvalid_id_r.bvalid_r_reg\,
      I3 => \bvalid_count_r_reg[2]_0\,
      I4 => \bvalid_count_r_reg[0]_0\,
      I5 => \bvalid_count_r_reg[1]_0\,
      O => \bvalid_count_r_reg[2]\
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axi4_tdfd_en,
      I1 => \^s_axi4_awready\,
      O => I77
    );
\gaxi_bid_gen.bvalid_wr_cnt_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^bvalid_c\,
      I1 => \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]_0\(0),
      O => \gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]\
    );
\gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]_0\(0),
      I1 => \^bvalid_c\,
      I2 => \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]_0\(1),
      O => \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]\
    );
\gaxi_bvalid_id_r.bvalid_d1_c_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \w_last_c__7\,
      I1 => s_axi4_wvalid,
      I2 => present_state(1),
      I3 => present_state(0),
      O => \^bvalid_c\
    );
\gaxi_full_sm.aw_ready_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8C0B8F3"
    )
        port map (
      I0 => s_axi4_bready,
      I1 => present_state(0),
      I2 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I3 => present_state(1),
      I4 => axi4_tdfd_en,
      O => aw_ready_c
    );
\gaxi_full_sm.aw_ready_r_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_awaddr(24),
      I1 => s_axi4_awaddr(25),
      I2 => s_axi4_awaddr(22),
      I3 => s_axi4_awaddr(23),
      O => \gaxi_full_sm.aw_ready_r_i_10_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_awaddr(16),
      I1 => s_axi4_awaddr(17),
      I2 => s_axi4_awaddr(0),
      I3 => s_axi4_awaddr(1),
      O => \gaxi_full_sm.aw_ready_r_i_11_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808888"
    )
        port map (
      I0 => \w_last_c__7\,
      I1 => s_axi4_wvalid,
      I2 => \bvalid_count_r_reg[1]_0\,
      I3 => \bvalid_count_r_reg[2]_0\,
      I4 => \bvalid_count_r_reg[0]_0\,
      O => \gaxi_full_sm.aw_ready_r_i_2_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi4_awaddr(31),
      I1 => s_axi4_awaddr(30),
      I2 => \gaxi_full_sm.aw_ready_r_i_4_n_0\,
      I3 => \gaxi_full_sm.aw_ready_r_i_5_n_0\,
      I4 => \gaxi_full_sm.aw_ready_r_i_6_n_0\,
      I5 => \gaxi_full_sm.aw_ready_r_i_7_n_0\,
      O => axi4_tdfd_en
    );
\gaxi_full_sm.aw_ready_r_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_awaddr(11),
      I1 => s_axi4_awaddr(10),
      I2 => s_axi4_awaddr(13),
      I3 => s_axi4_awaddr(12),
      I4 => \gaxi_full_sm.aw_ready_r_i_8_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_4_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_awaddr(3),
      I1 => s_axi4_awaddr(2),
      I2 => s_axi4_awaddr(5),
      I3 => s_axi4_awaddr(4),
      I4 => \gaxi_full_sm.aw_ready_r_i_9_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_5_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_awaddr(27),
      I1 => s_axi4_awaddr(26),
      I2 => s_axi4_awaddr(29),
      I3 => s_axi4_awaddr(28),
      I4 => \gaxi_full_sm.aw_ready_r_i_10_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_6_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_awaddr(19),
      I1 => s_axi4_awaddr(18),
      I2 => s_axi4_awaddr(21),
      I3 => s_axi4_awaddr(20),
      I4 => \gaxi_full_sm.aw_ready_r_i_11_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_7_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_awaddr(8),
      I1 => s_axi4_awaddr(9),
      I2 => s_axi4_awaddr(6),
      I3 => s_axi4_awaddr(7),
      O => \gaxi_full_sm.aw_ready_r_i_8_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s_axi4_awaddr(14),
      I1 => s_axi4_awaddr(15),
      I2 => s_axi4_awvalid,
      I3 => \^s_axi4_awready\,
      O => \gaxi_full_sm.aw_ready_r_i_9_n_0\
    );
\gaxi_full_sm.aw_ready_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => aw_ready_c,
      Q => \^s_axi4_awready\
    );
\gaxi_full_sm.present_state[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0CC8888"
    )
        port map (
      I0 => axi4_tdfd_en,
      I1 => s_axi4_wvalid,
      I2 => \bready_timeout_c__1\,
      I3 => \w_last_c__7\,
      I4 => present_state(1),
      O => \gaxi_full_sm.present_state[0]_i_2__0_n_0\
    );
\gaxi_full_sm.present_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777477"
    )
        port map (
      I0 => s_axi4_bready,
      I1 => present_state(1),
      I2 => p_12_out,
      I3 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I4 => axi4_tdfd_en,
      O => \gaxi_full_sm.present_state[0]_i_3_n_0\
    );
\gaxi_full_sm.present_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => s_axi4_bready,
      I1 => present_state(1),
      I2 => p_12_out,
      I3 => present_state(0),
      I4 => \gaxi_full_sm.present_state[1]_i_3_n_0\,
      O => \gaxi_full_sm.present_state[1]_i_1_n_0\
    );
\gaxi_full_sm.present_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \w_last_c__7\,
      I1 => s_axi4_wvalid,
      I2 => \bvalid_count_r_reg[1]_0\,
      I3 => \bvalid_count_r_reg[2]_0\,
      I4 => \bvalid_count_r_reg[0]_0\,
      O => p_12_out
    );
\gaxi_full_sm.present_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF80F0"
    )
        port map (
      I0 => \bready_timeout_c__1\,
      I1 => \w_last_c__7\,
      I2 => present_state(1),
      I3 => s_axi4_wvalid,
      I4 => axi4_tdfd_en,
      O => \gaxi_full_sm.present_state[1]_i_3_n_0\
    );
\gaxi_full_sm.present_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => \gaxi_full_sm.present_state_reg[0]_i_1_n_0\,
      Q => present_state(0)
    );
\gaxi_full_sm.present_state_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gaxi_full_sm.present_state[0]_i_2__0_n_0\,
      I1 => \gaxi_full_sm.present_state[0]_i_3_n_0\,
      O => \gaxi_full_sm.present_state_reg[0]_i_1_n_0\,
      S => present_state(0)
    );
\gaxi_full_sm.present_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => \gaxi_full_sm.present_state[1]_i_1_n_0\,
      Q => present_state(1)
    );
\gaxi_full_sm.w_ready_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00777FFF00777700"
    )
        port map (
      I0 => \w_last_c__7\,
      I1 => s_axi4_wvalid,
      I2 => \bready_timeout_c__1\,
      I3 => present_state(0),
      I4 => present_state(1),
      I5 => axi4_tdfd_en,
      O => w_ready_c
    );
\gaxi_full_sm.w_ready_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => s_axi4_wvalid,
      I1 => \gaxi_full_sm.w_ready_r_i_4_n_0\,
      I2 => Q(7),
      I3 => Q(6),
      I4 => Q(4),
      I5 => Q(5),
      O => \w_last_c__7\
    );
\gaxi_full_sm.w_ready_r_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \bvalid_count_r_reg[0]_0\,
      I1 => \bvalid_count_r_reg[2]_0\,
      I2 => \bvalid_count_r_reg[1]_0\,
      O => \bready_timeout_c__1\
    );
\gaxi_full_sm.w_ready_r_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \gaxi_full_sm.w_ready_r_i_4_n_0\
    );
\gaxi_full_sm.w_ready_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => w_ready_c,
      Q => s_axi4_wready
    );
\gaxif_wlast_gen.awlen_cntr_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => s_axi4_awlen(0),
      I1 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I2 => Q(0),
      O => D(0)
    );
\gaxif_wlast_gen.awlen_cntr_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => s_axi4_awlen(1),
      I1 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\gaxif_wlast_gen.awlen_cntr_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => s_axi4_awlen(2),
      I1 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => D(2)
    );
\gaxif_wlast_gen.awlen_cntr_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => s_axi4_awlen(3),
      I1 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(3),
      O => D(3)
    );
\gaxif_wlast_gen.awlen_cntr_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => s_axi4_awlen(4),
      I1 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg[2]\,
      I3 => Q(4),
      O => D(4)
    );
\gaxif_wlast_gen.awlen_cntr_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => s_axi4_awlen(5),
      I1 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg[3]\,
      I3 => Q(5),
      O => D(5)
    );
\gaxif_wlast_gen.awlen_cntr_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => s_axi4_awlen(6),
      I1 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg[4]\,
      I3 => Q(6),
      O => D(6)
    );
\gaxif_wlast_gen.awlen_cntr_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEFEEE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I1 => \w_last_c__7\,
      I2 => s_axi4_wvalid,
      I3 => present_state(1),
      I4 => present_state(0),
      O => E(0)
    );
\gaxif_wlast_gen.awlen_cntr_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => s_axi4_awlen(7),
      I1 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I2 => Q(6),
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg[4]\,
      I4 => Q(7),
      O => D(7)
    );
\gaxif_wlast_gen.awlen_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F080F0"
    )
        port map (
      I0 => \w_last_c__7\,
      I1 => s_axi4_wvalid,
      I2 => axi4_tdfd_en,
      I3 => present_state(0),
      I4 => \bready_timeout_c__1\,
      I5 => present_state(1),
      O => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\
    );
\gfifo_gen.gmm2s.gaxi4_strb.input_tstrb[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2800"
    )
        port map (
      I0 => s_axi4_wstrb(0),
      I1 => present_state(0),
      I2 => present_state(1),
      I3 => s_axi4_wvalid,
      I4 => sig_txd_sb_wr_en_reg,
      O => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(0)
    );
\gfifo_gen.gmm2s.gaxi4_strb.input_tstrb[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2800"
    )
        port map (
      I0 => s_axi4_wstrb(1),
      I1 => present_state(0),
      I2 => present_state(1),
      I3 => s_axi4_wvalid,
      I4 => sig_txd_sb_wr_en_reg,
      O => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(1)
    );
\gfifo_gen.gmm2s.gaxi4_strb.input_tstrb[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2800"
    )
        port map (
      I0 => s_axi4_wstrb(2),
      I1 => present_state(0),
      I2 => present_state(1),
      I3 => s_axi4_wvalid,
      I4 => sig_txd_sb_wr_en_reg,
      O => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(2)
    );
\gfifo_gen.gmm2s.gaxi4_strb.input_tstrb[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => s_axi4_wvalid,
      I1 => present_state(1),
      I2 => present_state(0),
      I3 => sig_txd_sb_wr_en_reg,
      O => \gfifo_gen.gmm2s.start_wr_reg\(0)
    );
\gfifo_gen.gmm2s.gaxi4_strb.input_tstrb[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2800"
    )
        port map (
      I0 => s_axi4_wstrb(3),
      I1 => present_state(0),
      I2 => present_state(1),
      I3 => s_axi4_wvalid,
      I4 => sig_txd_sb_wr_en_reg,
      O => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3)
    );
\gfifo_gen.gmm2s.wr_data_int[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => present_state(0),
      I1 => present_state(1),
      I2 => s_axi4_wvalid,
      I3 => sig_txd_sb_wr_en_reg,
      O => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(0)
    );
\gtxd.sig_txd_packet_size[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => s_axi4_wvalid,
      I1 => present_state(1),
      I2 => present_state(0),
      O => p_1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_pselect_f is
  port (
    ce_expnd_i_12 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_pselect_f : entity is "pselect_f";
end top_axi_fifo_mm_s_0_0_pselect_f;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_pselect_f is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_pselect_f__parameterized0\ is
  port (
    ce_expnd_i_11 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized0\ : entity is "pselect_f";
end \top_axi_fifo_mm_s_0_0_pselect_f__parameterized0\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized0\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => \bus2ip_addr_i_reg[5]\(1),
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => Q,
      O => ce_expnd_i_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_pselect_f__parameterized1\ is
  port (
    ce_expnd_i_10 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized1\ : entity is "pselect_f";
end \top_axi_fifo_mm_s_0_0_pselect_f__parameterized1\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized1\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(1),
      I4 => Q,
      O => ce_expnd_i_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_pselect_f__parameterized10\ is
  port (
    ce_expnd_i_1 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized10\ : entity is "pselect_f";
end \top_axi_fifo_mm_s_0_0_pselect_f__parameterized10\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized10\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(3),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_pselect_f__parameterized11\ is
  port (
    ce_expnd_i_0 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized11\ : entity is "pselect_f";
end \top_axi_fifo_mm_s_0_0_pselect_f__parameterized11\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized11\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(1),
      I1 => \bus2ip_addr_i_reg[5]\(0),
      I2 => \bus2ip_addr_i_reg[5]\(3),
      I3 => \bus2ip_addr_i_reg[5]\(2),
      I4 => Q,
      O => ce_expnd_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_pselect_f__parameterized3\ is
  port (
    ce_expnd_i_8 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized3\ : entity is "pselect_f";
end \top_axi_fifo_mm_s_0_0_pselect_f__parameterized3\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized3\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(2),
      I4 => Q,
      O => ce_expnd_i_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_pselect_f__parameterized4\ is
  port (
    ce_expnd_i_7 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized4\ : entity is "pselect_f";
end \top_axi_fifo_mm_s_0_0_pselect_f__parameterized4\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized4\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(2),
      O => ce_expnd_i_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_pselect_f__parameterized5\ is
  port (
    ce_expnd_i_6 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized5\ : entity is "pselect_f";
end \top_axi_fifo_mm_s_0_0_pselect_f__parameterized5\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized5\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(0),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(1),
      I4 => \bus2ip_addr_i_reg[5]\(2),
      O => ce_expnd_i_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_pselect_f__parameterized6\ is
  port (
    ce_expnd_i_5 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized6\ : entity is "pselect_f";
end \top_axi_fifo_mm_s_0_0_pselect_f__parameterized6\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized6\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => Q,
      I2 => \bus2ip_addr_i_reg[5]\(2),
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_pselect_f__parameterized7\ is
  port (
    ce_expnd_i_4 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized7\ : entity is "pselect_f";
end \top_axi_fifo_mm_s_0_0_pselect_f__parameterized7\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized7\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => Q,
      I4 => \bus2ip_addr_i_reg[5]\(3),
      O => ce_expnd_i_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_pselect_f__parameterized8\ is
  port (
    ce_expnd_i_3 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized8\ : entity is "pselect_f";
end \top_axi_fifo_mm_s_0_0_pselect_f__parameterized8\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized8\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => \bus2ip_addr_i_reg[5]\(3),
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => Q,
      O => ce_expnd_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_pselect_f__parameterized9\ is
  port (
    ce_expnd_i_2 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized9\ : entity is "pselect_f";
end \top_axi_fifo_mm_s_0_0_pselect_f__parameterized9\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_pselect_f__parameterized9\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(0),
      I2 => \bus2ip_addr_i_reg[5]\(3),
      I3 => \bus2ip_addr_i_reg[5]\(1),
      I4 => Q,
      O => ce_expnd_i_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper is
  signal doutb : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 5) => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(2 downto 0),
      DIADI(4 downto 1) => B"0000",
      DIADI(0) => DIADI(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 1) => doutb(7 downto 1),
      DOBDO(0) => D(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[8]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfifo_gen.gmm2s.wr_data_int_reg[8]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized0_27\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized0_27\ : entity is "blk_mem_gen_prim_wrapper";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized0_27\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized0_27\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \gpregsm1.curr_fwft_state_reg[1]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[17]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[17]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfifo_gen.gmm2s.wr_data_int_reg[17]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized1_26\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized1_26\ : entity is "blk_mem_gen_prim_wrapper";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized1_26\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized1_26\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \gpregsm1.curr_fwft_state_reg[1]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[26]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfifo_gen.gmm2s.wr_data_int_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized2_25\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized2_25\ : entity is "blk_mem_gen_prim_wrapper";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized2_25\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized2_25\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \gpregsm1.curr_fwft_state_reg[1]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_79\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 5) => B"000000000000000000000000000",
      DIADI(4 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(4 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_79\,
      DOBDO(4 downto 0) => D(4 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized3_24\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized3_24\ : entity is "blk_mem_gen_prim_wrapper";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized3_24\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized3_24\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_79\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 5) => B"000000000000000000000000000",
      DIADI(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_79\,
      DOBDO(4 downto 0) => D(4 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \gpregsm1.curr_fwft_state_reg[1]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare is
  port (
    ram_full_comb : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare : entity is "fifo_generator_v13_0_2_compare";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare is
  signal CI : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550000C0FFC0C0"
    )
        port map (
      I0 => comp0,
      I1 => ram_full_i_reg,
      I2 => comp1,
      I3 => \grstd1.grst_full.grst_f.rst_d5_reg\,
      I4 => p_2_out,
      I5 => p_6_out,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_0 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_0 : entity is "fifo_generator_v13_0_2_compare";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_0;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_0 is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg_0(5 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_1 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_1 : entity is "fifo_generator_v13_0_2_compare";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_1;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_1 is
  signal CI : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gcc0.gc0.count_d1_reg[6]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => \gcc0.gc0.count_d1_reg[10]\,
      S(0) => \gcc0.gc0.count_d1_reg[8]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
        port map (
      I0 => comp0,
      I1 => p_2_out,
      I2 => E(0),
      I3 => comp1,
      I4 => ram_full_i_reg,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_2 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_2 : entity is "fifo_generator_v13_0_2_compare";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_2;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_2 is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_31 is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_31 : entity is "fifo_generator_v13_0_2_compare";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_31;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_31 is
  signal CI : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d5_reg\,
      I1 => p_2_out,
      I2 => comp0,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_32 is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_32 : entity is "fifo_generator_v13_0_2_compare";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_32;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_32 is
  signal CI : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg_0(5 downto 4)
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00BFBF"
    )
        port map (
      I0 => ram_full_i_reg_0,
      I1 => axi_str_rxd_tvalid,
      I2 => comp1,
      I3 => \grstd1.grst_full.grst_f.rst_d5_reg\,
      I4 => p_2_out,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_38 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC;
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_38 : entity is "fifo_generator_v13_0_2_compare";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_38;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_38 is
  signal CI : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gcc0.gc0.count_d1_reg[6]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => \gcc0.gc0.count_d1_reg[10]\,
      S(0) => \gcc0.gc0.count_d1_reg[8]\
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55005500FFCFFF00"
    )
        port map (
      I0 => comp0,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => \gpregsm1.curr_fwft_state_reg[0]\,
      I3 => p_2_out,
      I4 => comp1,
      I5 => ram_full_i_reg,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_39 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_39 : entity is "fifo_generator_v13_0_2_compare";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_39;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_39 is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_bin_cntr is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_bin_cntr : entity is "fifo_generator_v13_0_2_rd_bin_cntr";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_bin_cntr;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_bin_cntr is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gc0.count[0]_i_5_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(11 downto 0) <= \^d\(11 downto 0);
\gc0.count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gc0.count[0]_i_5_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0)
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(10),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10)
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(11),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_7\,
      PRE => Q(0),
      Q => \^d\(0)
    );
\gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gc0.count[0]_i_5_n_0\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10)
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[0]_i_1_n_6\,
      Q => \^d\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4)
    );
\gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8)
    );
\gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_bin_cntr_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_bin_cntr_37 : entity is "fifo_generator_v13_0_2_rd_bin_cntr";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_bin_cntr_37;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_bin_cntr_37 is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gc0.count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_gc0.count_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(11 downto 0) <= \^d\(11 downto 0);
\gc0.count[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gc0.count[0]_i_5__0_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0)
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(10),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10)
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(11),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1__0_n_7\,
      PRE => Q(0),
      Q => \^d\(0)
    );
\gc0.count_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc0.count_reg[0]_i_1__0_n_0\,
      CO(2) => \gc0.count_reg[0]_i_1__0_n_1\,
      CO(1) => \gc0.count_reg[0]_i_1__0_n_2\,
      CO(0) => \gc0.count_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc0.count_reg[0]_i_1__0_n_4\,
      O(2) => \gc0.count_reg[0]_i_1__0_n_5\,
      O(1) => \gc0.count_reg[0]_i_1__0_n_6\,
      O(0) => \gc0.count_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gc0.count[0]_i_5__0_n_0\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1__0_n_5\,
      Q => \^d\(10)
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1__0_n_4\,
      Q => \^d\(11)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[0]_i_1__0_n_6\,
      Q => \^d\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[0]_i_1__0_n_5\,
      Q => \^d\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[0]_i_1__0_n_4\,
      Q => \^d\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1__0_n_7\,
      Q => \^d\(4)
    );
\gc0.count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[0]_i_1__0_n_0\,
      CO(3) => \gc0.count_reg[4]_i_1__0_n_0\,
      CO(2) => \gc0.count_reg[4]_i_1__0_n_1\,
      CO(1) => \gc0.count_reg[4]_i_1__0_n_2\,
      CO(0) => \gc0.count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[4]_i_1__0_n_4\,
      O(2) => \gc0.count_reg[4]_i_1__0_n_5\,
      O(1) => \gc0.count_reg[4]_i_1__0_n_6\,
      O(0) => \gc0.count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1__0_n_6\,
      Q => \^d\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1__0_n_5\,
      Q => \^d\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1__0_n_4\,
      Q => \^d\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1__0_n_7\,
      Q => \^d\(8)
    );
\gc0.count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[4]_i_1__0_n_0\,
      CO(3) => \NLW_gc0.count_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \gc0.count_reg[8]_i_1__0_n_1\,
      CO(1) => \gc0.count_reg[8]_i_1__0_n_2\,
      CO(0) => \gc0.count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[8]_i_1__0_n_4\,
      O(2) => \gc0.count_reg[8]_i_1__0_n_5\,
      O(1) => \gc0.count_reg[8]_i_1__0_n_6\,
      O(0) => \gc0.count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1__0_n_6\,
      Q => \^d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_fwft is
  port (
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    cntr_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_str_txd_tvalid : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_str_txd_tready : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    count_reg : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rst_int_sync : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    rd_en_int_sync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_fwft : entity is "fifo_generator_v13_0_2_rd_fwft";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_fwft;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_fwft is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal \count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \count[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \count[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \count[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \count[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \count[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \count[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \count[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[1]_0\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal valid_fwft : STD_LOGIC;
  signal \NLW_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_str_txd_tvalid_INST_0 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \empty_fwft_fb_i_1__0\ : label is "soft_lutpair26";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair24";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \greg.ram_rd_en_i_i_1\ : label is "soft_lutpair24";
begin
  E(0) <= \^e\(0);
  \gpregsm1.curr_fwft_state_reg[1]_0\ <= \^gpregsm1.curr_fwft_state_reg[1]_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0002"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(0),
      I2 => rst_int_sync,
      I3 => rst_int_sync_1,
      I4 => rd_en_int_sync,
      I5 => p_2_out,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\
    );
axi_str_txd_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      O => axi_str_txd_tvalid
    );
\count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => ram_full_i_reg,
      O => cntr_en
    );
\count[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      O => \count[0]_i_3_n_0\
    );
\count[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => count_reg(3),
      O => \count[0]_i_4__0_n_0\
    );
\count[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => count_reg(2),
      O => \count[0]_i_5__0_n_0\
    );
\count[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => count_reg(1),
      O => \count[0]_i_6__0_n_0\
    );
\count[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => count_reg(0),
      O => \count[0]_i_7__0_n_0\
    );
\count[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => count_reg(12),
      O => \count[12]_i_2__0_n_0\
    );
\count[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => count_reg(7),
      O => \count[4]_i_2__0_n_0\
    );
\count[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => count_reg(6),
      O => \count[4]_i_3__0_n_0\
    );
\count[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => count_reg(5),
      O => \count[4]_i_4__0_n_0\
    );
\count[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => count_reg(4),
      O => \count[4]_i_5__0_n_0\
    );
\count[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => count_reg(11),
      O => \count[8]_i_2__0_n_0\
    );
\count[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => count_reg(10),
      O => \count[8]_i_3__0_n_0\
    );
\count[8]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => count_reg(9),
      O => \count[8]_i_4__0_n_0\
    );
\count[8]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => valid_fwft,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => count_reg(8),
      O => \count[8]_i_5__0_n_0\
    );
\count_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2__0_n_0\,
      CO(2) => \count_reg[0]_i_2__0_n_1\,
      CO(1) => \count_reg[0]_i_2__0_n_2\,
      CO(0) => \count_reg[0]_i_2__0_n_3\,
      CYINIT => \count[0]_i_3_n_0\,
      DI(3 downto 0) => count_reg(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \count[0]_i_4__0_n_0\,
      S(2) => \count[0]_i_5__0_n_0\,
      S(1) => \count[0]_i_6__0_n_0\,
      S(0) => \count[0]_i_7__0_n_0\
    );
\count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_reg[12]\(0),
      S(3 downto 1) => B"000",
      S(0) => \count[12]_i_2__0_n_0\
    );
\count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2__0_n_0\,
      CO(3) => \count_reg[4]_i_1__0_n_0\,
      CO(2) => \count_reg[4]_i_1__0_n_1\,
      CO(1) => \count_reg[4]_i_1__0_n_2\,
      CO(0) => \count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_reg(7 downto 4),
      O(3 downto 0) => \count_reg[7]\(3 downto 0),
      S(3) => \count[4]_i_2__0_n_0\,
      S(2) => \count[4]_i_3__0_n_0\,
      S(1) => \count[4]_i_4__0_n_0\,
      S(0) => \count[4]_i_5__0_n_0\
    );
\count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__0_n_0\,
      CO(3) => \count_reg[8]_i_1__0_n_0\,
      CO(2) => \count_reg[8]_i_1__0_n_1\,
      CO(1) => \count_reg[8]_i_1__0_n_2\,
      CO(0) => \count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_reg(11 downto 8),
      O(3 downto 0) => \count_reg[11]\(3 downto 0),
      S(3) => \count[8]_i_2__0_n_0\,
      S(2) => \count[8]_i_3__0_n_0\,
      S(1) => \count[8]_i_4__0_n_0\,
      S(0) => \count[8]_i_5__0_n_0\
    );
\empty_fwft_fb_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA2222"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => axi_str_txd_tready,
      I3 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I4 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => \^gpregsm1.curr_fwft_state_reg[1]_0\
    );
\goreg_bm.dout_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I1 => axi_str_txd_tready,
      I2 => curr_fwft_state(0),
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I4 => rst_int_sync,
      O => \goreg_bm.dout_i_reg[0]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => axi_str_txd_tready,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A00FFFF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I2 => axi_str_txd_tready,
      I3 => curr_fwft_state(0),
      I4 => p_2_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => valid_fwft
    );
\greg.ram_rd_en_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004FFF"
    )
        port map (
      I0 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I1 => axi_str_txd_tready,
      I2 => curr_fwft_state(0),
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I4 => p_2_out,
      O => \^e\(0)
    );
plusOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A8888888A888"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => p_2_out,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I3 => curr_fwft_state(0),
      I4 => axi_str_txd_tready,
      I5 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\
    );
\plusOp_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEEEEEFEEE"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => p_2_out,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I3 => curr_fwft_state(0),
      I4 => axi_str_txd_tready,
      I5 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      O => \greg.gpcry_sym.diff_pntr_pad_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_fwft_34 is
  port (
    \count_reg[12]\ : out STD_LOGIC;
    \count_reg[12]_0\ : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \count_reg[12]_2\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rst_ored_sync__1\ : in STD_LOGIC;
    rd_en_int_sync : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_fwft_34 : entity is "fifo_generator_v13_0_2_rd_fwft";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_fwft_34;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_fwft_34 is
  signal \count[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \^count_reg[12]\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_fb_i_1 : label is "soft_lutpair7";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[40]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__0\ : label is "soft_lutpair7";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \greg.ram_rd_en_i_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_2 : label is "soft_lutpair8";
begin
  \count_reg[12]\ <= \^count_reg[12]\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF700F7"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => curr_fwft_state(0),
      I2 => \gaxi_full_sm.r_last_r_reg\,
      I3 => \rst_ored_sync__1\,
      I4 => rd_en_int_sync,
      I5 => p_2_out,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\
    );
\count[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      O => \count[0]_i_3__0_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => DI(3),
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => DI(2),
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => DI(1),
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => DI(0),
      O => \count[0]_i_7_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => \count_reg[12]_2\,
      O => \count[12]_i_2_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => \count_reg[7]_0\(3),
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => \count_reg[7]_0\(2),
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => \count_reg[7]_0\(1),
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => \count_reg[7]_0\(0),
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => \count_reg[11]_0\(3),
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => \count_reg[11]_0\(2),
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => \count_reg[11]_0\(1),
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[12]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => \count_reg[11]_0\(0),
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => \count[0]_i_3__0_n_0\,
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \count[0]_i_4_n_0\,
      S(2) => \count[0]_i_5_n_0\,
      S(1) => \count[0]_i_6_n_0\,
      S(0) => \count[0]_i_7_n_0\
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_reg[12]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \count[12]_i_2_n_0\
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \count_reg[7]_0\(3 downto 0),
      O(3 downto 0) => \count_reg[7]\(3 downto 0),
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \count_reg[11]_0\(3 downto 0),
      O(3 downto 0) => \count_reg[11]\(3 downto 0),
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
empty_fwft_fb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => \gaxi_full_sm.r_last_r_reg\,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => \count_reg[12]_0\
    );
\goreg_bm.dout_i[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \gaxi_full_sm.r_last_r_reg\,
      I1 => curr_fwft_state(0),
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I3 => rst_int_sync,
      O => \goreg_bm.dout_i_reg[9]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => curr_fwft_state(0),
      I3 => p_2_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(0),
      Q => \^count_reg[12]\
    );
\greg.ram_rd_en_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \gaxi_full_sm.r_last_r_reg\,
      I1 => curr_fwft_state(0),
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I3 => p_2_out,
      O => E(0)
    );
\plusOp_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888A888"
    )
        port map (
      I0 => ram_full_i_reg_0,
      I1 => p_2_out,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I3 => curr_fwft_state(0),
      I4 => \gaxi_full_sm.r_last_r_reg\,
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\
    );
\plusOp_carry_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFEEE"
    )
        port map (
      I0 => ram_full_i_reg_0,
      I1 => p_2_out,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I3 => curr_fwft_state(0),
      I4 => \gaxi_full_sm.r_last_r_reg\,
      O => \greg.gpcry_sym.diff_pntr_pad_reg[4]\
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      O => ram_empty_fb_i_reg
    );
\ram_full_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAAAAA"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d5_reg\,
      I1 => ram_full_i_reg,
      I2 => \gaxi_full_sm.r_last_r_reg\,
      I3 => curr_fwft_state(0),
      I4 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I5 => p_2_out,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_pe_ss is
  port (
    \gtxd.sig_txd_prog_empty_d1_reg\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_txd_prog_empty_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_pe_ss : entity is "fifo_generator_v13_0_2_rd_pe_ss";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_pe_ss;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_pe_ss is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \gpes.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gpes.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gpes.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \^gtxd.sig_txd_prog_empty_d1_reg\ : STD_LOGIC;
  signal plusOp_0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \gtxd.sig_txd_prog_empty_d1_reg\ <= \^gtxd.sig_txd_prog_empty_d1_reg\;
\gpes.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0200"
    )
        port map (
      I0 => \gpes.prog_empty_i_i_2_n_0\,
      I1 => \gpes.prog_empty_i_i_3_n_0\,
      I2 => ram_wr_en_i,
      I3 => ram_rd_en_i,
      I4 => \^gtxd.sig_txd_prog_empty_d1_reg\,
      O => \gpes.prog_empty_i_i_1_n_0\
    );
\gpes.prog_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => diff_pntr_pad(11),
      I1 => diff_pntr_pad(10),
      I2 => diff_pntr_pad(12),
      I3 => diff_pntr_pad(7),
      I4 => diff_pntr_pad(8),
      I5 => diff_pntr_pad(9),
      O => \gpes.prog_empty_i_i_2_n_0\
    );
\gpes.prog_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(1),
      I2 => diff_pntr_pad(2),
      I3 => diff_pntr_pad(6),
      I4 => diff_pntr_pad(4),
      I5 => diff_pntr_pad(5),
      O => \gpes.prog_empty_i_i_3_n_0\
    );
\gpes.prog_empty_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpes.prog_empty_i_i_1_n_0\,
      PRE => Q(0),
      Q => \^gtxd.sig_txd_prog_empty_d1_reg\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(10),
      Q => diff_pntr_pad(10)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(11),
      Q => diff_pntr_pad(11)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(12),
      Q => diff_pntr_pad(12)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(1),
      Q => diff_pntr_pad(1)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(2),
      Q => diff_pntr_pad(2)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(3),
      Q => diff_pntr_pad(3)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(4),
      Q => diff_pntr_pad(4)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(5),
      Q => diff_pntr_pad(5)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(6),
      Q => diff_pntr_pad(6)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(7),
      Q => diff_pntr_pad(7)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(8),
      Q => diff_pntr_pad(8)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(9),
      Q => diff_pntr_pad(9)
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => E(0),
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => ram_full_i_reg,
      Q => ram_wr_en_i
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => ram_empty_fb_i_reg,
      DI(3 downto 0) => \gcc0.gc0.count_d1_reg[10]\(3 downto 0),
      O(3 downto 0) => plusOp_0(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gcc0.gc0.count_d1_reg[10]\(7 downto 4),
      O(3 downto 0) => plusOp_0(8 downto 5),
      S(3 downto 0) => \gcc0.gc0.count_d1_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \gcc0.gc0.count_d1_reg[10]\(10 downto 8),
      O(3 downto 0) => plusOp_0(12 downto 9),
      S(3 downto 0) => \gcc0.gc0.count_d1_reg[11]\(3 downto 0)
    );
\sig_register_array[0][10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gtxd.sig_txd_prog_empty_d1_reg\,
      I1 => sig_txd_prog_empty_d1,
      O => \sig_register_array_reg[0][10]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_pe_ss_35 is
  port (
    \grxd.sig_rxd_prog_empty_d1_reg\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rxd_prog_empty_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_pe_ss_35 : entity is "fifo_generator_v13_0_2_rd_pe_ss";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_pe_ss_35;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_pe_ss_35 is
  signal \gpes.prog_empty_i_i_1__0_n_0\ : STD_LOGIC;
  signal \gpes.prog_empty_i_i_2__0_n_0\ : STD_LOGIC;
  signal \gpes.prog_empty_i_i_3__0_n_0\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[10]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[11]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[12]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
  signal \^grxd.sig_rxd_prog_empty_d1_reg\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \grxd.sig_rxd_prog_empty_d1_reg\ <= \^grxd.sig_rxd_prog_empty_d1_reg\;
\gpes.prog_empty_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0200"
    )
        port map (
      I0 => \gpes.prog_empty_i_i_2__0_n_0\,
      I1 => \gpes.prog_empty_i_i_3__0_n_0\,
      I2 => ram_wr_en_i,
      I3 => ram_rd_en_i,
      I4 => \^grxd.sig_rxd_prog_empty_d1_reg\,
      O => \gpes.prog_empty_i_i_1__0_n_0\
    );
\gpes.prog_empty_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[11]\,
      I1 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[10]\,
      I2 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[12]\,
      I3 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[7]\,
      I4 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[8]\,
      I5 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[9]\,
      O => \gpes.prog_empty_i_i_2__0_n_0\
    );
\gpes.prog_empty_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[3]\,
      I1 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[1]\,
      I2 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[6]\,
      I4 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[4]\,
      I5 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[5]\,
      O => \gpes.prog_empty_i_i_3__0_n_0\
    );
\gpes.prog_empty_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpes.prog_empty_i_i_1__0_n_0\,
      PRE => Q(0),
      Q => \^grxd.sig_rxd_prog_empty_d1_reg\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \plusOp_carry__1_n_6\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[10]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \plusOp_carry__1_n_5\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[11]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \plusOp_carry__1_n_4\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[12]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_carry_n_7,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[1]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_carry_n_6,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[2]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_carry_n_5,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[3]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_carry_n_4,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[4]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \plusOp_carry__0_n_7\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[5]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \plusOp_carry__0_n_6\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[6]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \plusOp_carry__0_n_5\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[7]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \plusOp_carry__0_n_4\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[8]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \plusOp_carry__1_n_7\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[9]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => E(0),
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => ram_full_i_reg,
      Q => ram_wr_en_i
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => ram_empty_fb_i_reg,
      DI(3 downto 0) => \gcc0.gc0.count_d1_reg[10]\(3 downto 0),
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gcc0.gc0.count_d1_reg[10]\(7 downto 4),
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_d1_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \gcc0.gc0.count_d1_reg[10]\(10 downto 8),
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_d1_reg[11]\(3 downto 0)
    );
\sig_register_array[0][12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grxd.sig_rxd_prog_empty_d1_reg\,
      I1 => sig_rxd_prog_empty_d1,
      O => \sig_register_array_reg[0][12]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo is
  port (
    s_axi_aclk : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo : entity is "fifo_generator_v13_0_2_reset_blk_ramfifo";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo is
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => sig_str_rst_reg,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d1,
      PRE => sig_str_rst_reg,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d2,
      PRE => sig_str_rst_reg,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => sig_str_rst_reg,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => sig_str_rst_reg,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => sig_str_rst_reg,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => sig_str_rst_reg,
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo_10 is
  port (
    s_axi_aclk : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo_10 : entity is "fifo_generator_v13_0_2_reset_blk_ramfifo";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo_10;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo_10 is
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => sig_str_rst_reg,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d1,
      PRE => sig_str_rst_reg,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d2,
      PRE => sig_str_rst_reg,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => sig_str_rst_reg,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => sig_str_rst_reg,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => sig_str_rst_reg,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => sig_str_rst_reg,
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg_0\ : out STD_LOGIC;
    WR_RST : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    wr_en_int_sync : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo__parameterized0\ : entity is "fifo_generator_v13_0_2_reset_blk_ramfifo";
end \top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^grstd1.grst_full.grst_f.rst_d5_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \grstd1.grst_full.grst_f.rst_d5_reg_0\ <= \^grstd1.grst_full.grst_f.rst_d5_reg_0\;
  \out\ <= rst_d2;
  ram_full_i_reg <= rst_d5;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => wr_en_int_sync,
      I1 => rst_int_sync_1,
      I2 => rst_int_sync,
      I3 => \^q\(0),
      I4 => ram_full_i_reg_0,
      O => WEA(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d1,
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d2,
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_d3
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d3,
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_d4
    );
\grstd1.grst_full.grst_f.rst_d5_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d4,
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_d5
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(1)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => sig_str_rst_reg,
      I2 => sig_tx_channel_reset_reg,
      O => \^grstd1.grst_full.grst_f.rst_d5_reg_0\
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => WR_RST
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo__parameterized0_15\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rst_ored_sync__1\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    wr_en_int_sync : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo__parameterized0_15\ : entity is "fifo_generator_v13_0_2_reset_blk_ramfifo";
end \top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo__parameterized0_15\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo__parameterized0_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gpfs.prog_full_i_reg\ <= rst_d5;
  \out\ <= rst_d2;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => wr_en_int_sync,
      I1 => rst_int_sync_1,
      I2 => rst_int_sync,
      I3 => \^q\(0),
      I4 => E(0),
      O => WEA(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_int_sync_1,
      I1 => rst_int_sync,
      I2 => \^q\(0),
      O => \rst_ored_sync__1\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => sig_str_rst_reg,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d1,
      PRE => sig_str_rst_reg,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d2,
      PRE => sig_str_rst_reg,
      Q => rst_d3
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d3,
      PRE => sig_str_rst_reg,
      Q => rst_d4
    );
\grstd1.grst_full.grst_f.rst_d5_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d4,
      PRE => sig_str_rst_reg,
      Q => rst_d5
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0\,
      Q => \^q\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0\,
      Q => \^q\(1)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => sig_str_rst_reg,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => sig_str_rst_reg,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => sig_str_rst_reg,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => sig_str_rst_reg,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_updn_cntr is
  port (
    count_reg : out STD_LOGIC_VECTOR ( 12 downto 0 );
    tx_fifo_or : out STD_LOGIC;
    \gfifo_gen.gmm2s.vacancy_i_reg[12]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cntr_en : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_updn_cntr : entity is "fifo_generator_v13_0_2_updn_cntr";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_updn_cntr;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_updn_cntr is
  signal \^count_reg\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gfifo_gen.gmm2s.vacancy_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i[3]_i_8_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gfifo_gen.gmm2s.vacancy_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_register_array[0][3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][3]_i_9_n_0\ : STD_LOGIC;
  signal \NLW_gfifo_gen.gmm2s.vacancy_i_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gfifo_gen.gmm2s.vacancy_i_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  count_reg(12 downto 0) <= \^count_reg\(12 downto 0);
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => O(0),
      Q => \^count_reg\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[11]_0\(2),
      Q => \^count_reg\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[11]_0\(3),
      Q => \^count_reg\(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[11]_1\(0),
      Q => \^count_reg\(12)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => O(1),
      Q => \^count_reg\(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => O(2),
      Q => \^count_reg\(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => O(3),
      Q => \^count_reg\(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[7]_0\(0),
      Q => \^count_reg\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[7]_0\(1),
      Q => \^count_reg\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[7]_0\(2),
      Q => \^count_reg\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[7]_0\(3),
      Q => \^count_reg\(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[11]_0\(0),
      Q => \^count_reg\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[11]_0\(1),
      Q => \^count_reg\(9)
    );
\gfifo_gen.gmm2s.vacancy_i[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg\(11),
      O => \gfifo_gen.gmm2s.vacancy_i[11]_i_2_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg\(10),
      O => \gfifo_gen.gmm2s.vacancy_i[11]_i_3_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg\(9),
      O => \gfifo_gen.gmm2s.vacancy_i[11]_i_4_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg\(8),
      O => \gfifo_gen.gmm2s.vacancy_i[11]_i_5_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg\(12),
      O => \gfifo_gen.gmm2s.vacancy_i[12]_i_2_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg\(3),
      O => \gfifo_gen.gmm2s.vacancy_i[3]_i_2_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg\(2),
      O => \gfifo_gen.gmm2s.vacancy_i[3]_i_3_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg\(1),
      O => \gfifo_gen.gmm2s.vacancy_i[3]_i_4_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg\(0),
      O => \gfifo_gen.gmm2s.vacancy_i[3]_i_8_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg\(7),
      O => \gfifo_gen.gmm2s.vacancy_i[7]_i_2_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg\(6),
      O => \gfifo_gen.gmm2s.vacancy_i[7]_i_3_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg\(5),
      O => \gfifo_gen.gmm2s.vacancy_i[7]_i_4_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg\(4),
      O => \gfifo_gen.gmm2s.vacancy_i[7]_i_5_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gfifo_gen.gmm2s.vacancy_i_reg[7]_i_1_n_0\,
      CO(3) => \gfifo_gen.gmm2s.vacancy_i_reg[11]_i_1_n_0\,
      CO(2) => \gfifo_gen.gmm2s.vacancy_i_reg[11]_i_1_n_1\,
      CO(1) => \gfifo_gen.gmm2s.vacancy_i_reg[11]_i_1_n_2\,
      CO(0) => \gfifo_gen.gmm2s.vacancy_i_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gfifo_gen.gmm2s.vacancy_i[11]_i_2_n_0\,
      DI(2) => \gfifo_gen.gmm2s.vacancy_i[11]_i_3_n_0\,
      DI(1) => \gfifo_gen.gmm2s.vacancy_i[11]_i_4_n_0\,
      DI(0) => \gfifo_gen.gmm2s.vacancy_i[11]_i_5_n_0\,
      O(3 downto 0) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(10 downto 7),
      S(3 downto 0) => \^count_reg\(11 downto 8)
    );
\gfifo_gen.gmm2s.vacancy_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gfifo_gen.gmm2s.vacancy_i_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gfifo_gen.gmm2s.vacancy_i_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gfifo_gen.gmm2s.vacancy_i_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(11),
      S(3 downto 1) => B"000",
      S(0) => \gfifo_gen.gmm2s.vacancy_i[12]_i_2_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_n_0\,
      CO(2) => \gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_n_1\,
      CO(1) => \gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_n_2\,
      CO(0) => \gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gfifo_gen.gmm2s.vacancy_i[3]_i_2_n_0\,
      DI(2) => \gfifo_gen.gmm2s.vacancy_i[3]_i_3_n_0\,
      DI(1) => \gfifo_gen.gmm2s.vacancy_i[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(2 downto 0),
      O(0) => \NLW_gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => \^count_reg\(3 downto 1),
      S(0) => \gfifo_gen.gmm2s.vacancy_i[3]_i_8_n_0\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_n_0\,
      CO(3) => \gfifo_gen.gmm2s.vacancy_i_reg[7]_i_1_n_0\,
      CO(2) => \gfifo_gen.gmm2s.vacancy_i_reg[7]_i_1_n_1\,
      CO(1) => \gfifo_gen.gmm2s.vacancy_i_reg[7]_i_1_n_2\,
      CO(0) => \gfifo_gen.gmm2s.vacancy_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gfifo_gen.gmm2s.vacancy_i[7]_i_2_n_0\,
      DI(2) => \gfifo_gen.gmm2s.vacancy_i[7]_i_3_n_0\,
      DI(1) => \gfifo_gen.gmm2s.vacancy_i[7]_i_4_n_0\,
      DI(0) => \gfifo_gen.gmm2s.vacancy_i[7]_i_5_n_0\,
      O(3 downto 0) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(6 downto 3),
      S(3 downto 0) => \^count_reg\(7 downto 4)
    );
\sig_register_array[0][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^count_reg\(12),
      I1 => \sig_register_array[0][3]_i_8_n_0\,
      I2 => \sig_register_array[0][3]_i_9_n_0\,
      O => tx_fifo_or
    );
\sig_register_array[0][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^count_reg\(7),
      I1 => \^count_reg\(8),
      I2 => \^count_reg\(9),
      I3 => \^count_reg\(10),
      I4 => \^count_reg\(11),
      O => \sig_register_array[0][3]_i_8_n_0\
    );
\sig_register_array[0][3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^count_reg\(4),
      I1 => \^count_reg\(5),
      I2 => \^count_reg\(6),
      I3 => \^count_reg\(3),
      I4 => \^count_reg\(1),
      I5 => \^count_reg\(2),
      O => \sig_register_array[0][3]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_updn_cntr_40 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]_0\ : out STD_LOGIC;
    \count_reg[7]_1\ : out STD_LOGIC;
    \count_reg[7]_2\ : out STD_LOGIC;
    \count_reg[7]_3\ : out STD_LOGIC;
    \count_reg[11]_0\ : out STD_LOGIC;
    \count_reg[11]_1\ : out STD_LOGIC;
    \count_reg[11]_2\ : out STD_LOGIC;
    \count_reg[11]_3\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[2]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \sig_ip2bus_data_reg[2]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[17]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cntr_en : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[7]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    \sig_register_array_reg[1][2]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_updn_cntr_40 : entity is "fifo_generator_v13_0_2_updn_cntr";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_updn_cntr_40;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_updn_cntr_40 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_reg[11]_0\ : STD_LOGIC;
  signal \^count_reg[11]_1\ : STD_LOGIC;
  signal \^count_reg[11]_2\ : STD_LOGIC;
  signal \^count_reg[11]_3\ : STD_LOGIC;
  signal \^count_reg[7]_0\ : STD_LOGIC;
  signal \^count_reg[7]_1\ : STD_LOGIC;
  signal \^count_reg[7]_2\ : STD_LOGIC;
  signal \^count_reg[7]_3\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal data4 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal \^sig_ip2bus_data_reg[17]\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[25]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_ip2bus_data_reg[2]_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_14_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_15_n_0\ : STD_LOGIC;
  signal \NLW_sig_ip2bus_data_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_ip2bus_data_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_ip2bus_data[19]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[20]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[21]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[22]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[23]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[24]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[25]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[26]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[27]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[28]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[29]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sig_register_array[0][2]_i_15\ : label is "soft_lutpair0";
begin
  CO(0) <= \^co\(0);
  DI(3 downto 0) <= \^di\(3 downto 0);
  \count_reg[11]_0\ <= \^count_reg[11]_0\;
  \count_reg[11]_1\ <= \^count_reg[11]_1\;
  \count_reg[11]_2\ <= \^count_reg[11]_2\;
  \count_reg[11]_3\ <= \^count_reg[11]_3\;
  \count_reg[7]_0\ <= \^count_reg[7]_0\;
  \count_reg[7]_1\ <= \^count_reg[7]_1\;
  \count_reg[7]_2\ <= \^count_reg[7]_2\;
  \count_reg[7]_3\ <= \^count_reg[7]_3\;
  \sig_ip2bus_data_reg[17]\ <= \^sig_ip2bus_data_reg[17]\;
  \sig_ip2bus_data_reg[25]\(3 downto 1) <= \^sig_ip2bus_data_reg[25]\(3 downto 1);
  \sig_ip2bus_data_reg[25]\(0) <= \^di\(1);
  \sig_ip2bus_data_reg[2]_0\ <= \^sig_ip2bus_data_reg[2]_0\;
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => O(0),
      Q => \^di\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[11]_4\(2),
      Q => \^count_reg[11]_2\
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[11]_4\(3),
      Q => \^count_reg[11]_3\
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[11]_5\(0),
      Q => \^sig_ip2bus_data_reg[17]\
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => O(1),
      Q => \^di\(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => O(2),
      Q => \^di\(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => O(3),
      Q => \^di\(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[7]_4\(0),
      Q => \^count_reg[7]_0\
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[7]_4\(1),
      Q => \^count_reg[7]_1\
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[7]_4\(2),
      Q => \^count_reg[7]_2\
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[7]_4\(3),
      Q => \^count_reg[7]_3\
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[11]_4\(0),
      Q => \^count_reg[11]_0\
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      CLR => Q(0),
      D => \count_reg[11]_4\(1),
      Q => \^count_reg[11]_1\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg[11]_0\,
      O => \sig_ip2bus_data_reg[21]\(3)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg[7]_3\,
      O => \sig_ip2bus_data_reg[21]\(2)
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg[7]_2\,
      O => \sig_ip2bus_data_reg[21]\(1)
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg[7]_1\,
      O => \sig_ip2bus_data_reg[21]\(0)
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[17]\,
      O => \sig_ip2bus_data_reg[17]_1\(3)
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg[11]_3\,
      O => \sig_ip2bus_data_reg[17]_1\(2)
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg[11]_2\,
      O => \sig_ip2bus_data_reg[17]_1\(1)
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg[11]_1\,
      O => \sig_ip2bus_data_reg[17]_1\(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg[7]_0\,
      O => \^sig_ip2bus_data_reg[25]\(3)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(3),
      O => \^sig_ip2bus_data_reg[25]\(2)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(2),
      O => \^sig_ip2bus_data_reg[25]\(1)
    );
\sig_ip2bus_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFBBB88880888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[17]\,
      I1 => \grxd.rx_partial_pkt_reg_0\,
      I2 => axi_str_rxd_tlast,
      I3 => axi_str_rxd_tvalid,
      I4 => ram_full_i_reg,
      I5 => \count_reg[12]_0\(3),
      O => \sig_ip2bus_data_reg[17]_0\
    );
\sig_ip2bus_data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFBBB88880888"
    )
        port map (
      I0 => \^count_reg[11]_3\,
      I1 => \grxd.rx_partial_pkt_reg_0\,
      I2 => axi_str_rxd_tlast,
      I3 => axi_str_rxd_tvalid,
      I4 => ram_full_i_reg,
      I5 => \count_reg[12]_0\(2),
      O => \sig_ip2bus_data_reg[18]\
    );
\sig_ip2bus_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000A0C0A0C0"
    )
        port map (
      I0 => data4(12),
      I1 => data3(12),
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I4 => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9),
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => \sig_ip2bus_data_reg[2]\(9)
    );
\sig_ip2bus_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \goreg_dm.dout_i_reg[12]\(9),
      I2 => \count_reg[12]_0\(1),
      I3 => \grxd.rx_partial_pkt_reg\,
      I4 => \^count_reg[11]_2\,
      I5 => sig_rx_channel_reset_reg,
      O => data4(12)
    );
\sig_ip2bus_data[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[17]\,
      I1 => empty_fwft_i_reg,
      O => data3(12)
    );
\sig_ip2bus_data[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I1 => \^co\(0),
      I2 => empty_fwft_i_reg,
      I3 => sig_rx_channel_reset_reg,
      I4 => \grxd.rx_partial_pkt_reg\,
      O => \^sig_ip2bus_data_reg[2]_0\
    );
\sig_ip2bus_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000A0C0A0C0"
    )
        port map (
      I0 => data4(11),
      I1 => data3(11),
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I4 => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(8),
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => \sig_ip2bus_data_reg[2]\(8)
    );
\sig_ip2bus_data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \goreg_dm.dout_i_reg[12]\(8),
      I2 => \count_reg[12]_0\(0),
      I3 => \grxd.rx_partial_pkt_reg\,
      I4 => \^count_reg[11]_1\,
      I5 => sig_rx_channel_reset_reg,
      O => data4(11)
    );
\sig_ip2bus_data[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_reg[11]_3\,
      I1 => empty_fwft_i_reg,
      O => data3(11)
    );
\sig_ip2bus_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000A0C0A0C0"
    )
        port map (
      I0 => data4(10),
      I1 => data3(10),
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I4 => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(7),
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => \sig_ip2bus_data_reg[2]\(7)
    );
\sig_ip2bus_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \goreg_dm.dout_i_reg[12]\(7),
      I2 => \count_reg[8]_0\(3),
      I3 => \grxd.rx_partial_pkt_reg\,
      I4 => \^count_reg[11]_0\,
      I5 => sig_rx_channel_reset_reg,
      O => data4(10)
    );
\sig_ip2bus_data[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_reg[11]_2\,
      I1 => empty_fwft_i_reg,
      O => data3(10)
    );
\sig_ip2bus_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000A0C0A0C0"
    )
        port map (
      I0 => data4(9),
      I1 => data3(9),
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I4 => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(6),
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => \sig_ip2bus_data_reg[2]\(6)
    );
\sig_ip2bus_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \goreg_dm.dout_i_reg[12]\(6),
      I2 => \count_reg[8]_0\(2),
      I3 => \grxd.rx_partial_pkt_reg\,
      I4 => \^count_reg[7]_3\,
      I5 => sig_rx_channel_reset_reg,
      O => data4(9)
    );
\sig_ip2bus_data[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_reg[11]_1\,
      I1 => empty_fwft_i_reg,
      O => data3(9)
    );
\sig_ip2bus_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000A0C0A0C0"
    )
        port map (
      I0 => data4(8),
      I1 => data3(8),
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I4 => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(5),
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => \sig_ip2bus_data_reg[2]\(5)
    );
\sig_ip2bus_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \goreg_dm.dout_i_reg[12]\(5),
      I2 => \count_reg[8]_0\(1),
      I3 => \grxd.rx_partial_pkt_reg\,
      I4 => \^count_reg[7]_2\,
      I5 => sig_rx_channel_reset_reg,
      O => data4(8)
    );
\sig_ip2bus_data[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_reg[11]_0\,
      I1 => empty_fwft_i_reg,
      O => data3(8)
    );
\sig_ip2bus_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000A0C0A0C0"
    )
        port map (
      I0 => data4(7),
      I1 => data3(7),
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I4 => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(4),
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => \sig_ip2bus_data_reg[2]\(4)
    );
\sig_ip2bus_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \goreg_dm.dout_i_reg[12]\(4),
      I2 => \count_reg[8]_0\(0),
      I3 => \grxd.rx_partial_pkt_reg\,
      I4 => \^count_reg[7]_1\,
      I5 => sig_rx_channel_reset_reg,
      O => data4(7)
    );
\sig_ip2bus_data[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_reg[7]_3\,
      I1 => empty_fwft_i_reg,
      O => data3(7)
    );
\sig_ip2bus_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000A0C0A0C0"
    )
        port map (
      I0 => data4(6),
      I1 => data3(6),
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I4 => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(3),
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => \sig_ip2bus_data_reg[2]\(3)
    );
\sig_ip2bus_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \goreg_dm.dout_i_reg[12]\(3),
      I2 => \count_reg[4]_0\(3),
      I3 => \grxd.rx_partial_pkt_reg\,
      I4 => \^count_reg[7]_0\,
      I5 => sig_rx_channel_reset_reg,
      O => data4(6)
    );
\sig_ip2bus_data[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_reg[7]_2\,
      I1 => empty_fwft_i_reg,
      O => data3(6)
    );
\sig_ip2bus_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000A0C0A0C0"
    )
        port map (
      I0 => data4(5),
      I1 => data3(5),
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I4 => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(2),
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => \sig_ip2bus_data_reg[2]\(2)
    );
\sig_ip2bus_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \goreg_dm.dout_i_reg[12]\(2),
      I2 => \count_reg[4]_0\(2),
      I3 => \grxd.rx_partial_pkt_reg\,
      I4 => \^di\(3),
      I5 => sig_rx_channel_reset_reg,
      O => data4(5)
    );
\sig_ip2bus_data[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_reg[7]_1\,
      I1 => empty_fwft_i_reg,
      O => data3(5)
    );
\sig_ip2bus_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000A0C0A0C0"
    )
        port map (
      I0 => data4(4),
      I1 => data3(4),
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I4 => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(1),
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => \sig_ip2bus_data_reg[2]\(1)
    );
\sig_ip2bus_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \goreg_dm.dout_i_reg[12]\(1),
      I2 => \count_reg[4]_0\(1),
      I3 => \grxd.rx_partial_pkt_reg\,
      I4 => \^di\(2),
      I5 => sig_rx_channel_reset_reg,
      O => data4(4)
    );
\sig_ip2bus_data[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_reg[7]_0\,
      I1 => empty_fwft_i_reg,
      O => data3(4)
    );
\sig_ip2bus_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000A0C0A0C0"
    )
        port map (
      I0 => data4(3),
      I1 => data3(3),
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I4 => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(0),
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => \sig_ip2bus_data_reg[2]\(0)
    );
\sig_ip2bus_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \goreg_dm.dout_i_reg[12]\(0),
      I2 => \count_reg[4]_0\(0),
      I3 => \grxd.rx_partial_pkt_reg\,
      I4 => \^di\(1),
      I5 => sig_rx_channel_reset_reg,
      O => data4(3)
    );
\sig_ip2bus_data[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(3),
      I1 => empty_fwft_i_reg,
      O => data3(3)
    );
\sig_ip2bus_data[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(2),
      I1 => empty_fwft_i_reg,
      O => \sig_ip2bus_data_reg[29]\(0)
    );
\sig_ip2bus_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[2]_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I2 => \sig_register_array_reg[1][2]\(6),
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I5 => \sig_register_array_reg[0][2]_0\,
      O => \sig_ip2bus_data_reg[2]\(16)
    );
\sig_ip2bus_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[2]_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I2 => \sig_register_array_reg[1][2]\(5),
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I5 => \sig_register_array_reg[0][3]\,
      O => \sig_ip2bus_data_reg[2]\(15)
    );
\sig_ip2bus_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[2]_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I2 => \sig_register_array_reg[1][2]\(4),
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I5 => \sig_register_array_reg[0][4]\,
      O => \sig_ip2bus_data_reg[2]\(14)
    );
\sig_ip2bus_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[2]_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I2 => \sig_register_array_reg[1][2]\(3),
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I5 => \sig_register_array_reg[0][5]\,
      O => \sig_ip2bus_data_reg[2]\(13)
    );
\sig_ip2bus_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[2]_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I2 => \sig_register_array_reg[1][2]\(2),
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I5 => \sig_register_array_reg[0][6]\,
      O => \sig_ip2bus_data_reg[2]\(12)
    );
\sig_ip2bus_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[2]_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I2 => \sig_register_array_reg[1][2]\(1),
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I5 => \sig_register_array_reg[0][7]\,
      O => \sig_ip2bus_data_reg[2]\(11)
    );
\sig_ip2bus_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[2]_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I2 => \sig_register_array_reg[1][2]\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I5 => \sig_register_array_reg[0][8]\,
      O => \sig_ip2bus_data_reg[2]\(10)
    );
\sig_ip2bus_data_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_1\(0),
      CO(3 downto 1) => \NLW_sig_ip2bus_data_reg[1]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_ip2bus_data_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sig_register_array[0][2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_register_array[0][2]_i_14_n_0\,
      I1 => \sig_register_array[0][2]_i_15_n_0\,
      I2 => \^count_reg[7]_1\,
      I3 => \^count_reg[7]_2\,
      I4 => \^di\(3),
      I5 => \^count_reg[7]_0\,
      O => \sig_register_array_reg[0][2]\
    );
\sig_register_array[0][2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^count_reg[11]_3\,
      I1 => \^sig_ip2bus_data_reg[17]\,
      I2 => \^count_reg[11]_0\,
      I3 => \^count_reg[7]_3\,
      I4 => \^count_reg[11]_2\,
      I5 => \^count_reg[11]_1\,
      O => \sig_register_array[0][2]_i_14_n_0\
    );
\sig_register_array[0][2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      I2 => sig_rx_channel_reset_reg,
      I3 => \^di\(0),
      O => \sig_register_array[0][2]_i_15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_bin_cntr is
  port (
    \gcc0.gc0.count_d1_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg_1 : out STD_LOGIC;
    ram_empty_fb_i_reg_2 : out STD_LOGIC;
    ram_empty_fb_i_reg_3 : out STD_LOGIC;
    ram_empty_fb_i_reg_4 : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_bin_cntr : entity is "fifo_generator_v13_0_2_wr_bin_cntr";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_bin_cntr;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gcc0.gc0.count[0]_i_5_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \gcc0.gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \NLW_gcc0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  \gcc0.gc0.count_d1_reg[10]_0\(10 downto 0) <= \^gcc0.gc0.count_d1_reg[10]_0\(10 downto 0);
\gcc0.gc0.count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(0),
      O => \gcc0.gc0.count[0]_i_5_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \^gcc0.gc0.count_d1_reg[10]_0\(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \^gcc0.gc0.count_d1_reg[10]_0\(10),
      Q => \^q\(10)
    );
\gcc0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => p_11_out(11),
      Q => \^q\(11)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \^gcc0.gc0.count_d1_reg[10]_0\(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \^gcc0.gc0.count_d1_reg[10]_0\(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \^gcc0.gc0.count_d1_reg[10]_0\(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \^gcc0.gc0.count_d1_reg[10]_0\(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \^gcc0.gc0.count_d1_reg[10]_0\(5),
      Q => \^q\(5)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \^gcc0.gc0.count_d1_reg[10]_0\(6),
      Q => \^q\(6)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \^gcc0.gc0.count_d1_reg[10]_0\(7),
      Q => \^q\(7)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \^gcc0.gc0.count_d1_reg[10]_0\(8),
      Q => \^q\(8)
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \^gcc0.gc0.count_d1_reg[10]_0\(9),
      Q => \^q\(9)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      D => \gcc0.gc0.count_reg[0]_i_1_n_7\,
      PRE => WR_RST,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(0)
    );
\gcc0.gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gcc0.gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gcc0.gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^gcc0.gc0.count_d1_reg[10]_0\(3 downto 1),
      S(0) => \gcc0.gc0.count[0]_i_5_n_0\
    );
\gcc0.gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \gcc0.gc0.count_reg[8]_i_1_n_5\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(10)
    );
\gcc0.gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \gcc0.gc0.count_reg[8]_i_1_n_4\,
      Q => p_11_out(11)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \gcc0.gc0.count_reg[0]_i_1_n_6\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \gcc0.gc0.count_reg[0]_i_1_n_5\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \gcc0.gc0.count_reg[0]_i_1_n_4\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \gcc0.gc0.count_reg[4]_i_1_n_7\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(4)
    );
\gcc0.gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gcc0.gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^gcc0.gc0.count_d1_reg[10]_0\(7 downto 4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \gcc0.gc0.count_reg[4]_i_1_n_6\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(5)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \gcc0.gc0.count_reg[4]_i_1_n_5\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(6)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \gcc0.gc0.count_reg[4]_i_1_n_4\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(7)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \gcc0.gc0.count_reg[8]_i_1_n_7\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(8)
    );
\gcc0.gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gcc0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gcc0.gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[8]_i_1_n_7\,
      S(3) => p_11_out(11),
      S(2 downto 0) => \^gcc0.gc0.count_d1_reg[10]_0\(10 downto 8)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => WR_RST,
      D => \gcc0.gc0.count_reg[8]_i_1_n_6\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(9)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(0),
      I2 => \^q\(1),
      I3 => D(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^gcc0.gc0.count_d1_reg[10]_0\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => ram_empty_fb_i_reg
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => D(2),
      I2 => \^q\(3),
      I3 => D(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^gcc0.gc0.count_d1_reg[10]_0\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => ram_empty_fb_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => D(4),
      I2 => \^q\(5),
      I3 => D(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^gcc0.gc0.count_d1_reg[10]_0\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => ram_empty_fb_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => D(6),
      I2 => \^q\(7),
      I3 => D(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^gcc0.gc0.count_d1_reg[10]_0\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => ram_empty_fb_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^q\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => D(8),
      I2 => \^q\(9),
      I3 => D(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^gcc0.gc0.count_d1_reg[10]_0\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^q\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => ram_empty_fb_i_reg_3
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => \^q\(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg_0(5)
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => D(10),
      I2 => \^q\(11),
      I3 => D(11),
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => p_11_out(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg_1(5)
    );
\gmux.gm[5].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => \^q\(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => ram_empty_fb_i_reg_4
    );
\plusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[11]\(7),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[8]\(3)
    );
\plusOp_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(7),
      I1 => \gc0.count_d1_reg[11]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3)
    );
\plusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[8]\(2)
    );
\plusOp_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2)
    );
\plusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[11]\(5),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[8]\(1)
    );
\plusOp_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(5),
      I1 => \gc0.count_d1_reg[11]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1)
    );
\plusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[8]\(0)
    );
\plusOp_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0)
    );
\plusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \gc0.count_d1_reg[11]\(11),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(3)
    );
\plusOp_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_11_out(11),
      I1 => \gc0.count_d1_reg[11]\(11),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3)
    );
\plusOp_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(2)
    );
\plusOp_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2)
    );
\plusOp_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gc0.count_d1_reg[11]\(9),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(1)
    );
\plusOp_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(9),
      I1 => \gc0.count_d1_reg[11]\(9),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1)
    );
\plusOp_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(0)
    );
\plusOp_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0)
    );
\plusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[11]\(3),
      O => S(3)
    );
\plusOp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(3),
      I1 => \gc0.count_d1_reg[11]\(3),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3)
    );
\plusOp_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      O => S(2)
    );
\plusOp_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2)
    );
\plusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[11]\(1),
      O => S(1)
    );
\plusOp_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(1),
      I1 => \gc0.count_d1_reg[11]\(1),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1)
    );
\plusOp_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      O => S(0)
    );
\plusOp_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_bin_cntr_30 is
  port (
    \gcc0.gc0.count_d1_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg_1 : out STD_LOGIC;
    ram_empty_fb_i_reg_2 : out STD_LOGIC;
    ram_empty_fb_i_reg_3 : out STD_LOGIC;
    ram_empty_fb_i_reg_4 : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_bin_cntr_30 : entity is "fifo_generator_v13_0_2_wr_bin_cntr";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_bin_cntr_30;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_bin_cntr_30 is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gcc0.gc0.count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \NLW_gcc0.gc0.count_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  \gcc0.gc0.count_d1_reg[10]_0\(10 downto 0) <= \^gcc0.gc0.count_d1_reg[10]_0\(10 downto 0);
\gcc0.gc0.count[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(0),
      O => \gcc0.gc0.count[0]_i_5__0_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[10]_0\(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[10]_0\(10),
      Q => \^q\(10)
    );
\gcc0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => p_11_out(11),
      Q => \^q\(11)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[10]_0\(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[10]_0\(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[10]_0\(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[10]_0\(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[10]_0\(5),
      Q => \^q\(5)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[10]_0\(6),
      Q => \^q\(6)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[10]_0\(7),
      Q => \^q\(7)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[10]_0\(8),
      Q => \^q\(8)
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[10]_0\(9),
      Q => \^q\(9)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      D => \gcc0.gc0.count_reg[0]_i_1__0_n_7\,
      PRE => AR(0),
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(0)
    );
\gcc0.gc0.count_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gcc0.gc0.count_reg[0]_i_1__0_n_0\,
      CO(2) => \gcc0.gc0.count_reg[0]_i_1__0_n_1\,
      CO(1) => \gcc0.gc0.count_reg[0]_i_1__0_n_2\,
      CO(0) => \gcc0.gc0.count_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gcc0.gc0.count_reg[0]_i_1__0_n_4\,
      O(2) => \gcc0.gc0.count_reg[0]_i_1__0_n_5\,
      O(1) => \gcc0.gc0.count_reg[0]_i_1__0_n_6\,
      O(0) => \gcc0.gc0.count_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => \^gcc0.gc0.count_d1_reg[10]_0\(3 downto 1),
      S(0) => \gcc0.gc0.count[0]_i_5__0_n_0\
    );
\gcc0.gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \gcc0.gc0.count_reg[8]_i_1__0_n_5\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(10)
    );
\gcc0.gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \gcc0.gc0.count_reg[8]_i_1__0_n_4\,
      Q => p_11_out(11)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \gcc0.gc0.count_reg[0]_i_1__0_n_6\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \gcc0.gc0.count_reg[0]_i_1__0_n_5\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \gcc0.gc0.count_reg[0]_i_1__0_n_4\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \gcc0.gc0.count_reg[4]_i_1__0_n_7\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(4)
    );
\gcc0.gc0.count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[0]_i_1__0_n_0\,
      CO(3) => \gcc0.gc0.count_reg[4]_i_1__0_n_0\,
      CO(2) => \gcc0.gc0.count_reg[4]_i_1__0_n_1\,
      CO(1) => \gcc0.gc0.count_reg[4]_i_1__0_n_2\,
      CO(0) => \gcc0.gc0.count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[4]_i_1__0_n_4\,
      O(2) => \gcc0.gc0.count_reg[4]_i_1__0_n_5\,
      O(1) => \gcc0.gc0.count_reg[4]_i_1__0_n_6\,
      O(0) => \gcc0.gc0.count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => \^gcc0.gc0.count_d1_reg[10]_0\(7 downto 4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \gcc0.gc0.count_reg[4]_i_1__0_n_6\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(5)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \gcc0.gc0.count_reg[4]_i_1__0_n_5\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(6)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \gcc0.gc0.count_reg[4]_i_1__0_n_4\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(7)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \gcc0.gc0.count_reg[8]_i_1__0_n_7\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(8)
    );
\gcc0.gc0.count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[4]_i_1__0_n_0\,
      CO(3) => \NLW_gcc0.gc0.count_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \gcc0.gc0.count_reg[8]_i_1__0_n_1\,
      CO(1) => \gcc0.gc0.count_reg[8]_i_1__0_n_2\,
      CO(0) => \gcc0.gc0.count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[8]_i_1__0_n_4\,
      O(2) => \gcc0.gc0.count_reg[8]_i_1__0_n_5\,
      O(1) => \gcc0.gc0.count_reg[8]_i_1__0_n_6\,
      O(0) => \gcc0.gc0.count_reg[8]_i_1__0_n_7\,
      S(3) => p_11_out(11),
      S(2 downto 0) => \^gcc0.gc0.count_d1_reg[10]_0\(10 downto 8)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => ram_full_i_reg,
      CLR => AR(0),
      D => \gcc0.gc0.count_reg[8]_i_1__0_n_6\,
      Q => \^gcc0.gc0.count_d1_reg[10]_0\(9)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(0),
      I2 => \^q\(1),
      I3 => D(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^gcc0.gc0.count_d1_reg[10]_0\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => ram_empty_fb_i_reg
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => D(2),
      I2 => \^q\(3),
      I3 => D(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^gcc0.gc0.count_d1_reg[10]_0\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => ram_empty_fb_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => D(4),
      I2 => \^q\(5),
      I3 => D(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^gcc0.gc0.count_d1_reg[10]_0\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => ram_empty_fb_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => D(6),
      I2 => \^q\(7),
      I3 => D(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^gcc0.gc0.count_d1_reg[10]_0\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => ram_empty_fb_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^q\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => D(8),
      I2 => \^q\(9),
      I3 => D(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^gcc0.gc0.count_d1_reg[10]_0\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^q\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => ram_empty_fb_i_reg_3
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => \^q\(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg_0(5)
    );
\gmux.gm[5].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => D(10),
      I2 => \^q\(11),
      I3 => D(11),
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => p_11_out(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg_1(5)
    );
\gmux.gm[5].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => \^q\(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => ram_empty_fb_i_reg_4
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[11]\(7),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[8]\(3)
    );
\plusOp_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(7),
      I1 => \gc0.count_d1_reg[11]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3)
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[8]\(2)
    );
\plusOp_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2)
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[11]\(5),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[8]\(1)
    );
\plusOp_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(5),
      I1 => \gc0.count_d1_reg[11]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1)
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[8]\(0)
    );
\plusOp_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0)
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \gc0.count_d1_reg[11]\(11),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(3)
    );
\plusOp_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_11_out(11),
      I1 => \gc0.count_d1_reg[11]\(11),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3)
    );
\plusOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(2)
    );
\plusOp_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2)
    );
\plusOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gc0.count_d1_reg[11]\(9),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(1)
    );
\plusOp_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(9),
      I1 => \gc0.count_d1_reg[11]\(9),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1)
    );
\plusOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(0)
    );
\plusOp_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0)
    );
plusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[11]\(3),
      O => S(3)
    );
\plusOp_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(3),
      I1 => \gc0.count_d1_reg[11]\(3),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3)
    );
\plusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      O => S(2)
    );
\plusOp_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2)
    );
plusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[11]\(1),
      O => S(1)
    );
\plusOp_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(1),
      I1 => \gc0.count_d1_reg[11]\(1),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1)
    );
plusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      O => S(0)
    );
\plusOp_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[10]_0\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_pf_ss is
  port (
    \gtxd.sig_txd_prog_full_d1_reg\ : out STD_LOGIC;
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    p_6_out : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    sig_txd_prog_full_d1 : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_pf_ss : entity is "fifo_generator_v13_0_2_wr_pf_ss";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_pf_ss;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_pf_ss is
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \^gtxd.sig_txd_prog_full_d1_reg\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \gtxd.sig_txd_prog_full_d1_reg\ <= \^gtxd.sig_txd_prog_full_d1_reg\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => \plusOp_carry__1_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => \plusOp_carry__1_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => \plusOp_carry__1_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => plusOp_carry_n_7,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => plusOp_carry_n_6,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => plusOp_carry_n_5,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => plusOp_carry_n_4,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => \plusOp_carry__0_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => \plusOp_carry__0_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => \plusOp_carry__0_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => \plusOp_carry__0_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => \plusOp_carry__1_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\
    );
\gpfs.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0D0F0F00000200"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2_n_0\,
      I1 => \gpfs.prog_full_i_i_3_n_0\,
      I2 => \grstd1.grst_full.grst_f.rst_d5_reg\,
      I3 => ram_wr_en_i,
      I4 => ram_rd_en_i,
      I5 => \^gtxd.sig_txd_prog_full_d1_reg\,
      O => \gpfs.prog_full_i_i_1_n_0\
    );
\gpfs.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10]\,
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12]\,
      O => \gpfs.prog_full_i_i_2_n_0\
    );
\gpfs.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      O => \gpfs.prog_full_i_i_3_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1_n_0\,
      PRE => \out\,
      Q => \^gtxd.sig_txd_prog_full_d1_reg\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => p_6_out,
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => WR_RST,
      D => ram_full_i_reg,
      Q => ram_wr_en_i
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => ram_empty_fb_i_reg,
      DI(3 downto 0) => p_11_out(3 downto 0),
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_11_out(7 downto 4),
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_11_out(10 downto 8),
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_reg[11]\(3 downto 0)
    );
\sig_register_array[0][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gtxd.sig_txd_prog_full_d1_reg\,
      I1 => sig_txd_prog_full_d1,
      O => \sig_register_array_reg[0][9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_pf_ss_28 is
  port (
    sig_rxd_prog_full : out STD_LOGIC;
    p_6_out : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_pf_ss_28 : entity is "fifo_generator_v13_0_2_wr_pf_ss";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_pf_ss_28;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_pf_ss_28 is
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \^sig_rxd_prog_full\ : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  sig_rxd_prog_full <= \^sig_rxd_prog_full\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__1_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__1_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__1_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_7,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_6,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_5,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_4,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__0_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__0_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__0_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__0_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__1_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\
    );
\gpfs.prog_full_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0D0F0F00000200"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2__0_n_0\,
      I1 => \gpfs.prog_full_i_i_3__0_n_0\,
      I2 => \grstd1.grst_full.grst_f.rst_d5_reg\,
      I3 => ram_wr_en_i,
      I4 => ram_rd_en_i,
      I5 => \^sig_rxd_prog_full\,
      O => \gpfs.prog_full_i_i_1__0_n_0\
    );
\gpfs.prog_full_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10]\,
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12]\,
      O => \gpfs.prog_full_i_i_2__0_n_0\
    );
\gpfs.prog_full_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      O => \gpfs.prog_full_i_i_3__0_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__0_n_0\,
      PRE => \out\,
      Q => \^sig_rxd_prog_full\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_6_out,
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_i_reg,
      Q => ram_wr_en_i
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => ram_empty_fb_i_reg,
      DI(3 downto 0) => p_11_out(3 downto 0),
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_11_out(7 downto 4),
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_11_out(10 downto 8),
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_reg[11]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_len_wr_en : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    p_7_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare : entity is "fifo_generator_v13_1_0_compare";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare is
  signal CI : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(4)
    );
\ram_full_fb_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => comp0,
      I1 => rx_len_wr_en,
      I2 => comp1,
      I3 => ram_full_fb_i_reg_0,
      I4 => p_7_out,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_3 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_3 : entity is "fifo_generator_v13_1_0_compare";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_3;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_3 is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_4 is
  port (
    comp0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_4 : entity is "fifo_generator_v13_1_0_compare";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_4;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_4 is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gcc0.gc0.count_d1_reg[6]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gcc0.gc0.count_d1_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_5 is
  port (
    \ram_empty_i0__3\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    p_2_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_5 : entity is "fifo_generator_v13_1_0_compare";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_5;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_5 is
  signal CI : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(4)
    );
\ram_empty_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => comp1,
      I1 => E(0),
      I2 => comp0,
      I3 => p_1_out,
      I4 => rx_len_wr_en,
      I5 => p_2_out,
      O => \ram_empty_i0__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_dmem is
  port (
    \goreg_dm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gc1.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_2\ : in STD_LOGIC;
    ram_full_fb_i_reg_3 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    ram_full_fb_i_reg_4 : in STD_LOGIC;
    ADDRC : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_dmem : entity is "fifo_generator_v13_1_0_dmem";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_dmem;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_dmem is
  signal RAM_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_9_11_n_2 : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[22]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[22]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[22]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[22]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_9_11 : label is "";
begin
RAM_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_0_63_0_2_n_0,
      DOB => RAM_reg_0_63_0_2_n_1,
      DOC => RAM_reg_0_63_0_2_n_2,
      DOD => NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_0_63_12_14_n_0,
      DOB => RAM_reg_0_63_12_14_n_1,
      DOC => RAM_reg_0_63_12_14_n_2,
      DOD => NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_0_63_15_17_n_0,
      DOB => RAM_reg_0_63_15_17_n_1,
      DOC => RAM_reg_0_63_15_17_n_2,
      DOD => NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_0_63_18_20_n_0,
      DOB => RAM_reg_0_63_18_20_n_1,
      DOC => RAM_reg_0_63_18_20_n_2,
      DOD => NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_0_63_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_0_63_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_0_63_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_0_63_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_0_63_3_5_n_0,
      DOB => RAM_reg_0_63_3_5_n_1,
      DOC => RAM_reg_0_63_3_5_n_2,
      DOD => NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_0_63_6_8_n_0,
      DOB => RAM_reg_0_63_6_8_n_1,
      DOC => RAM_reg_0_63_6_8_n_2,
      DOD => NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_0_63_9_11_n_0,
      DOB => RAM_reg_0_63_9_11_n_1,
      DOC => RAM_reg_0_63_9_11_n_2,
      DOD => NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_128_191_0_2_n_0,
      DOB => RAM_reg_128_191_0_2_n_1,
      DOC => RAM_reg_128_191_0_2_n_2,
      DOD => NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_128_191_12_14_n_0,
      DOB => RAM_reg_128_191_12_14_n_1,
      DOC => RAM_reg_128_191_12_14_n_2,
      DOD => NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_128_191_15_17_n_0,
      DOB => RAM_reg_128_191_15_17_n_1,
      DOC => RAM_reg_128_191_15_17_n_2,
      DOD => NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_128_191_18_20_n_0,
      DOB => RAM_reg_128_191_18_20_n_1,
      DOC => RAM_reg_128_191_18_20_n_2,
      DOD => NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_128_191_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_128_191_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_128_191_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_128_191_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_128_191_3_5_n_0,
      DOB => RAM_reg_128_191_3_5_n_1,
      DOC => RAM_reg_128_191_3_5_n_2,
      DOD => NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_128_191_6_8_n_0,
      DOB => RAM_reg_128_191_6_8_n_1,
      DOC => RAM_reg_128_191_6_8_n_2,
      DOD => NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_128_191_9_11_n_0,
      DOB => RAM_reg_128_191_9_11_n_1,
      DOC => RAM_reg_128_191_9_11_n_2,
      DOD => NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_192_255_0_2_n_0,
      DOB => RAM_reg_192_255_0_2_n_1,
      DOC => RAM_reg_192_255_0_2_n_2,
      DOD => NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_192_255_12_14_n_0,
      DOB => RAM_reg_192_255_12_14_n_1,
      DOC => RAM_reg_192_255_12_14_n_2,
      DOD => NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_192_255_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_192_255_15_17_n_0,
      DOB => RAM_reg_192_255_15_17_n_1,
      DOC => RAM_reg_192_255_15_17_n_2,
      DOD => NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_192_255_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_192_255_18_20_n_0,
      DOB => RAM_reg_192_255_18_20_n_1,
      DOC => RAM_reg_192_255_18_20_n_2,
      DOD => NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_192_255_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_192_255_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_192_255_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_192_255_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_192_255_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_192_255_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_192_255_3_5_n_0,
      DOB => RAM_reg_192_255_3_5_n_1,
      DOC => RAM_reg_192_255_3_5_n_2,
      DOD => NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_192_255_6_8_n_0,
      DOB => RAM_reg_192_255_6_8_n_1,
      DOC => RAM_reg_192_255_6_8_n_2,
      DOD => NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_192_255_9_11_n_0,
      DOB => RAM_reg_192_255_9_11_n_1,
      DOC => RAM_reg_192_255_9_11_n_2,
      DOD => NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_256_319_0_2_n_0,
      DOB => RAM_reg_256_319_0_2_n_1,
      DOC => RAM_reg_256_319_0_2_n_2,
      DOD => NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_256_319_12_14_n_0,
      DOB => RAM_reg_256_319_12_14_n_1,
      DOC => RAM_reg_256_319_12_14_n_2,
      DOD => NLW_RAM_reg_256_319_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_256_319_15_17_n_0,
      DOB => RAM_reg_256_319_15_17_n_1,
      DOC => RAM_reg_256_319_15_17_n_2,
      DOD => NLW_RAM_reg_256_319_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_256_319_18_20_n_0,
      DOB => RAM_reg_256_319_18_20_n_1,
      DOC => RAM_reg_256_319_18_20_n_2,
      DOD => NLW_RAM_reg_256_319_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_256_319_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_256_319_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_256_319_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_256_319_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_256_319_3_5_n_0,
      DOB => RAM_reg_256_319_3_5_n_1,
      DOC => RAM_reg_256_319_3_5_n_2,
      DOD => NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_256_319_6_8_n_0,
      DOB => RAM_reg_256_319_6_8_n_1,
      DOC => RAM_reg_256_319_6_8_n_2,
      DOD => NLW_RAM_reg_256_319_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_256_319_9_11_n_0,
      DOB => RAM_reg_256_319_9_11_n_1,
      DOC => RAM_reg_256_319_9_11_n_2,
      DOD => NLW_RAM_reg_256_319_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_320_383_0_2_n_0,
      DOB => RAM_reg_320_383_0_2_n_1,
      DOC => RAM_reg_320_383_0_2_n_2,
      DOD => NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_320_383_12_14_n_0,
      DOB => RAM_reg_320_383_12_14_n_1,
      DOC => RAM_reg_320_383_12_14_n_2,
      DOD => NLW_RAM_reg_320_383_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_320_383_15_17_n_0,
      DOB => RAM_reg_320_383_15_17_n_1,
      DOC => RAM_reg_320_383_15_17_n_2,
      DOD => NLW_RAM_reg_320_383_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_320_383_18_20_n_0,
      DOB => RAM_reg_320_383_18_20_n_1,
      DOC => RAM_reg_320_383_18_20_n_2,
      DOD => NLW_RAM_reg_320_383_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_320_383_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_320_383_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_320_383_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_320_383_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_320_383_3_5_n_0,
      DOB => RAM_reg_320_383_3_5_n_1,
      DOC => RAM_reg_320_383_3_5_n_2,
      DOD => NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_320_383_6_8_n_0,
      DOB => RAM_reg_320_383_6_8_n_1,
      DOC => RAM_reg_320_383_6_8_n_2,
      DOD => NLW_RAM_reg_320_383_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_320_383_9_11_n_0,
      DOB => RAM_reg_320_383_9_11_n_1,
      DOC => RAM_reg_320_383_9_11_n_2,
      DOD => NLW_RAM_reg_320_383_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_384_447_0_2_n_0,
      DOB => RAM_reg_384_447_0_2_n_1,
      DOC => RAM_reg_384_447_0_2_n_2,
      DOD => NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_384_447_12_14_n_0,
      DOB => RAM_reg_384_447_12_14_n_1,
      DOC => RAM_reg_384_447_12_14_n_2,
      DOD => NLW_RAM_reg_384_447_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_384_447_15_17_n_0,
      DOB => RAM_reg_384_447_15_17_n_1,
      DOC => RAM_reg_384_447_15_17_n_2,
      DOD => NLW_RAM_reg_384_447_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_384_447_18_20_n_0,
      DOB => RAM_reg_384_447_18_20_n_1,
      DOC => RAM_reg_384_447_18_20_n_2,
      DOD => NLW_RAM_reg_384_447_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_384_447_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_384_447_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_384_447_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_384_447_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_384_447_3_5_n_0,
      DOB => RAM_reg_384_447_3_5_n_1,
      DOC => RAM_reg_384_447_3_5_n_2,
      DOD => NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_384_447_6_8_n_0,
      DOB => RAM_reg_384_447_6_8_n_1,
      DOC => RAM_reg_384_447_6_8_n_2,
      DOD => NLW_RAM_reg_384_447_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_384_447_9_11_n_0,
      DOB => RAM_reg_384_447_9_11_n_1,
      DOC => RAM_reg_384_447_9_11_n_2,
      DOD => NLW_RAM_reg_384_447_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_448_511_0_2_n_0,
      DOB => RAM_reg_448_511_0_2_n_1,
      DOC => RAM_reg_448_511_0_2_n_2,
      DOD => NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_448_511_12_14_n_0,
      DOB => RAM_reg_448_511_12_14_n_1,
      DOC => RAM_reg_448_511_12_14_n_2,
      DOD => NLW_RAM_reg_448_511_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_448_511_15_17_n_0,
      DOB => RAM_reg_448_511_15_17_n_1,
      DOC => RAM_reg_448_511_15_17_n_2,
      DOD => NLW_RAM_reg_448_511_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_448_511_18_20_n_0,
      DOB => RAM_reg_448_511_18_20_n_1,
      DOC => RAM_reg_448_511_18_20_n_2,
      DOD => NLW_RAM_reg_448_511_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_448_511_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_448_511_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_448_511_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_448_511_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_448_511_3_5_n_0,
      DOB => RAM_reg_448_511_3_5_n_1,
      DOC => RAM_reg_448_511_3_5_n_2,
      DOD => NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_448_511_6_8_n_0,
      DOB => RAM_reg_448_511_6_8_n_1,
      DOC => RAM_reg_448_511_6_8_n_2,
      DOD => NLW_RAM_reg_448_511_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_448_511_9_11_n_0,
      DOB => RAM_reg_448_511_9_11_n_1,
      DOC => RAM_reg_448_511_9_11_n_2,
      DOD => NLW_RAM_reg_448_511_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_512_575_0_2_n_0,
      DOB => RAM_reg_512_575_0_2_n_1,
      DOC => RAM_reg_512_575_0_2_n_2,
      DOD => NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_512_575_12_14_n_0,
      DOB => RAM_reg_512_575_12_14_n_1,
      DOC => RAM_reg_512_575_12_14_n_2,
      DOD => NLW_RAM_reg_512_575_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_512_575_15_17_n_0,
      DOB => RAM_reg_512_575_15_17_n_1,
      DOC => RAM_reg_512_575_15_17_n_2,
      DOD => NLW_RAM_reg_512_575_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_512_575_18_20_n_0,
      DOB => RAM_reg_512_575_18_20_n_1,
      DOC => RAM_reg_512_575_18_20_n_2,
      DOD => NLW_RAM_reg_512_575_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_512_575_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_512_575_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_512_575_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_512_575_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_512_575_3_5_n_0,
      DOB => RAM_reg_512_575_3_5_n_1,
      DOC => RAM_reg_512_575_3_5_n_2,
      DOD => NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_512_575_6_8_n_0,
      DOB => RAM_reg_512_575_6_8_n_1,
      DOC => RAM_reg_512_575_6_8_n_2,
      DOD => NLW_RAM_reg_512_575_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_512_575_9_11_n_0,
      DOB => RAM_reg_512_575_9_11_n_1,
      DOC => RAM_reg_512_575_9_11_n_2,
      DOD => NLW_RAM_reg_512_575_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_576_639_0_2_n_0,
      DOB => RAM_reg_576_639_0_2_n_1,
      DOC => RAM_reg_576_639_0_2_n_2,
      DOD => NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_576_639_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_576_639_12_14_n_0,
      DOB => RAM_reg_576_639_12_14_n_1,
      DOC => RAM_reg_576_639_12_14_n_2,
      DOD => NLW_RAM_reg_576_639_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_576_639_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_576_639_15_17_n_0,
      DOB => RAM_reg_576_639_15_17_n_1,
      DOC => RAM_reg_576_639_15_17_n_2,
      DOD => NLW_RAM_reg_576_639_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_576_639_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_576_639_18_20_n_0,
      DOB => RAM_reg_576_639_18_20_n_1,
      DOC => RAM_reg_576_639_18_20_n_2,
      DOD => NLW_RAM_reg_576_639_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_576_639_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_576_639_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_576_639_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_576_639_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_576_639_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_576_639_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_576_639_3_5_n_0,
      DOB => RAM_reg_576_639_3_5_n_1,
      DOC => RAM_reg_576_639_3_5_n_2,
      DOD => NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_576_639_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_576_639_6_8_n_0,
      DOB => RAM_reg_576_639_6_8_n_1,
      DOC => RAM_reg_576_639_6_8_n_2,
      DOD => NLW_RAM_reg_576_639_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_576_639_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_576_639_9_11_n_0,
      DOB => RAM_reg_576_639_9_11_n_1,
      DOC => RAM_reg_576_639_9_11_n_2,
      DOD => NLW_RAM_reg_576_639_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_640_703_0_2_n_0,
      DOB => RAM_reg_640_703_0_2_n_1,
      DOC => RAM_reg_640_703_0_2_n_2,
      DOD => NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_640_703_12_14_n_0,
      DOB => RAM_reg_640_703_12_14_n_1,
      DOC => RAM_reg_640_703_12_14_n_2,
      DOD => NLW_RAM_reg_640_703_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_640_703_15_17_n_0,
      DOB => RAM_reg_640_703_15_17_n_1,
      DOC => RAM_reg_640_703_15_17_n_2,
      DOD => NLW_RAM_reg_640_703_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_640_703_18_20_n_0,
      DOB => RAM_reg_640_703_18_20_n_1,
      DOC => RAM_reg_640_703_18_20_n_2,
      DOD => NLW_RAM_reg_640_703_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_640_703_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_640_703_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_640_703_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_640_703_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_640_703_3_5_n_0,
      DOB => RAM_reg_640_703_3_5_n_1,
      DOC => RAM_reg_640_703_3_5_n_2,
      DOD => NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_640_703_6_8_n_0,
      DOB => RAM_reg_640_703_6_8_n_1,
      DOC => RAM_reg_640_703_6_8_n_2,
      DOD => NLW_RAM_reg_640_703_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_640_703_9_11_n_0,
      DOB => RAM_reg_640_703_9_11_n_1,
      DOC => RAM_reg_640_703_9_11_n_2,
      DOD => NLW_RAM_reg_640_703_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_64_127_0_2_n_0,
      DOB => RAM_reg_64_127_0_2_n_1,
      DOC => RAM_reg_64_127_0_2_n_2,
      DOD => NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_64_127_12_14_n_0,
      DOB => RAM_reg_64_127_12_14_n_1,
      DOC => RAM_reg_64_127_12_14_n_2,
      DOD => NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_64_127_15_17_n_0,
      DOB => RAM_reg_64_127_15_17_n_1,
      DOC => RAM_reg_64_127_15_17_n_2,
      DOD => NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_64_127_18_20_n_0,
      DOB => RAM_reg_64_127_18_20_n_1,
      DOC => RAM_reg_64_127_18_20_n_2,
      DOD => NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_64_127_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_64_127_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_64_127_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_64_127_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_64_127_3_5_n_0,
      DOB => RAM_reg_64_127_3_5_n_1,
      DOC => RAM_reg_64_127_3_5_n_2,
      DOD => NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_64_127_6_8_n_0,
      DOB => RAM_reg_64_127_6_8_n_1,
      DOC => RAM_reg_64_127_6_8_n_2,
      DOD => NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_64_127_9_11_n_0,
      DOB => RAM_reg_64_127_9_11_n_1,
      DOC => RAM_reg_64_127_9_11_n_2,
      DOD => NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_704_767_0_2_n_0,
      DOB => RAM_reg_704_767_0_2_n_1,
      DOC => RAM_reg_704_767_0_2_n_2,
      DOD => NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_704_767_12_14_n_0,
      DOB => RAM_reg_704_767_12_14_n_1,
      DOC => RAM_reg_704_767_12_14_n_2,
      DOD => NLW_RAM_reg_704_767_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_704_767_15_17_n_0,
      DOB => RAM_reg_704_767_15_17_n_1,
      DOC => RAM_reg_704_767_15_17_n_2,
      DOD => NLW_RAM_reg_704_767_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_704_767_18_20_n_0,
      DOB => RAM_reg_704_767_18_20_n_1,
      DOC => RAM_reg_704_767_18_20_n_2,
      DOD => NLW_RAM_reg_704_767_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_704_767_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_704_767_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_704_767_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_704_767_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_704_767_3_5_n_0,
      DOB => RAM_reg_704_767_3_5_n_1,
      DOC => RAM_reg_704_767_3_5_n_2,
      DOD => NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_704_767_6_8_n_0,
      DOB => RAM_reg_704_767_6_8_n_1,
      DOC => RAM_reg_704_767_6_8_n_2,
      DOD => NLW_RAM_reg_704_767_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_704_767_9_11_n_0,
      DOB => RAM_reg_704_767_9_11_n_1,
      DOC => RAM_reg_704_767_9_11_n_2,
      DOD => NLW_RAM_reg_704_767_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_768_831_0_2_n_0,
      DOB => RAM_reg_768_831_0_2_n_1,
      DOC => RAM_reg_768_831_0_2_n_2,
      DOD => NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_768_831_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_768_831_12_14_n_0,
      DOB => RAM_reg_768_831_12_14_n_1,
      DOC => RAM_reg_768_831_12_14_n_2,
      DOD => NLW_RAM_reg_768_831_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_768_831_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_768_831_15_17_n_0,
      DOB => RAM_reg_768_831_15_17_n_1,
      DOC => RAM_reg_768_831_15_17_n_2,
      DOD => NLW_RAM_reg_768_831_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_768_831_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_768_831_18_20_n_0,
      DOB => RAM_reg_768_831_18_20_n_1,
      DOC => RAM_reg_768_831_18_20_n_2,
      DOD => NLW_RAM_reg_768_831_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_768_831_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_768_831_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_768_831_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_768_831_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_768_831_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_768_831_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_768_831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_768_831_3_5_n_0,
      DOB => RAM_reg_768_831_3_5_n_1,
      DOC => RAM_reg_768_831_3_5_n_2,
      DOD => NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_768_831_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_768_831_6_8_n_0,
      DOB => RAM_reg_768_831_6_8_n_1,
      DOC => RAM_reg_768_831_6_8_n_2,
      DOD => NLW_RAM_reg_768_831_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_768_831_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_768_831_9_11_n_0,
      DOB => RAM_reg_768_831_9_11_n_1,
      DOC => RAM_reg_768_831_9_11_n_2,
      DOD => NLW_RAM_reg_768_831_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_832_895_0_2_n_0,
      DOB => RAM_reg_832_895_0_2_n_1,
      DOC => RAM_reg_832_895_0_2_n_2,
      DOD => NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_832_895_12_14_n_0,
      DOB => RAM_reg_832_895_12_14_n_1,
      DOC => RAM_reg_832_895_12_14_n_2,
      DOD => NLW_RAM_reg_832_895_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_832_895_15_17_n_0,
      DOB => RAM_reg_832_895_15_17_n_1,
      DOC => RAM_reg_832_895_15_17_n_2,
      DOD => NLW_RAM_reg_832_895_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_832_895_18_20_n_0,
      DOB => RAM_reg_832_895_18_20_n_1,
      DOC => RAM_reg_832_895_18_20_n_2,
      DOD => NLW_RAM_reg_832_895_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_832_895_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_832_895_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_832_895_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_832_895_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_832_895_3_5_n_0,
      DOB => RAM_reg_832_895_3_5_n_1,
      DOC => RAM_reg_832_895_3_5_n_2,
      DOD => NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_832_895_6_8_n_0,
      DOB => RAM_reg_832_895_6_8_n_1,
      DOC => RAM_reg_832_895_6_8_n_2,
      DOD => NLW_RAM_reg_832_895_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_832_895_9_11_n_0,
      DOB => RAM_reg_832_895_9_11_n_1,
      DOC => RAM_reg_832_895_9_11_n_2,
      DOD => NLW_RAM_reg_832_895_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_896_959_0_2_n_0,
      DOB => RAM_reg_896_959_0_2_n_1,
      DOC => RAM_reg_896_959_0_2_n_2,
      DOD => NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_896_959_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_896_959_12_14_n_0,
      DOB => RAM_reg_896_959_12_14_n_1,
      DOC => RAM_reg_896_959_12_14_n_2,
      DOD => NLW_RAM_reg_896_959_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_896_959_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_896_959_15_17_n_0,
      DOB => RAM_reg_896_959_15_17_n_1,
      DOC => RAM_reg_896_959_15_17_n_2,
      DOD => NLW_RAM_reg_896_959_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_896_959_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_896_959_18_20_n_0,
      DOB => RAM_reg_896_959_18_20_n_1,
      DOC => RAM_reg_896_959_18_20_n_2,
      DOD => NLW_RAM_reg_896_959_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_896_959_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_896_959_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_896_959_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_896_959_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_896_959_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_896_959_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_896_959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_896_959_3_5_n_0,
      DOB => RAM_reg_896_959_3_5_n_1,
      DOC => RAM_reg_896_959_3_5_n_2,
      DOD => NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_896_959_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_896_959_6_8_n_0,
      DOB => RAM_reg_896_959_6_8_n_1,
      DOC => RAM_reg_896_959_6_8_n_2,
      DOD => NLW_RAM_reg_896_959_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_896_959_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_896_959_9_11_n_0,
      DOB => RAM_reg_896_959_9_11_n_1,
      DOC => RAM_reg_896_959_9_11_n_2,
      DOD => NLW_RAM_reg_896_959_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_960_1023_0_2_n_0,
      DOB => RAM_reg_960_1023_0_2_n_1,
      DOC => RAM_reg_960_1023_0_2_n_2,
      DOD => NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_960_1023_12_14_n_0,
      DOB => RAM_reg_960_1023_12_14_n_1,
      DOC => RAM_reg_960_1023_12_14_n_2,
      DOD => NLW_RAM_reg_960_1023_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_960_1023_15_17_n_0,
      DOB => RAM_reg_960_1023_15_17_n_1,
      DOC => RAM_reg_960_1023_15_17_n_2,
      DOD => NLW_RAM_reg_960_1023_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_960_1023_18_20_n_0,
      DOB => RAM_reg_960_1023_18_20_n_1,
      DOC => RAM_reg_960_1023_18_20_n_2,
      DOD => NLW_RAM_reg_960_1023_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_960_1023_21_21_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_960_1023_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_960_1023_22_22_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_960_1023_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_960_1023_3_5_n_0,
      DOB => RAM_reg_960_1023_3_5_n_1,
      DOC => RAM_reg_960_1023_3_5_n_2,
      DOD => NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_960_1023_6_8_n_0,
      DOB => RAM_reg_960_1023_6_8_n_1,
      DOC => RAM_reg_960_1023_6_8_n_2,
      DOD => NLW_RAM_reg_960_1023_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_960_1023_9_11_n_0,
      DOB => RAM_reg_960_1023_9_11_n_1,
      DOC => RAM_reg_960_1023_9_11_n_2,
      DOD => NLW_RAM_reg_960_1023_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
\gpr1.dout_i[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_0,
      I1 => RAM_reg_128_191_0_2_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_0_2_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_0_2_n_0,
      O => \gpr1.dout_i[0]_i_4_n_0\
    );
\gpr1.dout_i[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_0,
      I1 => RAM_reg_384_447_0_2_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_0_2_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_0_2_n_0,
      O => \gpr1.dout_i[0]_i_5_n_0\
    );
\gpr1.dout_i[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_0,
      I1 => RAM_reg_640_703_0_2_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_0_2_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_0_2_n_0,
      O => \gpr1.dout_i[0]_i_6_n_0\
    );
\gpr1.dout_i[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_0,
      I1 => RAM_reg_896_959_0_2_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_0_2_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_0_2_n_0,
      O => \gpr1.dout_i[0]_i_7_n_0\
    );
\gpr1.dout_i[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_1,
      I1 => RAM_reg_128_191_9_11_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_9_11_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_9_11_n_1,
      O => \gpr1.dout_i[10]_i_4_n_0\
    );
\gpr1.dout_i[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_9_11_n_1,
      I1 => RAM_reg_384_447_9_11_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_9_11_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_9_11_n_1,
      O => \gpr1.dout_i[10]_i_5_n_0\
    );
\gpr1.dout_i[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_9_11_n_1,
      I1 => RAM_reg_640_703_9_11_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_9_11_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_9_11_n_1,
      O => \gpr1.dout_i[10]_i_6_n_0\
    );
\gpr1.dout_i[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_9_11_n_1,
      I1 => RAM_reg_896_959_9_11_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_9_11_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_9_11_n_1,
      O => \gpr1.dout_i[10]_i_7_n_0\
    );
\gpr1.dout_i[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_2,
      I1 => RAM_reg_128_191_9_11_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_9_11_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_9_11_n_2,
      O => \gpr1.dout_i[11]_i_4_n_0\
    );
\gpr1.dout_i[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_9_11_n_2,
      I1 => RAM_reg_384_447_9_11_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_9_11_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_9_11_n_2,
      O => \gpr1.dout_i[11]_i_5_n_0\
    );
\gpr1.dout_i[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_9_11_n_2,
      I1 => RAM_reg_640_703_9_11_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_9_11_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_9_11_n_2,
      O => \gpr1.dout_i[11]_i_6_n_0\
    );
\gpr1.dout_i[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_9_11_n_2,
      I1 => RAM_reg_896_959_9_11_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_9_11_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_9_11_n_2,
      O => \gpr1.dout_i[11]_i_7_n_0\
    );
\gpr1.dout_i[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_0,
      I1 => RAM_reg_128_191_12_14_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_12_14_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_12_14_n_0,
      O => \gpr1.dout_i[12]_i_4_n_0\
    );
\gpr1.dout_i[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_12_14_n_0,
      I1 => RAM_reg_384_447_12_14_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_12_14_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_12_14_n_0,
      O => \gpr1.dout_i[12]_i_5_n_0\
    );
\gpr1.dout_i[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_12_14_n_0,
      I1 => RAM_reg_640_703_12_14_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_12_14_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_12_14_n_0,
      O => \gpr1.dout_i[12]_i_6_n_0\
    );
\gpr1.dout_i[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_12_14_n_0,
      I1 => RAM_reg_896_959_12_14_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_12_14_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_12_14_n_0,
      O => \gpr1.dout_i[12]_i_7_n_0\
    );
\gpr1.dout_i[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_1,
      I1 => RAM_reg_128_191_12_14_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_12_14_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_12_14_n_1,
      O => \gpr1.dout_i[13]_i_4_n_0\
    );
\gpr1.dout_i[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_12_14_n_1,
      I1 => RAM_reg_384_447_12_14_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_12_14_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_12_14_n_1,
      O => \gpr1.dout_i[13]_i_5_n_0\
    );
\gpr1.dout_i[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_12_14_n_1,
      I1 => RAM_reg_640_703_12_14_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_12_14_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_12_14_n_1,
      O => \gpr1.dout_i[13]_i_6_n_0\
    );
\gpr1.dout_i[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_12_14_n_1,
      I1 => RAM_reg_896_959_12_14_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_12_14_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_12_14_n_1,
      O => \gpr1.dout_i[13]_i_7_n_0\
    );
\gpr1.dout_i[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_2,
      I1 => RAM_reg_128_191_12_14_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_12_14_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_12_14_n_2,
      O => \gpr1.dout_i[14]_i_4_n_0\
    );
\gpr1.dout_i[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_12_14_n_2,
      I1 => RAM_reg_384_447_12_14_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_12_14_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_12_14_n_2,
      O => \gpr1.dout_i[14]_i_5_n_0\
    );
\gpr1.dout_i[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_12_14_n_2,
      I1 => RAM_reg_640_703_12_14_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_12_14_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_12_14_n_2,
      O => \gpr1.dout_i[14]_i_6_n_0\
    );
\gpr1.dout_i[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_12_14_n_2,
      I1 => RAM_reg_896_959_12_14_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_12_14_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_12_14_n_2,
      O => \gpr1.dout_i[14]_i_7_n_0\
    );
\gpr1.dout_i[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_15_17_n_0,
      I1 => RAM_reg_128_191_15_17_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_15_17_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_15_17_n_0,
      O => \gpr1.dout_i[15]_i_4_n_0\
    );
\gpr1.dout_i[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_15_17_n_0,
      I1 => RAM_reg_384_447_15_17_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_15_17_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_15_17_n_0,
      O => \gpr1.dout_i[15]_i_5_n_0\
    );
\gpr1.dout_i[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_15_17_n_0,
      I1 => RAM_reg_640_703_15_17_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_15_17_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_15_17_n_0,
      O => \gpr1.dout_i[15]_i_6_n_0\
    );
\gpr1.dout_i[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_15_17_n_0,
      I1 => RAM_reg_896_959_15_17_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_15_17_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_15_17_n_0,
      O => \gpr1.dout_i[15]_i_7_n_0\
    );
\gpr1.dout_i[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_15_17_n_1,
      I1 => RAM_reg_128_191_15_17_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_15_17_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_15_17_n_1,
      O => \gpr1.dout_i[16]_i_4_n_0\
    );
\gpr1.dout_i[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_15_17_n_1,
      I1 => RAM_reg_384_447_15_17_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_15_17_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_15_17_n_1,
      O => \gpr1.dout_i[16]_i_5_n_0\
    );
\gpr1.dout_i[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_15_17_n_1,
      I1 => RAM_reg_640_703_15_17_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_15_17_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_15_17_n_1,
      O => \gpr1.dout_i[16]_i_6_n_0\
    );
\gpr1.dout_i[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_15_17_n_1,
      I1 => RAM_reg_896_959_15_17_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_15_17_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_15_17_n_1,
      O => \gpr1.dout_i[16]_i_7_n_0\
    );
\gpr1.dout_i[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_15_17_n_2,
      I1 => RAM_reg_128_191_15_17_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_15_17_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_15_17_n_2,
      O => \gpr1.dout_i[17]_i_4_n_0\
    );
\gpr1.dout_i[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_15_17_n_2,
      I1 => RAM_reg_384_447_15_17_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_15_17_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_15_17_n_2,
      O => \gpr1.dout_i[17]_i_5_n_0\
    );
\gpr1.dout_i[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_15_17_n_2,
      I1 => RAM_reg_640_703_15_17_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_15_17_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_15_17_n_2,
      O => \gpr1.dout_i[17]_i_6_n_0\
    );
\gpr1.dout_i[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_15_17_n_2,
      I1 => RAM_reg_896_959_15_17_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_15_17_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_15_17_n_2,
      O => \gpr1.dout_i[17]_i_7_n_0\
    );
\gpr1.dout_i[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_18_20_n_0,
      I1 => RAM_reg_128_191_18_20_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_18_20_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_18_20_n_0,
      O => \gpr1.dout_i[18]_i_4_n_0\
    );
\gpr1.dout_i[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_18_20_n_0,
      I1 => RAM_reg_384_447_18_20_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_18_20_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_18_20_n_0,
      O => \gpr1.dout_i[18]_i_5_n_0\
    );
\gpr1.dout_i[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_18_20_n_0,
      I1 => RAM_reg_640_703_18_20_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_18_20_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_18_20_n_0,
      O => \gpr1.dout_i[18]_i_6_n_0\
    );
\gpr1.dout_i[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_18_20_n_0,
      I1 => RAM_reg_896_959_18_20_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_18_20_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_18_20_n_0,
      O => \gpr1.dout_i[18]_i_7_n_0\
    );
\gpr1.dout_i[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_18_20_n_1,
      I1 => RAM_reg_128_191_18_20_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_18_20_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_18_20_n_1,
      O => \gpr1.dout_i[19]_i_4_n_0\
    );
\gpr1.dout_i[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_18_20_n_1,
      I1 => RAM_reg_384_447_18_20_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_18_20_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_18_20_n_1,
      O => \gpr1.dout_i[19]_i_5_n_0\
    );
\gpr1.dout_i[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_18_20_n_1,
      I1 => RAM_reg_640_703_18_20_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_18_20_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_18_20_n_1,
      O => \gpr1.dout_i[19]_i_6_n_0\
    );
\gpr1.dout_i[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_18_20_n_1,
      I1 => RAM_reg_896_959_18_20_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_18_20_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_18_20_n_1,
      O => \gpr1.dout_i[19]_i_7_n_0\
    );
\gpr1.dout_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_1,
      I1 => RAM_reg_128_191_0_2_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_0_2_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_0_2_n_1,
      O => \gpr1.dout_i[1]_i_4_n_0\
    );
\gpr1.dout_i[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_1,
      I1 => RAM_reg_384_447_0_2_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_0_2_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_0_2_n_1,
      O => \gpr1.dout_i[1]_i_5_n_0\
    );
\gpr1.dout_i[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_1,
      I1 => RAM_reg_640_703_0_2_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_0_2_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_0_2_n_1,
      O => \gpr1.dout_i[1]_i_6_n_0\
    );
\gpr1.dout_i[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_1,
      I1 => RAM_reg_896_959_0_2_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_0_2_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_0_2_n_1,
      O => \gpr1.dout_i[1]_i_7_n_0\
    );
\gpr1.dout_i[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_18_20_n_2,
      I1 => RAM_reg_128_191_18_20_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_18_20_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_18_20_n_2,
      O => \gpr1.dout_i[20]_i_4_n_0\
    );
\gpr1.dout_i[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_18_20_n_2,
      I1 => RAM_reg_384_447_18_20_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_18_20_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_18_20_n_2,
      O => \gpr1.dout_i[20]_i_5_n_0\
    );
\gpr1.dout_i[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_18_20_n_2,
      I1 => RAM_reg_640_703_18_20_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_18_20_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_18_20_n_2,
      O => \gpr1.dout_i[20]_i_6_n_0\
    );
\gpr1.dout_i[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_18_20_n_2,
      I1 => RAM_reg_896_959_18_20_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_18_20_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_18_20_n_2,
      O => \gpr1.dout_i[20]_i_7_n_0\
    );
\gpr1.dout_i[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_21_21_n_0,
      I1 => RAM_reg_128_191_21_21_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_21_21_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_21_21_n_0,
      O => \gpr1.dout_i[21]_i_4_n_0\
    );
\gpr1.dout_i[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_21_21_n_0,
      I1 => RAM_reg_384_447_21_21_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_21_21_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_21_21_n_0,
      O => \gpr1.dout_i[21]_i_5_n_0\
    );
\gpr1.dout_i[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_21_21_n_0,
      I1 => RAM_reg_640_703_21_21_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_21_21_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_21_21_n_0,
      O => \gpr1.dout_i[21]_i_6_n_0\
    );
\gpr1.dout_i[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_21_21_n_0,
      I1 => RAM_reg_896_959_21_21_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_21_21_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_21_21_n_0,
      O => \gpr1.dout_i[21]_i_7_n_0\
    );
\gpr1.dout_i[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_22_22_n_0,
      I1 => RAM_reg_128_191_22_22_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_22_22_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_22_22_n_0,
      O => \gpr1.dout_i[22]_i_5_n_0\
    );
\gpr1.dout_i[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_22_22_n_0,
      I1 => RAM_reg_384_447_22_22_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_22_22_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_22_22_n_0,
      O => \gpr1.dout_i[22]_i_6_n_0\
    );
\gpr1.dout_i[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_22_22_n_0,
      I1 => RAM_reg_640_703_22_22_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_22_22_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_22_22_n_0,
      O => \gpr1.dout_i[22]_i_7_n_0\
    );
\gpr1.dout_i[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_22_22_n_0,
      I1 => RAM_reg_896_959_22_22_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_22_22_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_22_22_n_0,
      O => \gpr1.dout_i[22]_i_8_n_0\
    );
\gpr1.dout_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_2,
      I1 => RAM_reg_128_191_0_2_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_0_2_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_0_2_n_2,
      O => \gpr1.dout_i[2]_i_4_n_0\
    );
\gpr1.dout_i[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_2,
      I1 => RAM_reg_384_447_0_2_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_0_2_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_0_2_n_2,
      O => \gpr1.dout_i[2]_i_5_n_0\
    );
\gpr1.dout_i[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_2,
      I1 => RAM_reg_640_703_0_2_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_0_2_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_0_2_n_2,
      O => \gpr1.dout_i[2]_i_6_n_0\
    );
\gpr1.dout_i[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_2,
      I1 => RAM_reg_896_959_0_2_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_0_2_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_0_2_n_2,
      O => \gpr1.dout_i[2]_i_7_n_0\
    );
\gpr1.dout_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_0,
      I1 => RAM_reg_128_191_3_5_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_3_5_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_3_5_n_0,
      O => \gpr1.dout_i[3]_i_4_n_0\
    );
\gpr1.dout_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_0,
      I1 => RAM_reg_384_447_3_5_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_3_5_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_3_5_n_0,
      O => \gpr1.dout_i[3]_i_5_n_0\
    );
\gpr1.dout_i[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_0,
      I1 => RAM_reg_640_703_3_5_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_3_5_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_3_5_n_0,
      O => \gpr1.dout_i[3]_i_6_n_0\
    );
\gpr1.dout_i[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_0,
      I1 => RAM_reg_896_959_3_5_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_3_5_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_3_5_n_0,
      O => \gpr1.dout_i[3]_i_7_n_0\
    );
\gpr1.dout_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_1,
      I1 => RAM_reg_128_191_3_5_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_3_5_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_3_5_n_1,
      O => \gpr1.dout_i[4]_i_4_n_0\
    );
\gpr1.dout_i[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_1,
      I1 => RAM_reg_384_447_3_5_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_3_5_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_3_5_n_1,
      O => \gpr1.dout_i[4]_i_5_n_0\
    );
\gpr1.dout_i[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_1,
      I1 => RAM_reg_640_703_3_5_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_3_5_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_3_5_n_1,
      O => \gpr1.dout_i[4]_i_6_n_0\
    );
\gpr1.dout_i[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_1,
      I1 => RAM_reg_896_959_3_5_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_3_5_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_3_5_n_1,
      O => \gpr1.dout_i[4]_i_7_n_0\
    );
\gpr1.dout_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_2,
      I1 => RAM_reg_128_191_3_5_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_3_5_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_3_5_n_2,
      O => \gpr1.dout_i[5]_i_4_n_0\
    );
\gpr1.dout_i[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_2,
      I1 => RAM_reg_384_447_3_5_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_3_5_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_3_5_n_2,
      O => \gpr1.dout_i[5]_i_5_n_0\
    );
\gpr1.dout_i[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_2,
      I1 => RAM_reg_640_703_3_5_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_3_5_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_3_5_n_2,
      O => \gpr1.dout_i[5]_i_6_n_0\
    );
\gpr1.dout_i[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_2,
      I1 => RAM_reg_896_959_3_5_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_3_5_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_3_5_n_2,
      O => \gpr1.dout_i[5]_i_7_n_0\
    );
\gpr1.dout_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_0,
      I1 => RAM_reg_128_191_6_8_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_6_8_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_6_8_n_0,
      O => \gpr1.dout_i[6]_i_4_n_0\
    );
\gpr1.dout_i[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_6_8_n_0,
      I1 => RAM_reg_384_447_6_8_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_6_8_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_6_8_n_0,
      O => \gpr1.dout_i[6]_i_5_n_0\
    );
\gpr1.dout_i[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_6_8_n_0,
      I1 => RAM_reg_640_703_6_8_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_6_8_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_6_8_n_0,
      O => \gpr1.dout_i[6]_i_6_n_0\
    );
\gpr1.dout_i[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_6_8_n_0,
      I1 => RAM_reg_896_959_6_8_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_6_8_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_6_8_n_0,
      O => \gpr1.dout_i[6]_i_7_n_0\
    );
\gpr1.dout_i[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_1,
      I1 => RAM_reg_128_191_6_8_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_6_8_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_6_8_n_1,
      O => \gpr1.dout_i[7]_i_4_n_0\
    );
\gpr1.dout_i[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_6_8_n_1,
      I1 => RAM_reg_384_447_6_8_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_6_8_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_6_8_n_1,
      O => \gpr1.dout_i[7]_i_5_n_0\
    );
\gpr1.dout_i[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_6_8_n_1,
      I1 => RAM_reg_640_703_6_8_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_6_8_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_6_8_n_1,
      O => \gpr1.dout_i[7]_i_6_n_0\
    );
\gpr1.dout_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_6_8_n_1,
      I1 => RAM_reg_896_959_6_8_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_6_8_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_6_8_n_1,
      O => \gpr1.dout_i[7]_i_7_n_0\
    );
\gpr1.dout_i[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_2,
      I1 => RAM_reg_128_191_6_8_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_6_8_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_6_8_n_2,
      O => \gpr1.dout_i[8]_i_4_n_0\
    );
\gpr1.dout_i[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_6_8_n_2,
      I1 => RAM_reg_384_447_6_8_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_6_8_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_6_8_n_2,
      O => \gpr1.dout_i[8]_i_5_n_0\
    );
\gpr1.dout_i[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_6_8_n_2,
      I1 => RAM_reg_640_703_6_8_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_6_8_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_6_8_n_2,
      O => \gpr1.dout_i[8]_i_6_n_0\
    );
\gpr1.dout_i[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_6_8_n_2,
      I1 => RAM_reg_896_959_6_8_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_6_8_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_6_8_n_2,
      O => \gpr1.dout_i[8]_i_7_n_0\
    );
\gpr1.dout_i[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_0,
      I1 => RAM_reg_128_191_9_11_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_9_11_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_9_11_n_0,
      O => \gpr1.dout_i[9]_i_4_n_0\
    );
\gpr1.dout_i[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_9_11_n_0,
      I1 => RAM_reg_384_447_9_11_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_9_11_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_9_11_n_0,
      O => \gpr1.dout_i[9]_i_5_n_0\
    );
\gpr1.dout_i[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_9_11_n_0,
      I1 => RAM_reg_640_703_9_11_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_9_11_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_9_11_n_0,
      O => \gpr1.dout_i[9]_i_6_n_0\
    );
\gpr1.dout_i[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_9_11_n_0,
      I1 => RAM_reg_896_959_9_11_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_9_11_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_9_11_n_0,
      O => \gpr1.dout_i[9]_i_7_n_0\
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[0]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(0),
      R => SR(0)
    );
\gpr1.dout_i_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_3_n_0\,
      O => \gpr1.dout_i_reg[0]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_4_n_0\,
      I1 => \gpr1.dout_i[0]_i_5_n_0\,
      O => \gpr1.dout_i_reg[0]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_6_n_0\,
      I1 => \gpr1.dout_i[0]_i_7_n_0\,
      O => \gpr1.dout_i_reg[0]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[10]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(10),
      R => SR(0)
    );
\gpr1.dout_i_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[10]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_3_n_0\,
      O => \gpr1.dout_i_reg[10]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_4_n_0\,
      I1 => \gpr1.dout_i[10]_i_5_n_0\,
      O => \gpr1.dout_i_reg[10]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_6_n_0\,
      I1 => \gpr1.dout_i[10]_i_7_n_0\,
      O => \gpr1.dout_i_reg[10]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[11]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(11),
      R => SR(0)
    );
\gpr1.dout_i_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[11]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_3_n_0\,
      O => \gpr1.dout_i_reg[11]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_4_n_0\,
      I1 => \gpr1.dout_i[11]_i_5_n_0\,
      O => \gpr1.dout_i_reg[11]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_6_n_0\,
      I1 => \gpr1.dout_i[11]_i_7_n_0\,
      O => \gpr1.dout_i_reg[11]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[12]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(12),
      R => SR(0)
    );
\gpr1.dout_i_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[12]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_3_n_0\,
      O => \gpr1.dout_i_reg[12]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_4_n_0\,
      I1 => \gpr1.dout_i[12]_i_5_n_0\,
      O => \gpr1.dout_i_reg[12]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_6_n_0\,
      I1 => \gpr1.dout_i[12]_i_7_n_0\,
      O => \gpr1.dout_i_reg[12]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[13]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(13),
      R => SR(0)
    );
\gpr1.dout_i_reg[13]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[13]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_3_n_0\,
      O => \gpr1.dout_i_reg[13]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_4_n_0\,
      I1 => \gpr1.dout_i[13]_i_5_n_0\,
      O => \gpr1.dout_i_reg[13]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_6_n_0\,
      I1 => \gpr1.dout_i[13]_i_7_n_0\,
      O => \gpr1.dout_i_reg[13]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[14]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(14),
      R => SR(0)
    );
\gpr1.dout_i_reg[14]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[14]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_3_n_0\,
      O => \gpr1.dout_i_reg[14]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_4_n_0\,
      I1 => \gpr1.dout_i[14]_i_5_n_0\,
      O => \gpr1.dout_i_reg[14]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_6_n_0\,
      I1 => \gpr1.dout_i[14]_i_7_n_0\,
      O => \gpr1.dout_i_reg[14]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[15]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(15),
      R => SR(0)
    );
\gpr1.dout_i_reg[15]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[15]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_3_n_0\,
      O => \gpr1.dout_i_reg[15]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_4_n_0\,
      I1 => \gpr1.dout_i[15]_i_5_n_0\,
      O => \gpr1.dout_i_reg[15]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_6_n_0\,
      I1 => \gpr1.dout_i[15]_i_7_n_0\,
      O => \gpr1.dout_i_reg[15]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[16]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(16),
      R => SR(0)
    );
\gpr1.dout_i_reg[16]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[16]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[16]_i_3_n_0\,
      O => \gpr1.dout_i_reg[16]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_4_n_0\,
      I1 => \gpr1.dout_i[16]_i_5_n_0\,
      O => \gpr1.dout_i_reg[16]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_6_n_0\,
      I1 => \gpr1.dout_i[16]_i_7_n_0\,
      O => \gpr1.dout_i_reg[16]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[17]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(17),
      R => SR(0)
    );
\gpr1.dout_i_reg[17]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[17]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[17]_i_3_n_0\,
      O => \gpr1.dout_i_reg[17]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_4_n_0\,
      I1 => \gpr1.dout_i[17]_i_5_n_0\,
      O => \gpr1.dout_i_reg[17]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_6_n_0\,
      I1 => \gpr1.dout_i[17]_i_7_n_0\,
      O => \gpr1.dout_i_reg[17]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[18]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(18),
      R => SR(0)
    );
\gpr1.dout_i_reg[18]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[18]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[18]_i_3_n_0\,
      O => \gpr1.dout_i_reg[18]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_4_n_0\,
      I1 => \gpr1.dout_i[18]_i_5_n_0\,
      O => \gpr1.dout_i_reg[18]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_6_n_0\,
      I1 => \gpr1.dout_i[18]_i_7_n_0\,
      O => \gpr1.dout_i_reg[18]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[19]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(19),
      R => SR(0)
    );
\gpr1.dout_i_reg[19]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[19]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[19]_i_3_n_0\,
      O => \gpr1.dout_i_reg[19]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_4_n_0\,
      I1 => \gpr1.dout_i[19]_i_5_n_0\,
      O => \gpr1.dout_i_reg[19]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_6_n_0\,
      I1 => \gpr1.dout_i[19]_i_7_n_0\,
      O => \gpr1.dout_i_reg[19]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[1]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(1),
      R => SR(0)
    );
\gpr1.dout_i_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_3_n_0\,
      O => \gpr1.dout_i_reg[1]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_4_n_0\,
      I1 => \gpr1.dout_i[1]_i_5_n_0\,
      O => \gpr1.dout_i_reg[1]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_6_n_0\,
      I1 => \gpr1.dout_i[1]_i_7_n_0\,
      O => \gpr1.dout_i_reg[1]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[20]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(20),
      R => SR(0)
    );
\gpr1.dout_i_reg[20]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[20]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[20]_i_3_n_0\,
      O => \gpr1.dout_i_reg[20]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_4_n_0\,
      I1 => \gpr1.dout_i[20]_i_5_n_0\,
      O => \gpr1.dout_i_reg[20]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_6_n_0\,
      I1 => \gpr1.dout_i[20]_i_7_n_0\,
      O => \gpr1.dout_i_reg[20]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[21]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(21),
      R => SR(0)
    );
\gpr1.dout_i_reg[21]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[21]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[21]_i_3_n_0\,
      O => \gpr1.dout_i_reg[21]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_4_n_0\,
      I1 => \gpr1.dout_i[21]_i_5_n_0\,
      O => \gpr1.dout_i_reg[21]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_6_n_0\,
      I1 => \gpr1.dout_i[21]_i_7_n_0\,
      O => \gpr1.dout_i_reg[21]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[22]_i_2_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(22),
      R => SR(0)
    );
\gpr1.dout_i_reg[22]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[22]_i_3_n_0\,
      I1 => \gpr1.dout_i_reg[22]_i_4_n_0\,
      O => \gpr1.dout_i_reg[22]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[22]_i_5_n_0\,
      I1 => \gpr1.dout_i[22]_i_6_n_0\,
      O => \gpr1.dout_i_reg[22]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[22]_i_7_n_0\,
      I1 => \gpr1.dout_i[22]_i_8_n_0\,
      O => \gpr1.dout_i_reg[22]_i_4_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[2]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(2),
      R => SR(0)
    );
\gpr1.dout_i_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_3_n_0\,
      O => \gpr1.dout_i_reg[2]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_4_n_0\,
      I1 => \gpr1.dout_i[2]_i_5_n_0\,
      O => \gpr1.dout_i_reg[2]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_6_n_0\,
      I1 => \gpr1.dout_i[2]_i_7_n_0\,
      O => \gpr1.dout_i_reg[2]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[3]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(3),
      R => SR(0)
    );
\gpr1.dout_i_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_3_n_0\,
      O => \gpr1.dout_i_reg[3]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_4_n_0\,
      I1 => \gpr1.dout_i[3]_i_5_n_0\,
      O => \gpr1.dout_i_reg[3]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_6_n_0\,
      I1 => \gpr1.dout_i[3]_i_7_n_0\,
      O => \gpr1.dout_i_reg[3]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[4]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(4),
      R => SR(0)
    );
\gpr1.dout_i_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_3_n_0\,
      O => \gpr1.dout_i_reg[4]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_4_n_0\,
      I1 => \gpr1.dout_i[4]_i_5_n_0\,
      O => \gpr1.dout_i_reg[4]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_6_n_0\,
      I1 => \gpr1.dout_i[4]_i_7_n_0\,
      O => \gpr1.dout_i_reg[4]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[5]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(5),
      R => SR(0)
    );
\gpr1.dout_i_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_3_n_0\,
      O => \gpr1.dout_i_reg[5]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_4_n_0\,
      I1 => \gpr1.dout_i[5]_i_5_n_0\,
      O => \gpr1.dout_i_reg[5]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_6_n_0\,
      I1 => \gpr1.dout_i[5]_i_7_n_0\,
      O => \gpr1.dout_i_reg[5]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[6]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(6),
      R => SR(0)
    );
\gpr1.dout_i_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_3_n_0\,
      O => \gpr1.dout_i_reg[6]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_4_n_0\,
      I1 => \gpr1.dout_i[6]_i_5_n_0\,
      O => \gpr1.dout_i_reg[6]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_6_n_0\,
      I1 => \gpr1.dout_i[6]_i_7_n_0\,
      O => \gpr1.dout_i_reg[6]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[7]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(7),
      R => SR(0)
    );
\gpr1.dout_i_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_3_n_0\,
      O => \gpr1.dout_i_reg[7]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_4_n_0\,
      I1 => \gpr1.dout_i[7]_i_5_n_0\,
      O => \gpr1.dout_i_reg[7]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_6_n_0\,
      I1 => \gpr1.dout_i[7]_i_7_n_0\,
      O => \gpr1.dout_i_reg[7]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[8]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(8),
      R => SR(0)
    );
\gpr1.dout_i_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[8]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_3_n_0\,
      O => \gpr1.dout_i_reg[8]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_4_n_0\,
      I1 => \gpr1.dout_i[8]_i_5_n_0\,
      O => \gpr1.dout_i_reg[8]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_6_n_0\,
      I1 => \gpr1.dout_i[8]_i_7_n_0\,
      O => \gpr1.dout_i_reg[8]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[9]_i_1_n_0\,
      Q => \goreg_dm.dout_i_reg[22]\(9),
      R => SR(0)
    );
\gpr1.dout_i_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[9]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_3_n_0\,
      O => \gpr1.dout_i_reg[9]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_4_n_0\,
      I1 => \gpr1.dout_i[9]_i_5_n_0\,
      O => \gpr1.dout_i_reg[9]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_6_n_0\,
      I1 => \gpr1.dout_i[9]_i_7_n_0\,
      O => \gpr1.dout_i_reg[9]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_bin_cntr is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpr1.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRC : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[22]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_5\ : out STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_bin_cntr : entity is "fifo_generator_v13_1_0_rd_bin_cntr";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_bin_cntr;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_bin_cntr is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gc1.count[9]_i_2_n_0\ : STD_LOGIC;
  signal \^gc1.count_d2_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gc1.count[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gc1.count[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gc1.count[8]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gc1.count[9]_i_1\ : label is "soft_lutpair16";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__0\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__0\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__0\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__0\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__0\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__0\ : label is "gc1.count_d2_reg[5]";
begin
  SR(0) <= \^sr\(0);
  \gc1.count_d2_reg[9]_0\(9 downto 0) <= \^gc1.count_d2_reg[9]_0\(9 downto 0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      O => plusOp(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => plusOp(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(2),
      O => plusOp(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus2(1),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(2),
      I3 => rd_pntr_plus2(3),
      O => plusOp(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(3),
      I4 => rd_pntr_plus2(4),
      O => plusOp(4)
    );
\gc1.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(2),
      I4 => rd_pntr_plus2(4),
      I5 => rd_pntr_plus2(5),
      O => plusOp(5)
    );
\gc1.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc1.count[9]_i_2_n_0\,
      I1 => rd_pntr_plus2(6),
      O => plusOp(6)
    );
\gc1.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc1.count[9]_i_2_n_0\,
      I1 => rd_pntr_plus2(6),
      I2 => rd_pntr_plus2(7),
      O => plusOp(7)
    );
\gc1.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus2(6),
      I1 => \gc1.count[9]_i_2_n_0\,
      I2 => rd_pntr_plus2(7),
      I3 => rd_pntr_plus2(8),
      O => plusOp(8)
    );
\gc1.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus2(7),
      I1 => \gc1.count[9]_i_2_n_0\,
      I2 => rd_pntr_plus2(6),
      I3 => rd_pntr_plus2(8),
      I4 => rd_pntr_plus2(9),
      O => plusOp(9)
    );
\gc1.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus2(5),
      I1 => rd_pntr_plus2(3),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(2),
      I5 => rd_pntr_plus2(4),
      O => \gc1.count[9]_i_2_n_0\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      Q => \^gc1.count_d2_reg[9]_0\(0),
      S => \^sr\(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(1),
      Q => \^gc1.count_d2_reg[9]_0\(1),
      R => \^sr\(0)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(2),
      Q => \^gc1.count_d2_reg[9]_0\(2),
      R => \^sr\(0)
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(3),
      Q => \^gc1.count_d2_reg[9]_0\(3),
      R => \^sr\(0)
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(4),
      Q => \^gc1.count_d2_reg[9]_0\(4),
      R => \^sr\(0)
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(5),
      Q => \^gc1.count_d2_reg[9]_0\(5),
      R => \^sr\(0)
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(6),
      Q => \^gc1.count_d2_reg[9]_0\(6),
      R => \^sr\(0)
    );
\gc1.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(7),
      Q => \^gc1.count_d2_reg[9]_0\(7),
      R => \^sr\(0)
    );
\gc1.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(8),
      Q => \^gc1.count_d2_reg[9]_0\(8),
      R => \^sr\(0)
    );
\gc1.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(9),
      Q => \^gc1.count_d2_reg[9]_0\(9),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(0),
      Q => \gpr1.dout_i_reg[22]\(0),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(0),
      Q => ADDRC(0),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(0),
      Q => \gpr1.dout_i_reg[22]_5\,
      R => \^sr\(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(1),
      Q => \gpr1.dout_i_reg[22]\(1),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(1),
      Q => ADDRC(1),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(1),
      Q => \gpr1.dout_i_reg[22]_4\,
      R => \^sr\(0)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(2),
      Q => \gpr1.dout_i_reg[22]\(2),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(2),
      Q => ADDRC(2),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(2),
      Q => \gpr1.dout_i_reg[22]_3\,
      R => \^sr\(0)
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(3),
      Q => \gpr1.dout_i_reg[22]\(3),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(3),
      Q => ADDRC(3),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(3),
      Q => \gpr1.dout_i_reg[22]_2\,
      R => \^sr\(0)
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(4),
      Q => \gpr1.dout_i_reg[22]\(4),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(4),
      Q => ADDRC(4),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(4),
      Q => \gpr1.dout_i_reg[22]_1\,
      R => \^sr\(0)
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(5),
      Q => \gpr1.dout_i_reg[22]\(5),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(5),
      Q => ADDRC(5),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(5),
      Q => \gpr1.dout_i_reg[22]_0\,
      R => \^sr\(0)
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(6),
      Q => \gpr1.dout_i_reg[22]\(6),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(7),
      Q => \gpr1.dout_i_reg[22]\(7),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(8),
      Q => \gpr1.dout_i_reg[22]\(8),
      R => \^sr\(0)
    );
\gc1.count_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gc1.count_d2_reg[9]_0\(9),
      Q => \gpr1.dout_i_reg[22]\(9),
      R => \^sr\(0)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus2(0),
      R => \^sr\(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus2(1),
      S => \^sr\(0)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus2(2),
      R => \^sr\(0)
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus2(3),
      R => \^sr\(0)
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus2(4),
      R => \^sr\(0)
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus2(5),
      R => \^sr\(0)
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus2(6),
      R => \^sr\(0)
    );
\gc1.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus2(7),
      R => \^sr\(0)
    );
\gc1.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => plusOp(8),
      Q => rd_pntr_plus2(8),
      R => \^sr\(0)
    );
\gc1.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => plusOp(9),
      Q => rd_pntr_plus2(9),
      R => \^sr\(0)
    );
s2mm_prmry_reset_out_n_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => sig_str_rst_reg,
      I2 => sig_rx_channel_reset_reg,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_fwft is
  port (
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_reg[12]\ : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \count_reg[11]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \sig_register_array_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_fwft : entity is "fifo_generator_v13_1_0_rd_fwft";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_fwft;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_fwft is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data4 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal empty_fwft_fb_reg_n_0 : STD_LOGIC;
  signal \empty_fwft_i0__5\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^grxd.rx_fg_len_empty_d1_reg\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fwft_fb_i_1__1\ : label is "soft_lutpair14";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc1.count_d1[9]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[22]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gpr1.dout_i[22]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__1\ : label is "soft_lutpair15";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
  \grxd.rx_fg_len_empty_d1_reg\ <= \^grxd.rx_fg_len_empty_d1_reg\;
\empty_fwft_fb_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_reg_n_0,
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => sig_rd_rlen_reg,
      I3 => curr_fwft_state(0),
      O => \empty_fwft_i0__5\
    );
empty_fwft_fb_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \empty_fwft_i0__5\,
      Q => empty_fwft_fb_reg_n_0,
      S => SR(0)
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \empty_fwft_i0__5\,
      Q => \^grxd.rx_fg_len_empty_d1_reg\,
      S => SR(0)
    );
\gc1.count_d1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => sig_rd_rlen_reg,
      I1 => curr_fwft_state(0),
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I3 => p_2_out,
      O => E(0)
    );
\goreg_dm.dout_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => curr_fwft_state(0),
      I2 => sig_rd_rlen_reg,
      O => \goreg_dm.dout_i_reg[22]\(0)
    );
\gpr1.dout_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => curr_fwft_state(0),
      I2 => sig_rd_rlen_reg,
      I3 => p_2_out,
      O => \gpr1.dout_i_reg[22]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => sig_rd_rlen_reg,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => sig_rd_rlen_reg,
      I2 => curr_fwft_state(0),
      I3 => p_2_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_ip2bus_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40004F0040004000"
    )
        port map (
      I0 => sig_rx_channel_reset_reg,
      I1 => \^grxd.rx_fg_len_empty_d1_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I4 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      I5 => \sig_register_array_reg[1][0]\(0),
      O => D(3)
    );
\sig_ip2bus_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A82000000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I1 => \^grxd.rx_fg_len_empty_d1_reg\,
      I2 => Q(2),
      I3 => \count_reg[12]\,
      I4 => sig_rx_channel_reset_reg,
      I5 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      O => D(2)
    );
\sig_ip2bus_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A82000000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I1 => \^grxd.rx_fg_len_empty_d1_reg\,
      I2 => Q(1),
      I3 => \count_reg[11]\,
      I4 => sig_rx_channel_reset_reg,
      I5 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      O => D(1)
    );
\sig_ip2bus_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000A0C0A0C0"
    )
        port map (
      I0 => data4(2),
      I1 => \count_reg[2]\(0),
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I4 => \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0),
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => D(0)
    );
\sig_ip2bus_data[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => \^grxd.rx_fg_len_empty_d1_reg\,
      I1 => Q(0),
      I2 => DI(0),
      I3 => sig_rx_channel_reset_reg,
      O => data4(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_bin_cntr is
  port (
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg_1 : out STD_LOGIC;
    ram_empty_fb_i_reg_2 : out STD_LOGIC;
    ram_empty_fb_i_reg_3 : out STD_LOGIC;
    \gpr1.dout_i_reg[22]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_6\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_7\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_8\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_9\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_10\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_11\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_12\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_13\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_14\ : out STD_LOGIC;
    \gc1.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc1.count_d2_reg[4]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[2]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[3]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[0]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[1]_rep__0\ : in STD_LOGIC;
    \gc1.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_bin_cntr : entity is "fifo_generator_v13_1_0_wr_bin_cntr";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_bin_cntr;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gcc0.gc0.count[9]_i_2_n_0\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal p_12_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[9]_i_1\ : label is "soft_lutpair20";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
RAM_reg_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => rx_len_wr_en,
      I2 => p_11_out(7),
      I3 => p_11_out(6),
      I4 => p_11_out(9),
      I5 => p_11_out(8),
      O => \gpr1.dout_i_reg[22]_1\
    );
RAM_reg_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => rx_len_wr_en,
      I2 => p_11_out(8),
      I3 => p_11_out(6),
      I4 => p_11_out(9),
      I5 => p_11_out(7),
      O => \gpr1.dout_i_reg[22]_3\
    );
RAM_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_11_out(9),
      I1 => p_11_out(7),
      I2 => p_11_out(6),
      I3 => p_11_out(8),
      I4 => ram_full_fb_i_reg,
      I5 => rx_len_wr_en,
      O => \gpr1.dout_i_reg[22]_7\
    );
RAM_reg_256_319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => rx_len_wr_en,
      I2 => p_11_out(7),
      I3 => p_11_out(6),
      I4 => p_11_out(9),
      I5 => p_11_out(8),
      O => \gpr1.dout_i_reg[22]\
    );
RAM_reg_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_11_out(9),
      I1 => p_11_out(8),
      I2 => p_11_out(6),
      I3 => p_11_out(7),
      I4 => ram_full_fb_i_reg,
      I5 => rx_len_wr_en,
      O => \gpr1.dout_i_reg[22]_9\
    );
RAM_reg_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_11_out(9),
      I1 => p_11_out(8),
      I2 => p_11_out(7),
      I3 => p_11_out(6),
      I4 => ram_full_fb_i_reg,
      I5 => rx_len_wr_en,
      O => \gpr1.dout_i_reg[22]_11\
    );
RAM_reg_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => p_11_out(9),
      I1 => p_11_out(7),
      I2 => p_11_out(6),
      I3 => ram_full_fb_i_reg,
      I4 => rx_len_wr_en,
      I5 => p_11_out(8),
      O => \gpr1.dout_i_reg[22]_4\
    );
RAM_reg_512_575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => rx_len_wr_en,
      I2 => p_11_out(7),
      I3 => p_11_out(6),
      I4 => p_11_out(8),
      I5 => p_11_out(9),
      O => \gpr1.dout_i_reg[22]_0\
    );
RAM_reg_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_11_out(8),
      I1 => p_11_out(9),
      I2 => p_11_out(6),
      I3 => p_11_out(7),
      I4 => ram_full_fb_i_reg,
      I5 => rx_len_wr_en,
      O => \gpr1.dout_i_reg[22]_12\
    );
RAM_reg_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_11_out(8),
      I1 => p_11_out(9),
      I2 => p_11_out(7),
      I3 => p_11_out(6),
      I4 => ram_full_fb_i_reg,
      I5 => rx_len_wr_en,
      O => \gpr1.dout_i_reg[22]_13\
    );
RAM_reg_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => rx_len_wr_en,
      I2 => p_11_out(8),
      I3 => p_11_out(7),
      I4 => p_11_out(9),
      I5 => p_11_out(6),
      O => \gpr1.dout_i_reg[22]_2\
    );
RAM_reg_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => p_11_out(8),
      I1 => p_11_out(7),
      I2 => p_11_out(6),
      I3 => ram_full_fb_i_reg,
      I4 => rx_len_wr_en,
      I5 => p_11_out(9),
      O => \gpr1.dout_i_reg[22]_5\
    );
RAM_reg_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_11_out(7),
      I1 => p_11_out(9),
      I2 => p_11_out(8),
      I3 => p_11_out(6),
      I4 => ram_full_fb_i_reg,
      I5 => rx_len_wr_en,
      O => \gpr1.dout_i_reg[22]_14\
    );
RAM_reg_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => p_11_out(7),
      I1 => p_11_out(8),
      I2 => p_11_out(6),
      I3 => ram_full_fb_i_reg,
      I4 => rx_len_wr_en,
      I5 => p_11_out(9),
      O => \gpr1.dout_i_reg[22]_8\
    );
RAM_reg_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => p_11_out(6),
      I1 => p_11_out(8),
      I2 => p_11_out(7),
      I3 => ram_full_fb_i_reg,
      I4 => rx_len_wr_en,
      I5 => p_11_out(9),
      O => \gpr1.dout_i_reg[22]_10\
    );
RAM_reg_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => rx_len_wr_en,
      I2 => p_11_out(7),
      I3 => p_11_out(6),
      I4 => p_11_out(9),
      I5 => p_11_out(8),
      O => \gpr1.dout_i_reg[22]_6\
    );
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      I2 => p_12_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(1),
      I1 => p_12_out(0),
      I2 => p_12_out(2),
      I3 => p_12_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(0),
      I2 => p_12_out(1),
      I3 => p_12_out(3),
      I4 => p_12_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_12_out(3),
      I1 => p_12_out(1),
      I2 => p_12_out(0),
      I3 => p_12_out(2),
      I4 => p_12_out(4),
      I5 => p_12_out(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[9]_i_2_n_0\,
      I1 => p_12_out(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[9]_i_2_n_0\,
      I1 => p_12_out(6),
      I2 => p_12_out(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(6),
      I1 => \gcc0.gc0.count[9]_i_2_n_0\,
      I2 => p_12_out(7),
      I3 => p_12_out(8),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_12_out(7),
      I1 => \gcc0.gc0.count[9]_i_2_n_0\,
      I2 => p_12_out(6),
      I3 => p_12_out(8),
      I4 => p_12_out(9),
      O => \plusOp__0\(9)
    );
\gcc0.gc0.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_12_out(5),
      I1 => p_12_out(3),
      I2 => p_12_out(1),
      I3 => p_12_out(0),
      I4 => p_12_out(2),
      I5 => p_12_out(4),
      O => \gcc0.gc0.count[9]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_12_out(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_12_out(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_12_out(6),
      Q => p_11_out(6),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_12_out(7),
      Q => p_11_out(7),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_12_out(8),
      Q => p_11_out(8),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_12_out(9),
      Q => p_11_out(9),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => p_12_out(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => p_12_out(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => p_12_out(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => p_12_out(7),
      R => SR(0)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => p_12_out(8),
      R => SR(0)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__0\(9),
      Q => p_12_out(9),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc1.count_d2_reg[0]_rep__0\,
      I2 => \^q\(1),
      I3 => \gc1.count_d2_reg[1]_rep__0\,
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc1.count_d2_reg[0]_rep__0\,
      I2 => \^q\(1),
      I3 => \gc1.count_d2_reg[1]_rep__0\,
      O => ram_empty_fb_i_reg
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc1.count_d1_reg[9]\(0),
      I2 => \^q\(1),
      I3 => \gc1.count_d1_reg[9]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(0),
      I1 => \gc1.count_d2_reg[0]_rep__0\,
      I2 => p_12_out(1),
      I3 => \gc1.count_d2_reg[1]_rep__0\,
      O => v1_reg_1(0)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc1.count_d2_reg[2]_rep__0\,
      I2 => \^q\(3),
      I3 => \gc1.count_d2_reg[3]_rep__0\,
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc1.count_d2_reg[2]_rep__0\,
      I2 => \^q\(3),
      I3 => \gc1.count_d2_reg[3]_rep__0\,
      O => ram_empty_fb_i_reg_0
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc1.count_d1_reg[9]\(2),
      I2 => \^q\(3),
      I3 => \gc1.count_d1_reg[9]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(2),
      I1 => \gc1.count_d2_reg[2]_rep__0\,
      I2 => p_12_out(3),
      I3 => \gc1.count_d2_reg[3]_rep__0\,
      O => v1_reg_1(1)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc1.count_d2_reg[4]_rep__0\,
      I2 => \^q\(5),
      I3 => \gc1.count_d2_reg[5]_rep__0\,
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc1.count_d2_reg[4]_rep__0\,
      I2 => \^q\(5),
      I3 => \gc1.count_d2_reg[5]_rep__0\,
      O => ram_empty_fb_i_reg_1
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc1.count_d1_reg[9]\(4),
      I2 => \^q\(5),
      I3 => \gc1.count_d1_reg[9]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \gc1.count_d2_reg[4]_rep__0\,
      I2 => p_12_out(5),
      I3 => \gc1.count_d2_reg[5]_rep__0\,
      O => v1_reg_1(2)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(6),
      I1 => \gc1.count_d2_reg[9]\(0),
      I2 => p_11_out(7),
      I3 => \gc1.count_d2_reg[9]\(1),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(6),
      I1 => \gc1.count_d2_reg[9]\(0),
      I2 => p_11_out(7),
      I3 => \gc1.count_d2_reg[9]\(1),
      O => ram_empty_fb_i_reg_2
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(6),
      I1 => \gc1.count_d1_reg[9]\(6),
      I2 => p_11_out(7),
      I3 => \gc1.count_d1_reg[9]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(6),
      I1 => \gc1.count_d2_reg[9]\(0),
      I2 => p_12_out(7),
      I3 => \gc1.count_d2_reg[9]\(1),
      O => v1_reg_1(3)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(8),
      I1 => \gc1.count_d2_reg[9]\(2),
      I2 => p_11_out(9),
      I3 => \gc1.count_d2_reg[9]\(3),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(8),
      I1 => \gc1.count_d2_reg[9]\(2),
      I2 => p_11_out(9),
      I3 => \gc1.count_d2_reg[9]\(3),
      O => ram_empty_fb_i_reg_3
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(8),
      I1 => \gc1.count_d1_reg[9]\(8),
      I2 => p_11_out(9),
      I3 => \gc1.count_d1_reg[9]\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(8),
      I1 => \gc1.count_d2_reg[9]\(2),
      I2 => p_12_out(9),
      I3 => \gc1.count_d2_reg[9]\(3),
      O => v1_reg_1(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_address_decoder is
  port (
    IPIC_STATE_reg : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]_1\ : out STD_LOGIC;
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][6]\ : out STD_LOGIC;
    \sig_register_array_reg[0][6]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]\ : out STD_LOGIC;
    \sig_register_array_reg[0][8]\ : out STD_LOGIC;
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_ip2bus_data_reg[1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[1]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[1]_1\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_tx_channel_reset_reg : out STD_LOGIC;
    sig_rx_channel_reset_reg : out STD_LOGIC;
    sig_txd_sb_wr_en_reg : out STD_LOGIC;
    \sig_txd_wr_data_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[1][12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    IP2Bus_RdAck_reg : out STD_LOGIC;
    IP2Bus_WrAck_reg : out STD_LOGIC;
    sig_str_rst_reg : out STD_LOGIC;
    sig_rd_rlen_reg : out STD_LOGIC;
    cs_ce_clr : in STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxi_full_sm.present_state_reg[0]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    tx_fifo_or : in STD_LOGIC;
    \sig_register_array_reg[0][3]_2\ : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    \sig_register_array_reg[0][4]_0\ : in STD_LOGIC;
    \sig_register_array[0]5_in\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    IPIC_STATE : in STD_LOGIC;
    \sig_register_array_reg[0][6]_1\ : in STD_LOGIC;
    sig_txd_reset : in STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : in STD_LOGIC;
    sig_rxd_reset : in STD_LOGIC;
    \sig_register_array_reg[0][8]_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][9]_0\ : in STD_LOGIC;
    \gpes.prog_empty_i_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][10]_0\ : in STD_LOGIC;
    sig_rxd_prog_full : in STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : in STD_LOGIC;
    \gpes.prog_empty_i_reg_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC;
    \eqOp__6\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \sig_register_array_reg[1][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tx_channel_reset_reg_0 : in STD_LOGIC;
    sig_tx_channel_reset_reg_1 : in STD_LOGIC;
    axi_str_txd_tlast : in STD_LOGIC;
    empty_fwft_i : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    sig_txd_prog_full_d1 : in STD_LOGIC;
    sig_txd_prog_empty : in STD_LOGIC;
    sig_txd_prog_empty_d1 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fg_len_empty : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rx_channel_reset_reg_1 : in STD_LOGIC;
    \gfifo_gen.gmm2s.vacancy_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rx_channel_reset_reg_2 : in STD_LOGIC;
    sig_tx_channel_reset_reg_2 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    IP2Bus_RdAck_reg_0 : in STD_LOGIC;
    IP2Bus_WrAck_reg_0 : in STD_LOGIC;
    sig_Bus2IP_RNW : in STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_address_decoder : entity is "address_decoder";
end top_axi_fifo_mm_s_0_0_address_decoder;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_address_decoder is
  signal Bus_RNW_reg : STD_LOGIC;
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \COMP_IPIC2AXI_S/sig_register_array[0]0_out\ : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \COMP_IPIC2AXI_S/sig_txd_sb_wr_en\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ : STD_LOGIC;
  signal \^ipic_state_reg\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_10 : STD_LOGIC;
  signal ce_expnd_i_11 : STD_LOGIC;
  signal ce_expnd_i_12 : STD_LOGIC;
  signal ce_expnd_i_2 : STD_LOGIC;
  signal ce_expnd_i_3 : STD_LOGIC;
  signal ce_expnd_i_4 : STD_LOGIC;
  signal ce_expnd_i_5 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal sig_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 0 to 12 );
  signal \sig_ip2bus_data[0]_i_10_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_11_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_8_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_9_n_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[1]\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[1]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[1]_1\ : STD_LOGIC;
  signal sig_rd_rlen_i_2_n_0 : STD_LOGIC;
  signal sig_rd_rlen_i_3_n_0 : STD_LOGIC;
  signal sig_rd_rlen_i_4_n_0 : STD_LOGIC;
  signal sig_rd_rlen_i_5_n_0 : STD_LOGIC;
  signal \sig_register_array[0][10]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][10]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_5_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_6_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][3]_i_10_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][3]_i_12_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][5]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][6]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][6]_i_7_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][6]_i_8_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][9]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][9]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[1][0]_i_6_n_0\ : STD_LOGIC;
  signal \^sig_register_array_reg[0][3]_0\ : STD_LOGIC;
  signal \^sig_register_array_reg[0][3]_1\ : STD_LOGIC;
  signal \^sig_register_array_reg[0][6]_0\ : STD_LOGIC;
  signal sig_rx_channel_reset_i_2_n_0 : STD_LOGIC;
  signal sig_rx_channel_reset_i_3_n_0 : STD_LOGIC;
  signal sig_rx_channel_reset_i_4_n_0 : STD_LOGIC;
  signal sig_rx_channel_reset_i_5_n_0 : STD_LOGIC;
  signal sig_str_rst_i_2_n_0 : STD_LOGIC;
  signal sig_str_rst_i_3_n_0 : STD_LOGIC;
  signal sig_str_rst_i_4_n_0 : STD_LOGIC;
  signal sig_str_rst_i_5_n_0 : STD_LOGIC;
  signal sig_tx_channel_reset_i_2_n_0 : STD_LOGIC;
  signal sig_tx_channel_reset_i_3_n_0 : STD_LOGIC;
  signal sig_tx_channel_reset_i_4_n_0 : STD_LOGIC;
  signal sig_tx_channel_reset_i_5_n_0 : STD_LOGIC;
  signal sig_tx_channel_reset_i_6_n_0 : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_7_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of IP2Bus_RdAck_i_2 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_10\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_11\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_6\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_8\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of sig_rd_rlen_i_2 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of sig_rd_rlen_i_5 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sig_register_array[0][2]_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sig_register_array[0][2]_i_5\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sig_register_array[0][3]_i_11\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sig_register_array[0][3]_i_12\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sig_register_array[0][3]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sig_register_array[0][5]_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sig_register_array[0][6]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sig_register_array[0][6]_i_6\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sig_register_array[0][6]_i_7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sig_register_array[0][6]_i_8\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sig_register_array[0][7]_i_10\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sig_register_array[0][7]_i_11\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sig_register_array[0][7]_i_7\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sig_register_array[1][10]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sig_register_array[1][11]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_register_array[1][12]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sig_register_array[1][1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_register_array[1][2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_register_array[1][3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sig_register_array[1][4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sig_register_array[1][5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sig_register_array[1][6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sig_register_array[1][7]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sig_register_array[1][8]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sig_register_array[1][9]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of sig_rx_channel_reset_i_4 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of sig_str_rst_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of sig_str_rst_i_4 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of sig_str_rst_i_5 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of sig_tx_channel_reset_i_6 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of sig_txd_sb_wr_en_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_txd_wr_data[31]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_txd_wr_data[31]_i_4\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sig_txd_wr_data[31]_i_5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sig_txd_wr_data[31]_i_6\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sig_txd_wr_data[31]_i_7\ : label is "soft_lutpair66";
begin
  IPIC_STATE_reg <= \^ipic_state_reg\;
  \sig_ip2bus_data_reg[1]\ <= \^sig_ip2bus_data_reg[1]\;
  \sig_ip2bus_data_reg[1]_0\ <= \^sig_ip2bus_data_reg[1]_0\;
  \sig_ip2bus_data_reg[1]_1\ <= \^sig_ip2bus_data_reg[1]_1\;
  \sig_register_array_reg[0][3]_0\ <= \^sig_register_array_reg[0][3]_0\;
  \sig_register_array_reg[0][3]_1\ <= \^sig_register_array_reg[0][3]_1\;
  \sig_register_array_reg[0][6]_0\ <= \^sig_register_array_reg[0][6]_0\;
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_Bus2IP_RNW,
      I1 => Q,
      I2 => Bus_RNW_reg,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => Bus_RNW_reg,
      R => '0'
    );
\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_12,
      Q => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_2,
      Q => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_11,
      Q => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_10,
      Q => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_8,
      Q => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_5,
      Q => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_4,
      Q => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_3,
      Q => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      R => cs_ce_clr
    );
IP2Bus_RdAck_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_Bus2IP_RNW,
      I1 => \^ipic_state_reg\,
      I2 => IPIC_STATE,
      O => IP2Bus_RdAck_reg
    );
IP2Bus_WrAck_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_Bus2IP_RNW,
      I1 => s_axi_aresetn,
      I2 => IPIC_STATE,
      I3 => \^ipic_state_reg\,
      O => IP2Bus_WrAck_reg
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.top_axi_fifo_mm_s_0_0_pselect_f
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_12 => ce_expnd_i_12
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\top_axi_fifo_mm_s_0_0_pselect_f__parameterized9\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_2 => ce_expnd_i_2
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\top_axi_fifo_mm_s_0_0_pselect_f__parameterized10\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_1 => ce_expnd_i_1
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\top_axi_fifo_mm_s_0_0_pselect_f__parameterized11\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_0 => ce_expnd_i_0
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\top_axi_fifo_mm_s_0_0_pselect_f__parameterized0\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_11 => ce_expnd_i_11
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\top_axi_fifo_mm_s_0_0_pselect_f__parameterized1\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_10 => ce_expnd_i_10
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\top_axi_fifo_mm_s_0_0_pselect_f__parameterized3\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_8 => ce_expnd_i_8
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\top_axi_fifo_mm_s_0_0_pselect_f__parameterized4\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_7 => ce_expnd_i_7
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\top_axi_fifo_mm_s_0_0_pselect_f__parameterized5\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_6 => ce_expnd_i_6
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\top_axi_fifo_mm_s_0_0_pselect_f__parameterized6\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_5 => ce_expnd_i_5
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\top_axi_fifo_mm_s_0_0_pselect_f__parameterized7\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_4 => ce_expnd_i_4
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\top_axi_fifo_mm_s_0_0_pselect_f__parameterized8\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_3 => ce_expnd_i_3
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => Q,
      I2 => s_axi_aresetn,
      I3 => IP2Bus_RdAck_reg_0,
      I4 => IP2Bus_WrAck_reg_0,
      O => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\,
      Q => \^ipic_state_reg\,
      R => '0'
    );
\sig_ip2bus_data[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      O => \sig_ip2bus_data[0]_i_10_n_0\
    );
\sig_ip2bus_data[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      O => \sig_ip2bus_data[0]_i_11_n_0\
    );
\sig_ip2bus_data[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBFF"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_6_n_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \^sig_ip2bus_data_reg[1]\
    );
\sig_ip2bus_data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000001100000"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_7_n_0\,
      I1 => \sig_ip2bus_data[0]_i_8_n_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I4 => Bus_RNW_reg,
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      O => \^sig_ip2bus_data_reg[1]_0\
    );
\sig_ip2bus_data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFEEFFFFF"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_8_n_0\,
      I1 => \sig_ip2bus_data[0]_i_9_n_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I4 => Bus_RNW_reg,
      I5 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      O => \^sig_ip2bus_data_reg[1]_1\
    );
\sig_ip2bus_data[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFC8"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I3 => \sig_ip2bus_data[0]_i_10_n_0\,
      I4 => sig_rd_rlen_i_2_n_0,
      O => \sig_ip2bus_data[0]_i_6_n_0\
    );
\sig_ip2bus_data[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCCCCC8"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I5 => \sig_ip2bus_data[0]_i_11_n_0\,
      O => \sig_ip2bus_data[0]_i_7_n_0\
    );
\sig_ip2bus_data[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      O => \sig_ip2bus_data[0]_i_8_n_0\
    );
\sig_ip2bus_data[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCCCCC8"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I5 => \sig_ip2bus_data[0]_i_11_n_0\,
      O => \sig_ip2bus_data[0]_i_9_n_0\
    );
\sig_ip2bus_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \^sig_ip2bus_data_reg[1]\,
      I2 => \^sig_ip2bus_data_reg[1]_0\,
      I3 => \^sig_ip2bus_data_reg[1]_1\,
      I4 => \sig_register_array_reg[1][1]\(0),
      O => D(2)
    );
\sig_ip2bus_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => sig_rx_channel_reset_reg_1,
      I1 => \^sig_ip2bus_data_reg[1]\,
      I2 => \^sig_ip2bus_data_reg[1]_0\,
      I3 => \gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      I4 => \^sig_ip2bus_data_reg[1]_1\,
      O => D(1)
    );
\sig_ip2bus_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA002000000020"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[1]\,
      I1 => \^sig_ip2bus_data_reg[1]_1\,
      I2 => \count_reg[0]\(0),
      I3 => rx_fg_len_empty,
      I4 => \^sig_ip2bus_data_reg[1]_0\,
      I5 => sig_rx_channel_reset_reg_0(0),
      O => D(0)
    );
sig_rd_rlen_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => sig_rd_rlen_i_2_n_0,
      I1 => sig_rd_rlen_i_3_n_0,
      I2 => sig_rd_rlen_i_4_n_0,
      I3 => s_axi_aresetn,
      I4 => IPIC_STATE,
      I5 => \^ipic_state_reg\,
      O => sig_rd_rlen_reg
    );
sig_rd_rlen_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      O => sig_rd_rlen_i_2_n_0
    );
sig_rd_rlen_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => sig_rx_channel_reset_reg_2,
      I5 => rx_fg_len_empty,
      O => sig_rd_rlen_i_3_n_0
    );
sig_rd_rlen_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F0FFFEF0F0"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I2 => sig_rd_rlen_i_5_n_0,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I4 => Bus_RNW_reg,
      I5 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      O => sig_rd_rlen_i_4_n_0
    );
sig_rd_rlen_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => sig_rd_rlen_i_5_n_0
    );
\sig_register_array[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0B0FFFFA0B00000"
    )
        port map (
      I0 => \^sig_register_array_reg[0][3]_0\,
      I1 => s_axi_wdata(2),
      I2 => \gpes.prog_empty_i_reg\,
      I3 => \^sig_register_array_reg[0][3]_1\,
      I4 => \sig_register_array[0][10]_i_3_n_0\,
      I5 => \sig_register_array_reg[0][10]_0\,
      O => \sig_register_array_reg[0][10]\
    );
\sig_register_array[0][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F022F200F000D0"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => sig_txd_prog_empty,
      I3 => sig_txd_prog_empty_d1,
      I4 => \sig_register_array[0][2]_i_5_n_0\,
      I5 => \sig_register_array[0][10]_i_4_n_0\,
      O => \sig_register_array[0][10]_i_3_n_0\
    );
\sig_register_array[0][10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF454540FF4040"
    )
        port map (
      I0 => \^sig_register_array_reg[0][6]_0\,
      I1 => \eqOp__6\,
      I2 => \^sig_register_array_reg[0][3]_1\,
      I3 => sig_txd_prog_empty_d1,
      I4 => sig_txd_prog_empty,
      I5 => s_axi_wdata(2),
      O => \sig_register_array[0][10]_i_4_n_0\
    );
\sig_register_array[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0B0FFFFA0B00000"
    )
        port map (
      I0 => \^sig_register_array_reg[0][3]_0\,
      I1 => s_axi_wdata(1),
      I2 => sig_rxd_prog_full,
      I3 => \^sig_register_array_reg[0][3]_1\,
      I4 => \sig_register_array[0][11]_i_2_n_0\,
      I5 => \sig_register_array_reg[0][11]_0\,
      O => \sig_register_array_reg[0][11]\
    );
\sig_register_array[0][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F2F0D0"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => sig_rxd_prog_full,
      I3 => \sig_register_array[0][2]_i_5_n_0\,
      I4 => \sig_register_array[0][11]_i_3_n_0\,
      O => \sig_register_array[0][11]_i_2_n_0\
    );
\sig_register_array[0][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDCDDFFFF1000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \eqOp__6\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => sig_rxd_prog_full,
      I5 => s_axi_wdata(1),
      O => \sig_register_array[0][11]_i_3_n_0\
    );
\sig_register_array[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0B0FFFFA0B00000"
    )
        port map (
      I0 => \^sig_register_array_reg[0][3]_0\,
      I1 => s_axi_wdata(0),
      I2 => \gpes.prog_empty_i_reg_0\,
      I3 => \^sig_register_array_reg[0][3]_1\,
      I4 => \sig_register_array[0][12]_i_3_n_0\,
      I5 => \sig_register_array_reg[0][12]_0\,
      O => \sig_register_array_reg[0][12]\
    );
\sig_register_array[0][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F022F200F000D0"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => p_9_out,
      I3 => sig_rxd_prog_empty_d1,
      I4 => \sig_register_array[0][2]_i_5_n_0\,
      I5 => \sig_register_array[0][12]_i_4_n_0\,
      O => \sig_register_array[0][12]_i_3_n_0\
    );
\sig_register_array[0][12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF454540FF4040"
    )
        port map (
      I0 => \^sig_register_array_reg[0][6]_0\,
      I1 => \eqOp__6\,
      I2 => \^sig_register_array_reg[0][3]_1\,
      I3 => sig_rxd_prog_empty_d1,
      I4 => p_9_out,
      I5 => s_axi_wdata(0),
      O => \sig_register_array[0][12]_i_4_n_0\
    );
\sig_register_array[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFABAFEFA0A8A020"
    )
        port map (
      I0 => \gaxi_full_sm.r_last_r_reg\(0),
      I1 => \sig_register_array[0][2]_i_3_n_0\,
      I2 => \gaxi_full_sm.present_state_reg[0]\,
      I3 => \sig_register_array[0][2]_i_5_n_0\,
      I4 => \sig_register_array[0][2]_i_6_n_0\,
      I5 => \sig_register_array_reg[0][2]_0\,
      O => \sig_register_array_reg[0][2]\
    );
\sig_register_array[0][2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      O => \sig_register_array[0][2]_i_3_n_0\
    );
\sig_register_array[0][2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFEB"
    )
        port map (
      I0 => \sig_register_array[0][6]_i_4_n_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      O => \sig_register_array[0][2]_i_5_n_0\
    );
\sig_register_array[0][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDCDDFFFF1000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \eqOp__6\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => \gaxi_full_sm.present_state_reg[0]\,
      I5 => s_axi_wdata(10),
      O => \sig_register_array[0][2]_i_6_n_0\
    );
\sig_register_array[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0B0FFFFA0B00000"
    )
        port map (
      I0 => \^sig_register_array_reg[0][3]_0\,
      I1 => s_axi_wdata(9),
      I2 => tx_fifo_or,
      I3 => \^sig_register_array_reg[0][3]_1\,
      I4 => \sig_register_array[0][3]_i_5_n_0\,
      I5 => \sig_register_array_reg[0][3]_2\,
      O => \sig_register_array_reg[0][3]\
    );
\sig_register_array[0][3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDCDDFFFF1000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \eqOp__6\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => tx_fifo_or,
      I5 => s_axi_wdata(9),
      O => \sig_register_array[0][3]_i_10_n_0\
    );
\sig_register_array[0][3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      O => sig_Bus2IP_WrCE(2)
    );
\sig_register_array[0][3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      O => \sig_register_array[0][3]_i_12_n_0\
    );
\sig_register_array[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I3 => \sig_register_array[0][2]_i_3_n_0\,
      I4 => \sig_register_array[0][3]_i_6_n_0\,
      I5 => \sig_register_array[0][3]_i_7_n_0\,
      O => \^sig_register_array_reg[0][3]_0\
    );
\sig_register_array[0][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      O => \^sig_register_array_reg[0][3]_1\
    );
\sig_register_array[0][3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F2F0D0"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => tx_fifo_or,
      I3 => \sig_register_array[0][2]_i_5_n_0\,
      I4 => \sig_register_array[0][3]_i_10_n_0\,
      O => \sig_register_array[0][3]_i_5_n_0\
    );
\sig_register_array[0][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010010"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      O => \sig_register_array[0][3]_i_6_n_0\
    );
\sig_register_array[0][3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000540000"
    )
        port map (
      I0 => sig_Bus2IP_WrCE(1),
      I1 => sig_Bus2IP_WrCE(0),
      I2 => \eqOp__6\,
      I3 => sig_Bus2IP_WrCE(2),
      I4 => \sig_register_array[0][3]_i_12_n_0\,
      I5 => sig_str_rst_i_5_n_0,
      O => \sig_register_array[0][3]_i_7_n_0\
    );
\sig_register_array[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0B0FFFFA0B00000"
    )
        port map (
      I0 => \^sig_register_array_reg[0][3]_0\,
      I1 => s_axi_wdata(8),
      I2 => axi_str_txd_tready,
      I3 => \^sig_register_array_reg[0][3]_1\,
      I4 => \sig_register_array[0][4]_i_2_n_0\,
      I5 => \sig_register_array_reg[0][4]_0\,
      O => \sig_register_array_reg[0][4]\
    );
\sig_register_array[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F022F200F000D0"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => axi_str_txd_tlast,
      I3 => empty_fwft_i,
      I4 => \sig_register_array[0][2]_i_5_n_0\,
      I5 => \sig_register_array[0][4]_i_3_n_0\,
      O => \sig_register_array[0][4]_i_2_n_0\
    );
\sig_register_array[0][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF454540FF4040"
    )
        port map (
      I0 => \^sig_register_array_reg[0][6]_0\,
      I1 => \eqOp__6\,
      I2 => \^sig_register_array_reg[0][3]_1\,
      I3 => empty_fwft_i,
      I4 => axi_str_txd_tlast,
      I5 => s_axi_wdata(8),
      O => \sig_register_array[0][4]_i_3_n_0\
    );
\sig_register_array[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0B0FFFFA0B00000"
    )
        port map (
      I0 => \^sig_register_array_reg[0][3]_0\,
      I1 => s_axi_wdata(7),
      I2 => \sig_register_array[0]5_in\,
      I3 => \^sig_register_array_reg[0][3]_1\,
      I4 => \sig_register_array[0][5]_i_3_n_0\,
      I5 => \sig_register_array_reg[0][5]_0\,
      O => \sig_register_array_reg[0][5]\
    );
\sig_register_array[0][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F2F0D0"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => \sig_register_array[0]5_in\,
      I3 => \sig_register_array[0][2]_i_5_n_0\,
      I4 => \sig_register_array[0][5]_i_4_n_0\,
      O => \sig_register_array[0][5]_i_3_n_0\
    );
\sig_register_array[0][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDCDDFFFF1000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \eqOp__6\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => \sig_register_array[0]5_in\,
      I5 => s_axi_wdata(7),
      O => \sig_register_array[0][5]_i_4_n_0\
    );
\sig_register_array[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^sig_register_array_reg[0][6]_0\,
      I1 => \^ipic_state_reg\,
      I2 => \sig_register_array[0][6]_i_3_n_0\,
      I3 => \sig_register_array[0][6]_i_4_n_0\,
      I4 => IPIC_STATE,
      I5 => \sig_register_array_reg[0][6]_1\,
      O => \sig_register_array_reg[0][6]\
    );
\sig_register_array[0][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      O => \^sig_register_array_reg[0][6]_0\
    );
\sig_register_array[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \eqOp__6\,
      I1 => \^sig_register_array_reg[0][3]_1\,
      I2 => sig_tx_channel_reset_reg_1,
      I3 => \^sig_register_array_reg[0][6]_0\,
      I4 => sig_Bus2IP_WrCE(0),
      I5 => s_axi_wdata(6),
      O => \sig_register_array[0][6]_i_3_n_0\
    );
\sig_register_array[0][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF32"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I3 => \sig_register_array[0][6]_i_7_n_0\,
      I4 => sig_str_rst_i_5_n_0,
      I5 => \sig_register_array[0][6]_i_8_n_0\,
      O => \sig_register_array[0][6]_i_4_n_0\
    );
\sig_register_array[0][6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      O => sig_Bus2IP_WrCE(0)
    );
\sig_register_array[0][6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      O => \sig_register_array[0][6]_i_7_n_0\
    );
\sig_register_array[0][6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      O => \sig_register_array[0][6]_i_8_n_0\
    );
\sig_register_array[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFABAFEFA0A8A020"
    )
        port map (
      I0 => \COMP_IPIC2AXI_S/sig_register_array[0]0_out\(5),
      I1 => \sig_register_array[0][2]_i_3_n_0\,
      I2 => sig_txd_reset,
      I3 => \sig_register_array[0][2]_i_5_n_0\,
      I4 => \sig_register_array[0][7]_i_3_n_0\,
      I5 => \sig_register_array_reg[0][7]_0\,
      O => \sig_register_array_reg[0][7]\
    );
\sig_register_array[0][7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F1"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      O => \sig_register_array[0][7]_i_10_n_0\
    );
\sig_register_array[0][7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      O => \sig_register_array[0][7]_i_11_n_0\
    );
\sig_register_array[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA22F2"
    )
        port map (
      I0 => sig_txd_reset,
      I1 => \sig_register_array[0][7]_i_4_n_0\,
      I2 => \sig_register_array[0][7]_i_5_n_0\,
      I3 => \sig_register_array[0][7]_i_6_n_0\,
      I4 => IPIC_STATE,
      O => \COMP_IPIC2AXI_S/sig_register_array[0]0_out\(5)
    );
\sig_register_array[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDCDDFFFF1000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \eqOp__6\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => sig_txd_reset,
      I5 => s_axi_wdata(5),
      O => \sig_register_array[0][7]_i_3_n_0\
    );
\sig_register_array[0][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055005501"
    )
        port map (
      I0 => \sig_register_array[0][7]_i_7_n_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I5 => \sig_register_array[0][7]_i_8_n_0\,
      O => \sig_register_array[0][7]_i_4_n_0\
    );
\sig_register_array[0][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800000088000800"
    )
        port map (
      I0 => \sig_register_array[0][7]_i_9_n_0\,
      I1 => \sig_register_array[0][7]_i_10_n_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I3 => \^ipic_state_reg\,
      I4 => Bus_RNW_reg,
      I5 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      O => \sig_register_array[0][7]_i_5_n_0\
    );
\sig_register_array[0][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFF7F7F7F7"
    )
        port map (
      I0 => \eqOp__6\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => Bus_RNW_reg,
      I3 => s_axi_wdata(5),
      I4 => sig_txd_reset,
      I5 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      O => \sig_register_array[0][7]_i_6_n_0\
    );
\sig_register_array[0][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \sig_register_array[0][7]_i_7_n_0\
    );
\sig_register_array[0][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I2 => \sig_register_array[0][7]_i_11_n_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I4 => Bus_RNW_reg,
      I5 => \sig_txd_wr_data[31]_i_4_n_0\,
      O => \sig_register_array[0][7]_i_8_n_0\
    );
\sig_register_array[0][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0000000100"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I3 => \sig_register_array[0][3]_i_12_n_0\,
      I4 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I5 => Bus_RNW_reg,
      O => \sig_register_array[0][7]_i_9_n_0\
    );
\sig_register_array[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFABAFEFA0A8A020"
    )
        port map (
      I0 => \COMP_IPIC2AXI_S/sig_register_array[0]0_out\(4),
      I1 => \sig_register_array[0][2]_i_3_n_0\,
      I2 => sig_rxd_reset,
      I3 => \sig_register_array[0][2]_i_5_n_0\,
      I4 => \sig_register_array[0][8]_i_3_n_0\,
      I5 => \sig_register_array_reg[0][8]_0\,
      O => \sig_register_array_reg[0][8]\
    );
\sig_register_array[0][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA22F2"
    )
        port map (
      I0 => sig_rxd_reset,
      I1 => \sig_register_array[0][7]_i_4_n_0\,
      I2 => \sig_register_array[0][7]_i_5_n_0\,
      I3 => \sig_register_array[0][8]_i_4_n_0\,
      I4 => IPIC_STATE,
      O => \COMP_IPIC2AXI_S/sig_register_array[0]0_out\(4)
    );
\sig_register_array[0][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDCDDFFFF1000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \eqOp__6\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => sig_rxd_reset,
      I5 => s_axi_wdata(4),
      O => \sig_register_array[0][8]_i_3_n_0\
    );
\sig_register_array[0][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFF7F7F7F7"
    )
        port map (
      I0 => \eqOp__6\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => Bus_RNW_reg,
      I3 => s_axi_wdata(4),
      I4 => sig_rxd_reset,
      I5 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      O => \sig_register_array[0][8]_i_4_n_0\
    );
\sig_register_array[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0B0FFFFA0B00000"
    )
        port map (
      I0 => \^sig_register_array_reg[0][3]_0\,
      I1 => s_axi_wdata(3),
      I2 => \gpfs.prog_full_i_reg\,
      I3 => \^sig_register_array_reg[0][3]_1\,
      I4 => \sig_register_array[0][9]_i_3_n_0\,
      I5 => \sig_register_array_reg[0][9]_0\,
      O => \sig_register_array_reg[0][9]\
    );
\sig_register_array[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F022F200F000D0"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => p_8_out,
      I3 => sig_txd_prog_full_d1,
      I4 => \sig_register_array[0][2]_i_5_n_0\,
      I5 => \sig_register_array[0][9]_i_4_n_0\,
      O => \sig_register_array[0][9]_i_3_n_0\
    );
\sig_register_array[0][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF454540FF4040"
    )
        port map (
      I0 => \^sig_register_array_reg[0][6]_0\,
      I1 => \eqOp__6\,
      I2 => \^sig_register_array_reg[0][3]_1\,
      I3 => sig_txd_prog_full_d1,
      I4 => p_8_out,
      I5 => s_axi_wdata(3),
      O => \sig_register_array[0][9]_i_4_n_0\
    );
\sig_register_array[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028080000"
    )
        port map (
      I0 => \sig_register_array[1][0]_i_3_n_0\,
      I1 => sig_Bus2IP_WrCE(1),
      I2 => \^sig_register_array_reg[0][3]_1\,
      I3 => \eqOp__6\,
      I4 => \^ipic_state_reg\,
      I5 => IPIC_STATE,
      O => \sig_register_array_reg[1][12]\(0)
    );
\sig_register_array[1][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(12),
      O => \sig_register_array_reg[1][0]\(12)
    );
\sig_register_array[1][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CCCD"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I4 => \sig_register_array[0][6]_i_7_n_0\,
      I5 => \sig_register_array[1][0]_i_6_n_0\,
      O => \sig_register_array[1][0]_i_3_n_0\
    );
\sig_register_array[1][0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      O => sig_Bus2IP_WrCE(1)
    );
\sig_register_array[1][0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      O => \sig_register_array[1][0]_i_6_n_0\
    );
\sig_register_array[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(2),
      O => \sig_register_array_reg[1][0]\(2)
    );
\sig_register_array[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(1),
      O => \sig_register_array_reg[1][0]\(1)
    );
\sig_register_array[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(0),
      O => \sig_register_array_reg[1][0]\(0)
    );
\sig_register_array[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(11),
      O => \sig_register_array_reg[1][0]\(11)
    );
\sig_register_array[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(10),
      O => \sig_register_array_reg[1][0]\(10)
    );
\sig_register_array[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(9),
      O => \sig_register_array_reg[1][0]\(9)
    );
\sig_register_array[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(8),
      O => \sig_register_array_reg[1][0]\(8)
    );
\sig_register_array[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(7),
      O => \sig_register_array_reg[1][0]\(7)
    );
\sig_register_array[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(6),
      O => \sig_register_array_reg[1][0]\(6)
    );
\sig_register_array[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(5),
      O => \sig_register_array_reg[1][0]\(5)
    );
\sig_register_array[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(4),
      O => \sig_register_array_reg[1][0]\(4)
    );
\sig_register_array[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(3),
      O => \sig_register_array_reg[1][0]\(3)
    );
sig_rx_channel_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100000"
    )
        port map (
      I0 => sig_str_rst_i_3_n_0,
      I1 => sig_rx_channel_reset_i_2_n_0,
      I2 => \^ipic_state_reg\,
      I3 => IPIC_STATE,
      I4 => sig_rx_channel_reset_i_3_n_0,
      I5 => sig_rx_channel_reset_reg_2,
      O => sig_rx_channel_reset_reg
    );
sig_rx_channel_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sig_txd_wr_data[31]_i_7_n_0\,
      I1 => \^sig_register_array_reg[0][6]_0\,
      I2 => sig_Bus2IP_WrCE(12),
      I3 => \sig_txd_wr_data[31]_i_4_n_0\,
      I4 => \eqOp__6\,
      I5 => sig_Bus2IP_WrCE(6),
      O => sig_rx_channel_reset_i_2_n_0
    );
sig_rx_channel_reset_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => \sig_register_array[0][2]_i_3_n_0\,
      I1 => sig_Bus2IP_WrCE(6),
      I2 => sig_rx_channel_reset_i_4_n_0,
      I3 => sig_rx_channel_reset_i_5_n_0,
      I4 => \eqOp__6\,
      I5 => sig_rxd_reset,
      O => sig_rx_channel_reset_i_3_n_0
    );
sig_rx_channel_reset_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      O => sig_rx_channel_reset_i_4_n_0
    );
sig_rx_channel_reset_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333332FFFFFFFF"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I5 => sig_tx_channel_reset_i_6_n_0,
      O => sig_rx_channel_reset_i_5_n_0
    );
sig_str_rst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => sig_str_rst_i_2_n_0,
      I1 => sig_str_rst_i_3_n_0,
      I2 => \^ipic_state_reg\,
      I3 => IPIC_STATE,
      O => sig_str_rst_reg
    );
sig_str_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => sig_str_rst_i_4_n_0,
      I1 => \eqOp__6\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I5 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      O => sig_str_rst_i_2_n_0
    );
sig_str_rst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFFFF0F0FFFE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I2 => sig_str_rst_i_5_n_0,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I4 => Bus_RNW_reg,
      I5 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      O => sig_str_rst_i_3_n_0
    );
sig_str_rst_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      O => sig_str_rst_i_4_n_0
    );
sig_str_rst_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => sig_str_rst_i_5_n_0
    );
sig_tx_channel_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100000"
    )
        port map (
      I0 => sig_tx_channel_reset_i_2_n_0,
      I1 => sig_tx_channel_reset_i_3_n_0,
      I2 => \^ipic_state_reg\,
      I3 => IPIC_STATE,
      I4 => sig_tx_channel_reset_i_4_n_0,
      I5 => sig_tx_channel_reset_reg_2,
      O => sig_tx_channel_reset_reg
    );
sig_tx_channel_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFFFF0F0FFFE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I2 => sig_str_rst_i_5_n_0,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I4 => Bus_RNW_reg,
      I5 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      O => sig_tx_channel_reset_i_2_n_0
    );
sig_tx_channel_reset_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_str_rst_i_4_n_0,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I4 => \eqOp__6\,
      I5 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      O => sig_tx_channel_reset_i_3_n_0
    );
sig_tx_channel_reset_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \sig_register_array[0][2]_i_3_n_0\,
      I1 => sig_tx_channel_reset_i_5_n_0,
      I2 => sig_tx_channel_reset_i_6_n_0,
      I3 => sig_str_rst_i_4_n_0,
      I4 => \eqOp__6\,
      I5 => sig_txd_reset,
      O => sig_tx_channel_reset_i_4_n_0
    );
sig_tx_channel_reset_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I5 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      O => sig_tx_channel_reset_i_5_n_0
    );
sig_tx_channel_reset_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF01"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I3 => Bus_RNW_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      O => sig_tx_channel_reset_i_6_n_0
    );
sig_txd_sb_wr_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \COMP_IPIC2AXI_S/sig_txd_sb_wr_en\,
      I1 => s_axi_aresetn,
      I2 => IPIC_STATE,
      I3 => \^ipic_state_reg\,
      O => sig_txd_sb_wr_en_reg
    );
\sig_txd_wr_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \COMP_IPIC2AXI_S/sig_txd_sb_wr_en\,
      I1 => \^ipic_state_reg\,
      I2 => IPIC_STATE,
      O => \sig_txd_wr_data_reg[0]\(0)
    );
\sig_txd_wr_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => sig_str_rst_i_3_n_0,
      I1 => sig_tx_channel_reset_reg_0,
      I2 => \sig_txd_wr_data[31]_i_4_n_0\,
      I3 => sig_Bus2IP_WrCE(6),
      I4 => sig_Bus2IP_WrCE(12),
      I5 => \sig_txd_wr_data[31]_i_7_n_0\,
      O => \COMP_IPIC2AXI_S/sig_txd_sb_wr_en\
    );
\sig_txd_wr_data[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      O => \sig_txd_wr_data[31]_i_4_n_0\
    );
\sig_txd_wr_data[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      O => sig_Bus2IP_WrCE(6)
    );
\sig_txd_wr_data[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      O => sig_Bus2IP_WrCE(12)
    );
\sig_txd_wr_data[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      O => \sig_txd_wr_data[31]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_axi_read_wrapper is
  port (
    s_axi4_arready : out STD_LOGIC;
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_rlast : out STD_LOGIC;
    s_axi4_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxi_full_sm.present_state_reg[0]\ : out STD_LOGIC;
    \gaxi_full_sm.present_state_reg[0]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : out STD_LOGIC;
    \count_reg[12]\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_rready : in STD_LOGIC;
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi4_araddr_19__s_port_\ : in STD_LOGIC;
    \s_axi4_araddr_11__s_port_\ : in STD_LOGIC;
    \s_axi4_araddr_3__s_port_\ : in STD_LOGIC;
    s_axi4_arvalid : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[5]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_axi_read_wrapper : entity is "axi_read_wrapper";
end top_axi_fifo_mm_s_0_0_axi_read_wrapper;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_axi_read_wrapper is
  signal ar_id_r : STD_LOGIC;
  signal arlen_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_read_fsm_n_10 : STD_LOGIC;
  signal axi_read_fsm_n_11 : STD_LOGIC;
  signal axi_read_fsm_n_15 : STD_LOGIC;
  signal axi_read_fsm_n_18 : STD_LOGIC;
  signal axi_read_fsm_n_3 : STD_LOGIC;
  signal axi_read_fsm_n_4 : STD_LOGIC;
  signal axi_read_fsm_n_5 : STD_LOGIC;
  signal axi_read_fsm_n_6 : STD_LOGIC;
  signal axi_read_fsm_n_7 : STD_LOGIC;
  signal axi_read_fsm_n_8 : STD_LOGIC;
  signal axi_read_fsm_n_9 : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[5]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[6]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi4_araddr_11__s_net_1\ : STD_LOGIC;
  signal \s_axi4_araddr_19__s_net_1\ : STD_LOGIC;
  signal \s_axi4_araddr_3__s_net_1\ : STD_LOGIC;
  signal \^s_axi4_rid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[4]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[4]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[5]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[5]_i_3\ : label is "soft_lutpair88";
begin
  \s_axi4_araddr_11__s_net_1\ <= \s_axi4_araddr_11__s_port_\;
  \s_axi4_araddr_19__s_net_1\ <= \s_axi4_araddr_19__s_port_\;
  \s_axi4_araddr_3__s_net_1\ <= \s_axi4_araddr_3__s_port_\;
  s_axi4_rid(0) <= \^s_axi4_rid\(0);
axi_read_fsm: entity work.top_axi_fifo_mm_s_0_0_axi_read_fsm
     port map (
      AS(0) => AS(0),
      D(7) => axi_read_fsm_n_4,
      D(6) => axi_read_fsm_n_5,
      D(5) => axi_read_fsm_n_6,
      D(4) => axi_read_fsm_n_7,
      D(3) => axi_read_fsm_n_8,
      D(2) => axi_read_fsm_n_9,
      D(1) => axi_read_fsm_n_10,
      D(0) => axi_read_fsm_n_11,
      E(0) => axi_read_fsm_n_3,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\(0) => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\(0),
      \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\,
      Q(7 downto 0) => arlen_cntr(7 downto 0),
      ar_id_r => ar_id_r,
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[5]\ => \count_reg[5]\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gaxi_full_sm.arlen_cntr_reg[2]\ => \gaxi_full_sm.arlen_cntr[4]_i_3_n_0\,
      \gaxi_full_sm.arlen_cntr_reg[3]\ => \gaxi_full_sm.arlen_cntr[5]_i_3_n_0\,
      \gaxi_full_sm.arlen_cntr_reg[4]\ => \gaxi_full_sm.arlen_cntr[6]_i_2_n_0\,
      \gaxi_full_sm.present_state_reg[0]_0\ => \gaxi_full_sm.present_state_reg[0]\,
      \gaxi_full_sm.present_state_reg[0]_1\ => \gaxi_full_sm.present_state_reg[0]_0\,
      \grid.S_AXI_RID_reg[0]\ => axi_read_fsm_n_15,
      \grid.ar_id_r_reg[0]\ => axi_read_fsm_n_18,
      s_axi4_araddr(31 downto 0) => s_axi4_araddr(31 downto 0),
      \s_axi4_araddr_11__s_port_\ => \s_axi4_araddr_11__s_net_1\,
      \s_axi4_araddr_19__s_port_\ => \s_axi4_araddr_19__s_net_1\,
      \s_axi4_araddr_3__s_port_\ => \s_axi4_araddr_3__s_net_1\,
      s_axi4_arid(0) => s_axi4_arid(0),
      s_axi4_arlen(7 downto 0) => s_axi4_arlen(7 downto 0),
      \s_axi4_arlen_3__s_port_\ => \gaxi_full_sm.arlen_cntr[4]_i_2_n_0\,
      \s_axi4_arlen_4__s_port_\ => \gaxi_full_sm.arlen_cntr[5]_i_2_n_0\,
      \s_axi4_arlen_5__s_port_\ => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\,
      s_axi4_arready => s_axi4_arready,
      s_axi4_arvalid => s_axi4_arvalid,
      s_axi4_rid(0) => \^s_axi4_rid\(0),
      s_axi4_rlast => s_axi4_rlast,
      s_axi4_rready => s_axi4_rready,
      s_axi4_rvalid => s_axi4_rvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(0),
      \sig_register_array_reg[0][2]\(0) => \sig_register_array_reg[0][2]\(0),
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\
    );
\gaxi_full_sm.arlen_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_arlen(2),
      I1 => s_axi4_arlen(0),
      I2 => s_axi4_arlen(1),
      I3 => s_axi4_arlen(3),
      O => \gaxi_full_sm.arlen_cntr[4]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => arlen_cntr(2),
      I1 => arlen_cntr(0),
      I2 => arlen_cntr(1),
      I3 => arlen_cntr(3),
      O => \gaxi_full_sm.arlen_cntr[4]_i_3_n_0\
    );
\gaxi_full_sm.arlen_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_arlen(3),
      I1 => s_axi4_arlen(1),
      I2 => s_axi4_arlen(0),
      I3 => s_axi4_arlen(2),
      I4 => s_axi4_arlen(4),
      O => \gaxi_full_sm.arlen_cntr[5]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => arlen_cntr(3),
      I1 => arlen_cntr(1),
      I2 => arlen_cntr(0),
      I3 => arlen_cntr(2),
      I4 => arlen_cntr(4),
      O => \gaxi_full_sm.arlen_cntr[5]_i_3_n_0\
    );
\gaxi_full_sm.arlen_cntr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => arlen_cntr(4),
      I1 => arlen_cntr(2),
      I2 => arlen_cntr(0),
      I3 => arlen_cntr(1),
      I4 => arlen_cntr(3),
      I5 => arlen_cntr(5),
      O => \gaxi_full_sm.arlen_cntr[6]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi4_arlen(4),
      I1 => s_axi4_arlen(2),
      I2 => s_axi4_arlen(0),
      I3 => s_axi4_arlen(1),
      I4 => s_axi4_arlen(3),
      I5 => s_axi4_arlen(5),
      O => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\
    );
\gaxi_full_sm.arlen_cntr_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_3,
      D => axi_read_fsm_n_11,
      PRE => AS(0),
      Q => arlen_cntr(0)
    );
\gaxi_full_sm.arlen_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_3,
      CLR => AS(0),
      D => axi_read_fsm_n_10,
      Q => arlen_cntr(1)
    );
\gaxi_full_sm.arlen_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_3,
      CLR => AS(0),
      D => axi_read_fsm_n_9,
      Q => arlen_cntr(2)
    );
\gaxi_full_sm.arlen_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_3,
      CLR => AS(0),
      D => axi_read_fsm_n_8,
      Q => arlen_cntr(3)
    );
\gaxi_full_sm.arlen_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_3,
      CLR => AS(0),
      D => axi_read_fsm_n_7,
      Q => arlen_cntr(4)
    );
\gaxi_full_sm.arlen_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_3,
      CLR => AS(0),
      D => axi_read_fsm_n_6,
      Q => arlen_cntr(5)
    );
\gaxi_full_sm.arlen_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_3,
      CLR => AS(0),
      D => axi_read_fsm_n_5,
      Q => arlen_cntr(6)
    );
\gaxi_full_sm.arlen_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_3,
      CLR => AS(0),
      D => axi_read_fsm_n_4,
      Q => arlen_cntr(7)
    );
\grid.S_AXI_RID_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => axi_read_fsm_n_15,
      Q => \^s_axi4_rid\(0)
    );
\grid.ar_id_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => axi_read_fsm_n_18,
      Q => ar_id_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_axi_write_wrapper is
  port (
    s_axi4_awready : out STD_LOGIC;
    s_axi4_wready : out STD_LOGIC;
    s_axi4_bvalid : out STD_LOGIC;
    \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out : out STD_LOGIC;
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_bready : in STD_LOGIC;
    s_axi4_wvalid : in STD_LOGIC;
    s_axi4_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    s_axi4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_awvalid : in STD_LOGIC;
    s_axi4_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_axi_write_wrapper : entity is "axi_write_wrapper";
end top_axi_fifo_mm_s_0_0_axi_write_wrapper;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_axi_write_wrapper is
  signal CONV_INTEGER : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_wr_fsm_n_11 : STD_LOGIC;
  signal axi_wr_fsm_n_2 : STD_LOGIC;
  signal axi_wr_fsm_n_20 : STD_LOGIC;
  signal axi_wr_fsm_n_21 : STD_LOGIC;
  signal axi_wr_fsm_n_22 : STD_LOGIC;
  signal axi_wr_fsm_n_23 : STD_LOGIC;
  signal axi_wr_fsm_n_24 : STD_LOGIC;
  signal bvalid_c : STD_LOGIC;
  signal \bvalid_count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \bvalid_count_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \bvalid_count_r_reg_n_0_[2]\ : STD_LOGIC;
  signal bvalid_d1_c : STD_LOGIC;
  signal bvalid_rd_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bvalid_wr_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_n_0\ : STD_LOGIC;
  signal \gaxi_bvalid_id_r.bvalid_r_i_1_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi4_bvalid\ : STD_LOGIC;
  signal \NLW_gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0\ : label is "RAM16X1D";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[4]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[5]_i_2\ : label is "soft_lutpair96";
begin
  s_axi4_bvalid <= \^s_axi4_bvalid\;
axi_wr_fsm: entity work.top_axi_fifo_mm_s_0_0_axi_write_fsm
     port map (
      AS(0) => AS(0),
      D(7 downto 0) => \p_0_in__0\(7 downto 0),
      E(0) => axi_wr_fsm_n_2,
      I77 => axi_wr_fsm_n_11,
      Q(7 downto 0) => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(7 downto 0),
      bvalid_c => bvalid_c,
      \bvalid_count_r_reg[0]\ => axi_wr_fsm_n_24,
      \bvalid_count_r_reg[0]_0\ => \bvalid_count_r_reg_n_0_[0]\,
      \bvalid_count_r_reg[1]\ => axi_wr_fsm_n_23,
      \bvalid_count_r_reg[1]_0\ => \bvalid_count_r_reg_n_0_[1]\,
      \bvalid_count_r_reg[2]\ => axi_wr_fsm_n_22,
      \bvalid_count_r_reg[2]_0\ => \bvalid_count_r_reg_n_0_[2]\,
      \gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]\ => axi_wr_fsm_n_21,
      \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]\ => axi_wr_fsm_n_20,
      \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]_0\(1 downto 0) => bvalid_wr_cnt_r(1 downto 0),
      \gaxi_bvalid_id_r.bvalid_r_reg\ => \^s_axi4_bvalid\,
      \gaxif_wlast_gen.awlen_cntr_r_reg[2]\ => \gaxif_wlast_gen.awlen_cntr_r[4]_i_2_n_0\,
      \gaxif_wlast_gen.awlen_cntr_r_reg[3]\ => \gaxif_wlast_gen.awlen_cntr_r[5]_i_2_n_0\,
      \gaxif_wlast_gen.awlen_cntr_r_reg[4]\ => \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0\,
      \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0) => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0),
      \gfifo_gen.gmm2s.start_wr_reg\(0) => E(0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(0),
      p_1_out => p_1_out,
      s_axi4_awaddr(31 downto 0) => s_axi4_awaddr(31 downto 0),
      s_axi4_awlen(7 downto 0) => s_axi4_awlen(7 downto 0),
      s_axi4_awready => s_axi4_awready,
      s_axi4_awvalid => s_axi4_awvalid,
      s_axi4_bready => s_axi4_bready,
      s_axi4_wready => s_axi4_wready,
      s_axi4_wstrb(3 downto 0) => s_axi4_wstrb(3 downto 0),
      s_axi4_wvalid => s_axi4_wvalid,
      s_axi_aclk => s_axi_aclk,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg
    );
\bvalid_count_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => axi_wr_fsm_n_24,
      Q => \bvalid_count_r_reg_n_0_[0]\
    );
\bvalid_count_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => axi_wr_fsm_n_23,
      Q => \bvalid_count_r_reg_n_0_[1]\
    );
\bvalid_count_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => axi_wr_fsm_n_22,
      Q => \bvalid_count_r_reg_n_0_[2]\
    );
\gaxi_bid_gen.S_AXI_BID_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_0_in,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_n_0\,
      Q => s_axi4_bid(0),
      R => '0'
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => bvalid_wr_cnt_r(0),
      A1 => bvalid_wr_cnt_r(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi4_awid(0),
      DPO => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_n_0\,
      DPRA0 => CONV_INTEGER(0),
      DPRA1 => CONV_INTEGER(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_SPO_UNCONNECTED\,
      WCLK => s_axi_aclk,
      WE => axi_wr_fsm_n_11
    );
\gaxi_bid_gen.bvalid_rd_cnt_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bvalid_rd_cnt_r(0),
      I1 => s_axi4_bready,
      I2 => \^s_axi4_bvalid\,
      O => CONV_INTEGER(0)
    );
\gaxi_bid_gen.bvalid_rd_cnt_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => bvalid_rd_cnt_r(0),
      I1 => \^s_axi4_bvalid\,
      I2 => s_axi4_bready,
      I3 => bvalid_rd_cnt_r(1),
      O => CONV_INTEGER(1)
    );
\gaxi_bid_gen.bvalid_rd_cnt_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => CONV_INTEGER(0),
      Q => bvalid_rd_cnt_r(0)
    );
\gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => CONV_INTEGER(1),
      Q => bvalid_rd_cnt_r(1)
    );
\gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => axi_wr_fsm_n_21,
      Q => bvalid_wr_cnt_r(0)
    );
\gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => axi_wr_fsm_n_20,
      Q => bvalid_wr_cnt_r(1)
    );
\gaxi_bvalid_id_r.bvalid_d1_c_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => bvalid_c,
      Q => bvalid_d1_c
    );
\gaxi_bvalid_id_r.bvalid_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFAAAA"
    )
        port map (
      I0 => bvalid_d1_c,
      I1 => \bvalid_count_r_reg_n_0_[2]\,
      I2 => \bvalid_count_r_reg_n_0_[1]\,
      I3 => s_axi4_bready,
      I4 => \^s_axi4_bvalid\,
      O => \gaxi_bvalid_id_r.bvalid_r_i_1_n_0\
    );
\gaxi_bvalid_id_r.bvalid_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AS(0),
      D => \gaxi_bvalid_id_r.bvalid_r_i_1_n_0\,
      Q => \^s_axi4_bvalid\
    );
\gaxif_wlast_gen.awlen_cntr_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(2),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0),
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1),
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(3),
      O => \gaxif_wlast_gen.awlen_cntr_r[4]_i_2_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(3),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1),
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0),
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(2),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(4),
      O => \gaxif_wlast_gen.awlen_cntr_r[5]_i_2_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(4),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(2),
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0),
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(3),
      I5 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(5),
      O => \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_2,
      D => \p_0_in__0\(0),
      PRE => AS(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_2,
      D => \p_0_in__0\(1),
      PRE => AS(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_2,
      D => \p_0_in__0\(2),
      PRE => AS(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(2)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_2,
      D => \p_0_in__0\(3),
      PRE => AS(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(3)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_2,
      D => \p_0_in__0\(4),
      PRE => AS(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(4)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[5]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_2,
      D => \p_0_in__0\(5),
      PRE => AS(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(5)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_2,
      D => \p_0_in__0\(6),
      PRE => AS(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(6)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[7]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_2,
      D => \p_0_in__0\(7),
      PRE => AS(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper
     port map (
      D(0) => D(0),
      DIADI(0) => DIADI(0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0) => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      D(8 downto 0) => D(8 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[8]\(8 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[8]\(8 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized0_20\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized0_20\ : entity is "blk_mem_gen_prim_width";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized0_20\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized0_20\ is
begin
\prim_noinit.ram\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized0_27\
     port map (
      D(8 downto 0) => D(8 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[17]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      D(8 downto 0) => D(8 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[17]\(8 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[17]\(8 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized1_21\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized1_21\ : entity is "blk_mem_gen_prim_width";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized1_21\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized1_21\ is
begin
\prim_noinit.ram\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized1_26\
     port map (
      D(8 downto 0) => D(8 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[26]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      D(8 downto 0) => D(8 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[26]\(8 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[26]\(8 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized2_22\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized2_22\ : entity is "blk_mem_gen_prim_width";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized2_22\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized2_22\ is
begin
\prim_noinit.ram\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized2_25\
     port map (
      D(8 downto 0) => D(8 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      D(4 downto 0) => D(4 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(4 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized3_23\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized3_23\ : entity is "blk_mem_gen_prim_width";
end \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized3_23\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized3_23\ is
begin
\prim_noinit.ram\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_wrapper__parameterized3_24\
     port map (
      D(4 downto 0) => D(4 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_dc_ss_fwft is
  port (
    count_reg : out STD_LOGIC_VECTOR ( 12 downto 0 );
    tx_fifo_or : out STD_LOGIC;
    \gfifo_gen.gmm2s.vacancy_i_reg[12]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cntr_en : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_dc_ss_fwft : entity is "fifo_generator_v13_0_2_dc_ss_fwft";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_dc_ss_fwft;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_dc_ss_fwft is
begin
dc: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_updn_cntr
     port map (
      O(3 downto 0) => O(3 downto 0),
      Q(0) => Q(0),
      cntr_en => cntr_en,
      count_reg(12 downto 0) => count_reg(12 downto 0),
      \count_reg[11]_0\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[11]_1\(0) => \count_reg[11]_0\(0),
      \count_reg[7]_0\(3 downto 0) => \count_reg[7]\(3 downto 0),
      \gfifo_gen.gmm2s.vacancy_i_reg[12]\(11 downto 0) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(11 downto 0),
      s_axi_aclk => s_axi_aclk,
      tx_fifo_or => tx_fifo_or
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_dc_ss_fwft_33 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[2]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \sig_ip2bus_data_reg[2]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[17]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cntr_en : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    \sig_register_array_reg[1][2]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \count_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_dc_ss_fwft_33 : entity is "fifo_generator_v13_0_2_dc_ss_fwft";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_dc_ss_fwft_33;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_dc_ss_fwft_33 is
begin
dc: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_updn_cntr_40
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O(3 downto 0) => O(3 downto 0),
      Q(0) => Q(0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      cntr_en => cntr_en,
      \count_reg[11]_0\ => \count_reg[11]\(0),
      \count_reg[11]_1\ => \count_reg[11]\(1),
      \count_reg[11]_2\ => \count_reg[11]\(2),
      \count_reg[11]_3\ => \count_reg[11]\(3),
      \count_reg[11]_4\(3 downto 0) => \count_reg[11]_0\(3 downto 0),
      \count_reg[11]_5\(0) => \count_reg[11]_1\(0),
      \count_reg[12]_0\(3 downto 0) => \count_reg[12]\(3 downto 0),
      \count_reg[12]_1\(0) => \count_reg[12]_0\(0),
      \count_reg[4]_0\(3 downto 0) => \count_reg[4]\(3 downto 0),
      \count_reg[7]_0\ => \count_reg[7]\(0),
      \count_reg[7]_1\ => \count_reg[7]\(1),
      \count_reg[7]_2\ => \count_reg[7]\(2),
      \count_reg[7]_3\ => \count_reg[7]\(3),
      \count_reg[7]_4\(3 downto 0) => \count_reg[7]_0\(3 downto 0),
      \count_reg[8]_0\(3 downto 0) => \count_reg[8]\(3 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0),
      \goreg_dm.dout_i_reg[12]\(9 downto 0) => \goreg_dm.dout_i_reg[12]\(9 downto 0),
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      ram_full_i_reg => ram_full_i_reg,
      s_axi_aclk => s_axi_aclk,
      \sig_ip2bus_data_reg[17]\ => \sig_ip2bus_data_reg[17]\,
      \sig_ip2bus_data_reg[17]_0\ => \sig_ip2bus_data_reg[17]_0\,
      \sig_ip2bus_data_reg[17]_1\(3 downto 0) => \sig_ip2bus_data_reg[17]_1\(3 downto 0),
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]\,
      \sig_ip2bus_data_reg[21]\(3 downto 0) => \sig_ip2bus_data_reg[21]\(3 downto 0),
      \sig_ip2bus_data_reg[25]\(3 downto 0) => \sig_ip2bus_data_reg[25]\(3 downto 0),
      \sig_ip2bus_data_reg[29]\(0) => \sig_ip2bus_data_reg[29]\(0),
      \sig_ip2bus_data_reg[2]\(16 downto 0) => \sig_ip2bus_data_reg[2]\(16 downto 0),
      \sig_ip2bus_data_reg[2]_0\ => \sig_ip2bus_data_reg[2]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[1][2]\(6 downto 0) => \sig_register_array_reg[1][2]\(6 downto 0),
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_status_flags_ss is
  port (
    p_2_out : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_status_flags_ss : entity is "fifo_generator_v13_0_2_rd_status_flags_ss";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_status_flags_ss;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_status_flags_ss is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  p_2_out <= \^p_2_out\;
c1: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_1
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[10]\ => \gcc0.gc0.count_d1_reg[10]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      p_2_out => \^p_2_out\,
      ram_empty_fb_i_reg => c1_n_0,
      ram_full_i_reg => ram_full_i_reg
    );
c2: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_2
     port map (
      comp1 => comp1,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c1_n_0,
      PRE => Q(0),
      Q => \^p_2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_status_flags_ss_36 is
  port (
    p_2_out : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_status_flags_ss_36 : entity is "fifo_generator_v13_0_2_rd_status_flags_ss";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_status_flags_ss_36;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_status_flags_ss_36 is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  p_2_out <= \^p_2_out\;
c1: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_38
     port map (
      comp1 => comp1,
      \gaxi_full_sm.r_last_r_reg\ => \gaxi_full_sm.r_last_r_reg\,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[10]\ => \gcc0.gc0.count_d1_reg[10]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      p_2_out => \^p_2_out\,
      ram_empty_fb_i_reg => c1_n_0,
      ram_full_i_reg => ram_full_i_reg
    );
c2: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_39
     port map (
      comp1 => comp1,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c1_n_0,
      PRE => Q(0),
      Q => \^p_2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_status_flags_ss is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[11]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    start_wr : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxi_full_sm.present_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_status_flags_ss : entity is "fifo_generator_v13_0_2_wr_status_flags_ss";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_status_flags_ss;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_status_flags_ss is
  signal \^as\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal comp1 : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[11]\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gaxi_bid_gen.S_AXI_BID[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \greg.ram_wr_en_i_i_1\ : label is "soft_lutpair27";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  AS(0) <= \^as\(0);
  \gcc0.gc0.count_d1_reg[11]\ <= \^gcc0.gc0.count_d1_reg[11]\;
c0: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare
     port map (
      comp1 => comp1,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg => \^gcc0.gc0.count_d1_reg[11]\,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
c1: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_0
     port map (
      comp1 => comp1,
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0)
    );
\gaxi_bid_gen.S_AXI_BID[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^as\(0),
      O => p_0_in
    );
\greg.ram_wr_en_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
        port map (
      I0 => \^as\(0),
      I1 => start_wr,
      I2 => DIADI(0),
      I3 => \gaxi_full_sm.present_state_reg[0]\(0),
      I4 => p_2_out,
      O => \^gcc0.gc0.count_d1_reg[11]\
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => \out\,
      Q => p_2_out
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => \out\,
      Q => \^as\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_status_flags_ss_29 is
  port (
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    cntr_en : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]_0\ : out STD_LOGIC;
    \sig_register_array[0]5_in\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[2]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]_1\ : out STD_LOGIC;
    ram_full_i_reg_1 : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_comb : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    valid_fwft : in STD_LOGIC;
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_status_flags_ss_29 : entity is "fifo_generator_v13_0_2_wr_status_flags_ss";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_status_flags_ss_29;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_status_flags_ss_29 is
  signal \grxd.fg_rxd_wr_length[2]_i_2_n_0\ : STD_LOGIC;
  signal \^grxd.fg_rxd_wr_length_reg[22]\ : STD_LOGIC;
  signal \^grxd.fg_rxd_wr_length_reg[22]_1\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_str_rxd_tready_INST_0 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count[0]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \greg.ram_wr_en_i_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[22]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \grxd.rx_partial_pkt_i_1\ : label is "soft_lutpair12";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[13]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[1]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sig_register_array[0][5]_i_2\ : label is "soft_lutpair11";
begin
  \grxd.fg_rxd_wr_length_reg[22]\ <= \^grxd.fg_rxd_wr_length_reg[22]\;
  \grxd.fg_rxd_wr_length_reg[22]_1\ <= \^grxd.fg_rxd_wr_length_reg[22]_1\;
axi_str_rxd_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grxd.fg_rxd_wr_length_reg[22]\,
      O => axi_str_rxd_tready
    );
c0: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_31
     port map (
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      p_2_out => p_2_out,
      ram_full_i_reg => ram_full_i_reg_1,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
c1: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_compare_32
     port map (
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      p_2_out => p_2_out,
      ram_full_i_reg => ram_full_i_reg_0,
      ram_full_i_reg_0 => \^grxd.fg_rxd_wr_length_reg[22]\,
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0)
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888788"
    )
        port map (
      I0 => valid_fwft,
      I1 => \gaxi_full_sm.r_last_r_reg\,
      I2 => p_2_out,
      I3 => axi_str_rxd_tvalid,
      I4 => \^grxd.fg_rxd_wr_length_reg[22]\,
      O => cntr_en
    );
\greg.ram_wr_en_i_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^grxd.fg_rxd_wr_length_reg[22]\,
      I1 => axi_str_rxd_tvalid,
      I2 => p_2_out,
      O => \gcc0.gc0.count_d1_reg[11]\
    );
\grxd.fg_rxd_wr_length[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDFDFDFDFDFDFD"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => sig_str_rst_reg,
      I2 => rx_len_wr_en,
      I3 => \^grxd.fg_rxd_wr_length_reg[22]\,
      I4 => axi_str_rxd_tvalid,
      I5 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length_reg[22]_0\
    );
\grxd.fg_rxd_wr_length[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_str_rxd_tvalid,
      I1 => \^grxd.fg_rxd_wr_length_reg[22]\,
      O => \^grxd.fg_rxd_wr_length_reg[22]_1\
    );
\grxd.fg_rxd_wr_length[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length[2]_i_2_n_0\,
      I1 => s_axi_aresetn,
      I2 => sig_str_rst_reg,
      O => \grxd.fg_rxd_wr_length_reg[2]\
    );
\grxd.fg_rxd_wr_length[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300E2FFF300E200"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[5]\(0),
      I3 => \^grxd.fg_rxd_wr_length_reg[22]_1\,
      I4 => rx_len_wr_en,
      I5 => fg_rxd_wr_length(0),
      O => \grxd.fg_rxd_wr_length[2]_i_2_n_0\
    );
\grxd.rx_len_wr_en_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => axi_str_rxd_tlast,
      I1 => axi_str_rxd_tvalid,
      I2 => \^grxd.fg_rxd_wr_length_reg[22]\,
      I3 => s_axi_aresetn,
      I4 => sig_str_rst_reg,
      O => \grxd.rx_len_wr_en_reg\
    );
\grxd.rx_partial_pkt_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F700"
    )
        port map (
      I0 => axi_str_rxd_tlast,
      I1 => axi_str_rxd_tvalid,
      I2 => \^grxd.fg_rxd_wr_length_reg[22]\,
      I3 => sig_rd_rlen_reg,
      I4 => \grxd.rx_partial_pkt_reg_0\,
      O => \grxd.rx_partial_pkt_reg\
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => \out\,
      Q => p_2_out
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => \out\,
      Q => \^grxd.fg_rxd_wr_length_reg[22]\
    );
\sig_ip2bus_data[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10005555"
    )
        port map (
      I0 => CO(0),
      I1 => \^grxd.fg_rxd_wr_length_reg[22]\,
      I2 => axi_str_rxd_tvalid,
      I3 => axi_str_rxd_tlast,
      I4 => \grxd.rx_partial_pkt_reg_0\,
      O => \sig_ip2bus_data_reg[16]\
    );
\sig_ip2bus_data[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \grxd.rx_partial_pkt_reg_0\,
      I1 => axi_str_rxd_tlast,
      I2 => axi_str_rxd_tvalid,
      I3 => \^grxd.fg_rxd_wr_length_reg[22]\,
      O => \sig_ip2bus_data_reg[2]\
    );
\sig_register_array[0][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0040"
    )
        port map (
      I0 => \^grxd.fg_rxd_wr_length_reg[22]\,
      I1 => axi_str_rxd_tvalid,
      I2 => axi_str_rxd_tlast,
      I3 => empty_fwft_i_reg,
      I4 => rx_fg_len_empty_d1,
      O => \sig_register_array[0]5_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_memory is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gc1.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_2\ : in STD_LOGIC;
    ram_full_fb_i_reg_3 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    ram_full_fb_i_reg_4 : in STD_LOGIC;
    ADDRC : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[4]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[3]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[2]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[1]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[0]_rep__0\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    \sig_register_array_reg[1][9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][9]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \sig_register_array_reg[0][10]\ : in STD_LOGIC;
    \sig_register_array_reg[0][11]\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_memory : entity is "fifo_generator_v13_1_0_memory";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_memory;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_memory is
  signal data4 : STD_LOGIC_VECTOR ( 22 downto 19 );
  signal dout_i : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \goreg_dm.dout_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[22]\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_dmem
     port map (
      ADDRA(5) => \gc1.count_d2_reg[5]_rep__0\,
      ADDRA(4) => \gc1.count_d2_reg[4]_rep__0\,
      ADDRA(3) => \gc1.count_d2_reg[3]_rep__0\,
      ADDRA(2) => \gc1.count_d2_reg[2]_rep__0\,
      ADDRA(1) => \gc1.count_d2_reg[1]_rep__0\,
      ADDRA(0) => \gc1.count_d2_reg[0]_rep__0\,
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      E(0) => E(0),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \gc1.count_d2_reg[9]\(9 downto 0) => \gc1.count_d2_reg[9]\(9 downto 0),
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[7]\ => \gcc0.gc0.count_d1_reg[7]\,
      \gcc0.gc0.count_d1_reg[7]_0\ => \gcc0.gc0.count_d1_reg[7]_0\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_d1_reg[8]_0\ => \gcc0.gc0.count_d1_reg[8]_0\,
      \gcc0.gc0.count_d1_reg[8]_1\ => \gcc0.gc0.count_d1_reg[8]_1\,
      \gcc0.gc0.count_d1_reg[9]\ => \gcc0.gc0.count_d1_reg[9]\,
      \gcc0.gc0.count_d1_reg[9]_0\ => \gcc0.gc0.count_d1_reg[9]_0\,
      \gcc0.gc0.count_d1_reg[9]_1\ => \gcc0.gc0.count_d1_reg[9]_1\,
      \gcc0.gc0.count_d1_reg[9]_2\ => \gcc0.gc0.count_d1_reg[9]_2\,
      \goreg_dm.dout_i_reg[22]\(22 downto 0) => dout_i(22 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg_1,
      ram_full_fb_i_reg_2 => ram_full_fb_i_reg_2,
      ram_full_fb_i_reg_3 => ram_full_fb_i_reg_3,
      ram_full_fb_i_reg_4 => ram_full_fb_i_reg_4,
      s_axi_aclk => s_axi_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(0),
      Q => \goreg_dm.dout_i_reg_n_0_[0]\,
      R => SR(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(10),
      Q => \sig_ip2bus_data_reg[17]\(8),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(11),
      Q => \sig_ip2bus_data_reg[17]\(9),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(12),
      Q => \sig_ip2bus_data_reg[17]\(10),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(13),
      Q => \sig_ip2bus_data_reg[17]\(11),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(14),
      Q => \sig_ip2bus_data_reg[17]\(12),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(15),
      Q => \goreg_dm.dout_i_reg_n_0_[15]\,
      R => SR(0)
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(16),
      Q => \goreg_dm.dout_i_reg_n_0_[16]\,
      R => SR(0)
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(17),
      Q => \goreg_dm.dout_i_reg_n_0_[17]\,
      R => SR(0)
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(18),
      Q => \goreg_dm.dout_i_reg_n_0_[18]\,
      R => SR(0)
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(19),
      Q => \goreg_dm.dout_i_reg_n_0_[19]\,
      R => SR(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(1),
      Q => \goreg_dm.dout_i_reg_n_0_[1]\,
      R => SR(0)
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(20),
      Q => \goreg_dm.dout_i_reg_n_0_[20]\,
      R => SR(0)
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(21),
      Q => \goreg_dm.dout_i_reg_n_0_[21]\,
      R => SR(0)
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(22),
      Q => \goreg_dm.dout_i_reg_n_0_[22]\,
      R => SR(0)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(2),
      Q => \sig_ip2bus_data_reg[17]\(0),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(3),
      Q => \sig_ip2bus_data_reg[17]\(1),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(4),
      Q => \sig_ip2bus_data_reg[17]\(2),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(5),
      Q => \sig_ip2bus_data_reg[17]\(3),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(6),
      Q => \sig_ip2bus_data_reg[17]\(4),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(7),
      Q => \sig_ip2bus_data_reg[17]\(5),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(8),
      Q => \sig_ip2bus_data_reg[17]\(6),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(9),
      Q => \sig_ip2bus_data_reg[17]\(7),
      R => SR(0)
    );
\sig_ip2bus_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8333388B80000"
    )
        port map (
      I0 => data4(21),
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I2 => \sig_register_array_reg[1][9]\(2),
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I5 => \sig_register_array_reg[0][10]\,
      O => D(6)
    );
\sig_ip2bus_data[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000222E"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[21]\,
      I1 => empty_fwft_i_reg,
      I2 => \grxd.rx_partial_pkt_reg\,
      I3 => CO(0),
      I4 => sig_rx_channel_reset_reg,
      O => data4(21)
    );
\sig_ip2bus_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8333388B80000"
    )
        port map (
      I0 => data4(20),
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I2 => \sig_register_array_reg[1][9]\(1),
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I5 => \sig_register_array_reg[0][11]\,
      O => D(5)
    );
\sig_ip2bus_data[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000222E"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[20]\,
      I1 => empty_fwft_i_reg,
      I2 => \grxd.rx_partial_pkt_reg\,
      I3 => CO(0),
      I4 => sig_rx_channel_reset_reg,
      O => data4(20)
    );
\sig_ip2bus_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8333388B80000"
    )
        port map (
      I0 => data4(19),
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I2 => \sig_register_array_reg[1][9]\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I5 => \sig_register_array_reg[0][12]\,
      O => D(4)
    );
\sig_ip2bus_data[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000222E"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[19]\,
      I1 => empty_fwft_i_reg,
      I2 => \grxd.rx_partial_pkt_reg\,
      I3 => CO(0),
      I4 => sig_rx_channel_reset_reg,
      O => data4(19)
    );
\sig_ip2bus_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A80800000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I1 => \goreg_dm.dout_i_reg_n_0_[18]\,
      I2 => empty_fwft_i_reg,
      I3 => ram_full_i_reg,
      I4 => sig_rx_channel_reset_reg,
      I5 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      O => D(3)
    );
\sig_ip2bus_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A80800000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I1 => \goreg_dm.dout_i_reg_n_0_[17]\,
      I2 => empty_fwft_i_reg,
      I3 => ram_full_i_reg,
      I4 => sig_rx_channel_reset_reg,
      I5 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      O => D(2)
    );
\sig_ip2bus_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A80800000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I1 => \goreg_dm.dout_i_reg_n_0_[16]\,
      I2 => empty_fwft_i_reg,
      I3 => ram_full_i_reg,
      I4 => sig_rx_channel_reset_reg,
      I5 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      O => D(1)
    );
\sig_ip2bus_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A80800000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I1 => \goreg_dm.dout_i_reg_n_0_[15]\,
      I2 => empty_fwft_i_reg,
      I3 => ram_full_i_reg,
      I4 => sig_rx_channel_reset_reg,
      I5 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      O => D(0)
    );
\sig_ip2bus_data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400040004F0040"
    )
        port map (
      I0 => sig_rx_channel_reset_reg,
      I1 => \goreg_dm.dout_i_reg_n_0_[1]\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I3 => empty_fwft_i_reg,
      I4 => DI(0),
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => \sig_ip2bus_data_reg[30]\
    );
\sig_ip2bus_data[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_rx_channel_reset_reg,
      I1 => \goreg_dm.dout_i_reg_n_0_[0]\,
      I2 => empty_fwft_i_reg,
      O => \sig_ip2bus_data_reg[31]\(0)
    );
\sig_ip2bus_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8333388B80000"
    )
        port map (
      I0 => data4(22),
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      I2 => \sig_register_array_reg[1][9]\(3),
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I5 => \sig_register_array_reg[0][9]\,
      O => D(7)
    );
\sig_ip2bus_data[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000222E"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[22]\,
      I1 => empty_fwft_i_reg,
      I2 => \grxd.rx_partial_pkt_reg\,
      I3 => CO(0),
      I4 => sig_rx_channel_reset_reg,
      O => data4(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_status_flags_ss is
  port (
    p_2_out : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_status_flags_ss : entity is "fifo_generator_v13_1_0_rd_status_flags_ss";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_status_flags_ss;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_status_flags_ss is
  signal comp0 : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  signal \ram_empty_i0__3\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  p_2_out <= \^p_2_out\;
c1: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_4
     port map (
      comp0 => comp0,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\
    );
c2: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_5
     port map (
      E(0) => E(0),
      comp0 => comp0,
      p_1_out => p_1_out,
      p_2_out => \^p_2_out\,
      \ram_empty_i0__3\ => \ram_empty_i0__3\,
      rx_len_wr_en => rx_len_wr_en,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ram_empty_i0__3\,
      Q => \^p_2_out\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_status_flags_ss is
  port (
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_status_flags_ss : entity is "fifo_generator_v13_1_0_wr_status_flags_ss";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_status_flags_ss;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_status_flags_ss is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \^ram_full_fb_i_reg_0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
begin
  ram_full_fb_i_reg_0 <= \^ram_full_fb_i_reg_0\;
c0: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare
     port map (
      comp1 => comp1,
      p_7_out => p_7_out,
      ram_full_fb_i_reg => c0_n_0,
      ram_full_fb_i_reg_0 => \^ram_full_fb_i_reg_0\,
      rx_len_wr_en => rx_len_wr_en,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
c1: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_compare_3
     port map (
      comp1 => comp1,
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0)
    );
\gcc0.gc0.count_d1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => \^ram_full_fb_i_reg_0\,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c0_n_0,
      Q => \^ram_full_fb_i_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_axi_wrapper is
  port (
    s_axi4_awready : out STD_LOGIC;
    s_axi4_wready : out STD_LOGIC;
    s_axi4_arready : out STD_LOGIC;
    s_axi4_bvalid : out STD_LOGIC;
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_rlast : out STD_LOGIC;
    s_axi4_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out : out STD_LOGIC;
    \gaxi_full_sm.present_state_reg[0]\ : out STD_LOGIC;
    \gaxi_full_sm.present_state_reg[0]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : out STD_LOGIC;
    \count_reg[12]\ : out STD_LOGIC;
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_bready : in STD_LOGIC;
    s_axi4_wvalid : in STD_LOGIC;
    s_axi4_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_rready : in STD_LOGIC;
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi4_araddr_19__s_port_\ : in STD_LOGIC;
    s_axi4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    s_axi4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_awvalid : in STD_LOGIC;
    \s_axi4_araddr_11__s_port_\ : in STD_LOGIC;
    \s_axi4_araddr_3__s_port_\ : in STD_LOGIC;
    s_axi4_arvalid : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[5]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    s_axi4_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_axi_wrapper : entity is "axi_wrapper";
end top_axi_fifo_mm_s_0_0_axi_wrapper;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_axi_wrapper is
  signal \s_axi4_araddr_11__s_net_1\ : STD_LOGIC;
  signal \s_axi4_araddr_19__s_net_1\ : STD_LOGIC;
  signal \s_axi4_araddr_3__s_net_1\ : STD_LOGIC;
begin
  \s_axi4_araddr_11__s_net_1\ <= \s_axi4_araddr_11__s_port_\;
  \s_axi4_araddr_19__s_net_1\ <= \s_axi4_araddr_19__s_port_\;
  \s_axi4_araddr_3__s_net_1\ <= \s_axi4_araddr_3__s_port_\;
axi_rd_sm: entity work.top_axi_fifo_mm_s_0_0_axi_read_wrapper
     port map (
      AS(0) => AS(0),
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\(0) => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\(0),
      \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\,
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[5]\ => \count_reg[5]\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gaxi_full_sm.present_state_reg[0]\ => \gaxi_full_sm.present_state_reg[0]\,
      \gaxi_full_sm.present_state_reg[0]_0\ => \gaxi_full_sm.present_state_reg[0]_0\,
      s_axi4_araddr(31 downto 0) => s_axi4_araddr(31 downto 0),
      \s_axi4_araddr_11__s_port_\ => \s_axi4_araddr_11__s_net_1\,
      \s_axi4_araddr_19__s_port_\ => \s_axi4_araddr_19__s_net_1\,
      \s_axi4_araddr_3__s_port_\ => \s_axi4_araddr_3__s_net_1\,
      s_axi4_arid(0) => s_axi4_arid(0),
      s_axi4_arlen(7 downto 0) => s_axi4_arlen(7 downto 0),
      s_axi4_arready => s_axi4_arready,
      s_axi4_arvalid => s_axi4_arvalid,
      s_axi4_rid(0) => s_axi4_rid(0),
      s_axi4_rlast => s_axi4_rlast,
      s_axi4_rready => s_axi4_rready,
      s_axi4_rvalid => s_axi4_rvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(0),
      \sig_register_array_reg[0][2]\(0) => \sig_register_array_reg[0][2]\(0),
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\
    );
axi_wr_fsm: entity work.top_axi_fifo_mm_s_0_0_axi_write_wrapper
     port map (
      AS(0) => AS(0),
      E(0) => E(0),
      \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0) => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(0),
      p_0_in => p_0_in,
      p_1_out => p_1_out,
      s_axi4_awaddr(31 downto 0) => s_axi4_awaddr(31 downto 0),
      s_axi4_awid(0) => s_axi4_awid(0),
      s_axi4_awlen(7 downto 0) => s_axi4_awlen(7 downto 0),
      s_axi4_awready => s_axi4_awready,
      s_axi4_awvalid => s_axi4_awvalid,
      s_axi4_bid(0) => s_axi4_bid(0),
      s_axi4_bready => s_axi4_bready,
      s_axi4_bvalid => s_axi4_bvalid,
      s_axi4_wready => s_axi4_wready,
      s_axi4_wstrb(3 downto 0) => s_axi4_wstrb(3 downto 0),
      s_axi4_wvalid => s_axi4_wvalid,
      s_axi_aclk => s_axi_aclk,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_slave_attachment is
  port (
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    IPIC_STATE_reg : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]_1\ : out STD_LOGIC;
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][6]\ : out STD_LOGIC;
    \sig_register_array_reg[0][6]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]\ : out STD_LOGIC;
    \sig_register_array_reg[0][8]\ : out STD_LOGIC;
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_ip2bus_data_reg[1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[1]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[1]_1\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_tx_channel_reset_reg : out STD_LOGIC;
    sig_rx_channel_reset_reg : out STD_LOGIC;
    sig_txd_sb_wr_en_reg : out STD_LOGIC;
    \sig_txd_wr_data_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[1][12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    IP2Bus_RdAck_reg : out STD_LOGIC;
    IP2Bus_WrAck_reg : out STD_LOGIC;
    sig_str_rst_reg : out STD_LOGIC;
    sig_rd_rlen_reg : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    cs_ce_clr : in STD_LOGIC;
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxi_full_sm.present_state_reg[0]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    tx_fifo_or : in STD_LOGIC;
    \sig_register_array_reg[0][3]_2\ : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    \sig_register_array_reg[0][4]_0\ : in STD_LOGIC;
    \sig_register_array[0]5_in\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    IPIC_STATE : in STD_LOGIC;
    \sig_register_array_reg[0][6]_1\ : in STD_LOGIC;
    sig_txd_reset : in STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : in STD_LOGIC;
    sig_rxd_reset : in STD_LOGIC;
    \sig_register_array_reg[0][8]_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][9]_0\ : in STD_LOGIC;
    \gpes.prog_empty_i_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][10]_0\ : in STD_LOGIC;
    sig_rxd_prog_full : in STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : in STD_LOGIC;
    \gpes.prog_empty_i_reg_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    IP2Bus_RdAck_reg_0 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \eqOp__6\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \sig_register_array_reg[1][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tx_channel_reset_reg_0 : in STD_LOGIC;
    sig_tx_channel_reset_reg_1 : in STD_LOGIC;
    axi_str_txd_tlast : in STD_LOGIC;
    empty_fwft_i : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    sig_txd_prog_full_d1 : in STD_LOGIC;
    sig_txd_prog_empty : in STD_LOGIC;
    sig_txd_prog_empty_d1 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fg_len_empty : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rx_channel_reset_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    IP2Bus_WrAck_reg_0 : in STD_LOGIC;
    sig_rx_channel_reset_reg_2 : in STD_LOGIC;
    sig_tx_channel_reset_reg_2 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_slave_attachment : entity is "slave_attachment";
end top_axi_fifo_mm_s_0_0_slave_attachment;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_slave_attachment is
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[5]\ : STD_LOGIC;
  signal bus2ip_rnw_i03_out : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \s_axi_rdata_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal sig_Bus2IP_RNW : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of bus2ip_rnw_i_i_1 : label is "soft_lutpair79";
begin
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
I_DECODER: entity work.top_axi_fifo_mm_s_0_0_address_decoder
     port map (
      D(2 downto 0) => D(2 downto 0),
      IP2Bus_RdAck_reg => IP2Bus_RdAck_reg,
      IP2Bus_RdAck_reg_0 => IP2Bus_RdAck_reg_0,
      IP2Bus_WrAck_reg => IP2Bus_WrAck_reg,
      IP2Bus_WrAck_reg_0 => IP2Bus_WrAck_reg_0,
      IPIC_STATE => IPIC_STATE,
      IPIC_STATE_reg => IPIC_STATE_reg,
      Q => start2,
      axi_str_txd_tlast => axi_str_txd_tlast,
      axi_str_txd_tready => axi_str_txd_tready,
      \bus2ip_addr_i_reg[5]\(3) => \bus2ip_addr_i_reg_n_0_[5]\,
      \bus2ip_addr_i_reg[5]\(2) => \bus2ip_addr_i_reg_n_0_[4]\,
      \bus2ip_addr_i_reg[5]\(1) => \bus2ip_addr_i_reg_n_0_[3]\,
      \bus2ip_addr_i_reg[5]\(0) => \bus2ip_addr_i_reg_n_0_[2]\,
      \count_reg[0]\(0) => \count_reg[0]\(0),
      cs_ce_clr => cs_ce_clr,
      empty_fwft_i => empty_fwft_i,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \eqOp__6\ => \eqOp__6\,
      \gaxi_full_sm.present_state_reg[0]\ => \gaxi_full_sm.present_state_reg[0]\,
      \gaxi_full_sm.r_last_r_reg\(0) => \gaxi_full_sm.r_last_r_reg\(0),
      \gfifo_gen.gmm2s.vacancy_i_reg[1]\(0) => Q(0),
      \gpes.prog_empty_i_reg\ => \gpes.prog_empty_i_reg\,
      \gpes.prog_empty_i_reg_0\ => \gpes.prog_empty_i_reg_0\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      rx_fg_len_empty => rx_fg_len_empty,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(12 downto 0) => s_axi_wdata(12 downto 0),
      sig_Bus2IP_RNW => sig_Bus2IP_RNW,
      \sig_ip2bus_data_reg[1]\ => \sig_ip2bus_data_reg[1]\,
      \sig_ip2bus_data_reg[1]_0\ => \sig_ip2bus_data_reg[1]_0\,
      \sig_ip2bus_data_reg[1]_1\ => \sig_ip2bus_data_reg[1]_1\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array[0]5_in\ => \sig_register_array[0]5_in\,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][10]_0\ => \sig_register_array_reg[0][10]_0\,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][11]_0\ => \sig_register_array_reg[0][11]_0\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][12]_0\ => \sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][3]_0\ => \sig_register_array_reg[0][3]_0\,
      \sig_register_array_reg[0][3]_1\ => \sig_register_array_reg[0][3]_1\,
      \sig_register_array_reg[0][3]_2\ => \sig_register_array_reg[0][3]_2\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][4]_0\ => \sig_register_array_reg[0][4]_0\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][5]_0\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][6]_0\ => \sig_register_array_reg[0][6]_0\,
      \sig_register_array_reg[0][6]_1\ => \sig_register_array_reg[0][6]_1\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][7]_0\ => \sig_register_array_reg[0][7]_0\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][8]_0\ => \sig_register_array_reg[0][8]_0\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      \sig_register_array_reg[0][9]_0\ => \sig_register_array_reg[0][9]_0\,
      \sig_register_array_reg[1][0]\(12 downto 0) => \sig_register_array_reg[1][0]\(12 downto 0),
      \sig_register_array_reg[1][12]\(0) => \sig_register_array_reg[1][12]\(0),
      \sig_register_array_reg[1][1]\(0) => \sig_register_array_reg[1][1]\(0),
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0(0) => sig_rx_channel_reset_reg_0(0),
      sig_rx_channel_reset_reg_1 => sig_rx_channel_reset_reg_1,
      sig_rx_channel_reset_reg_2 => sig_rx_channel_reset_reg_2,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full => sig_rxd_prog_full,
      sig_rxd_reset => sig_rxd_reset,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_tx_channel_reset_reg_0 => sig_tx_channel_reset_reg_0,
      sig_tx_channel_reset_reg_1 => sig_tx_channel_reset_reg_1,
      sig_tx_channel_reset_reg_2 => sig_tx_channel_reset_reg_2,
      sig_txd_prog_empty => sig_txd_prog_empty,
      sig_txd_prog_empty_d1 => sig_txd_prog_empty_d1,
      sig_txd_prog_full_d1 => sig_txd_prog_full_d1,
      sig_txd_reset => sig_txd_reset,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[0]\(0) => \sig_txd_wr_data_reg[0]\(0),
      tx_fifo_or => tx_fifo_or
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[4]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => s_axi_wvalid,
      I3 => state(1),
      I4 => state(0),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[5]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[2]\,
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[3]\,
      R => rst
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => \bus2ip_addr_i[4]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[4]\,
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_2_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[5]\,
      R => rst
    );
bus2ip_rnw_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => s_axi_arvalid,
      O => bus2ip_rnw_i03_out
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => bus2ip_rnw_i03_out,
      Q => sig_Bus2IP_RNW,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => SR(0),
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => IP2Bus_WrAck_reg_0,
      I1 => state(1),
      I2 => state(0),
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => rst
    );
\s_axi_rdata_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \s_axi_rdata_i[31]_i_1_n_0\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(0),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(10),
      Q => s_axi_rdata(10),
      R => rst
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(11),
      Q => s_axi_rdata(11),
      R => rst
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(12),
      Q => s_axi_rdata(12),
      R => rst
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(13),
      Q => s_axi_rdata(13),
      R => rst
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(14),
      Q => s_axi_rdata(14),
      R => rst
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(15),
      Q => s_axi_rdata(15),
      R => rst
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(16),
      Q => s_axi_rdata(16),
      R => rst
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(17),
      Q => s_axi_rdata(17),
      R => rst
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(18),
      Q => s_axi_rdata(18),
      R => rst
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(19),
      Q => s_axi_rdata(19),
      R => rst
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(1),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(20),
      Q => s_axi_rdata(20),
      R => rst
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(21),
      Q => s_axi_rdata(21),
      R => rst
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(22),
      Q => s_axi_rdata(22),
      R => rst
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(23),
      Q => s_axi_rdata(23),
      R => rst
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(24),
      Q => s_axi_rdata(24),
      R => rst
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(25),
      Q => s_axi_rdata(25),
      R => rst
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(26),
      Q => s_axi_rdata(26),
      R => rst
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(27),
      Q => s_axi_rdata(27),
      R => rst
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(28),
      Q => s_axi_rdata(28),
      R => rst
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(29),
      Q => s_axi_rdata(29),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(2),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(30),
      Q => s_axi_rdata(30),
      R => rst
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(31),
      Q => s_axi_rdata(31),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(3),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(4),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(5),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(6),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(7),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(8),
      Q => s_axi_rdata(8),
      R => rst
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata_i[31]_i_1_n_0\,
      D => \sig_ip2bus_data_reg[0]\(9),
      Q => s_axi_rdata(9),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => IP2Bus_RdAck_reg_0,
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_rready,
      I4 => \^s_axi_rvalid\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => state(1),
      I4 => state(0),
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FC44FC"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => state(0),
      I2 => s_axi_arvalid,
      I3 => state(1),
      I4 => IP2Bus_WrAck_reg_0,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \^s_axi_bvalid\,
      I2 => s_axi_rready,
      I3 => \^s_axi_rvalid\,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF07770000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \^s_axi_bvalid\,
      I2 => s_axi_rready,
      I3 => \^s_axi_rvalid\,
      I4 => state(1),
      I5 => \state[1]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"383B383838383838"
    )
        port map (
      I0 => IP2Bus_RdAck_reg_0,
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end top_axi_fifo_mm_s_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width
     port map (
      D(0) => D(0),
      DIADI(0) => DIADI(0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0) => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[1].ram.r\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      D(8 downto 0) => D(9 downto 1),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[8]\(8 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(8 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[2].ram.r\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      D(8 downto 0) => D(18 downto 10),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[17]\(8 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(17 downto 9),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[3].ram.r\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      D(8 downto 0) => D(27 downto 19),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[26]\(8 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(26 downto 18),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[4].ram.r\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      D(4 downto 0) => D(32 downto 28),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(4 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 27),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_blk_mem_gen_generic_cstr_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_blk_mem_gen_generic_cstr_19 : entity is "blk_mem_gen_generic_cstr";
end top_axi_fifo_mm_s_0_0_blk_mem_gen_generic_cstr_19;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_blk_mem_gen_generic_cstr_19 is
begin
\ramloop[1].ram.r\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized0_20\
     port map (
      D(8 downto 0) => D(8 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[2].ram.r\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized1_21\
     port map (
      D(8 downto 0) => D(17 downto 9),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(17 downto 9),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[3].ram.r\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized2_22\
     port map (
      D(8 downto 0) => D(26 downto 18),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(26 downto 18),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[4].ram.r\: entity work.\top_axi_fifo_mm_s_0_0_blk_mem_gen_prim_width__parameterized3_23\
     port map (
      D(4 downto 0) => D(31 downto 27),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(31 downto 27),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_logic is
  port (
    p_6_out : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gtxd.sig_txd_prog_empty_d1_reg\ : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    tx_fifo_or : out STD_LOGIC;
    \gfifo_gen.gmm2s.vacancy_i_reg[12]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txd_tready : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    rd_en_int_sync : in STD_LOGIC;
    sig_txd_prog_empty_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_logic : entity is "fifo_generator_v13_0_2_rd_logic";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_logic;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_logic is
  signal cntr_en : STD_LOGIC;
  signal \dc/count_reg\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gr1.rfwft_n_10\ : STD_LOGIC;
  signal \gr1.rfwft_n_11\ : STD_LOGIC;
  signal \gr1.rfwft_n_12\ : STD_LOGIC;
  signal \gr1.rfwft_n_13\ : STD_LOGIC;
  signal \gr1.rfwft_n_14\ : STD_LOGIC;
  signal \gr1.rfwft_n_15\ : STD_LOGIC;
  signal \gr1.rfwft_n_16\ : STD_LOGIC;
  signal \gr1.rfwft_n_19\ : STD_LOGIC;
  signal \gr1.rfwft_n_4\ : STD_LOGIC;
  signal \gr1.rfwft_n_5\ : STD_LOGIC;
  signal \gr1.rfwft_n_6\ : STD_LOGIC;
  signal \gr1.rfwft_n_7\ : STD_LOGIC;
  signal \gr1.rfwft_n_8\ : STD_LOGIC;
  signal \gr1.rfwft_n_9\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_6_out\ : STD_LOGIC;
begin
  p_6_out <= \^p_6_out\;
\gr1.gdcf.dc\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_dc_ss_fwft
     port map (
      O(3) => \gr1.rfwft_n_4\,
      O(2) => \gr1.rfwft_n_5\,
      O(1) => \gr1.rfwft_n_6\,
      O(0) => \gr1.rfwft_n_7\,
      Q(0) => Q(1),
      cntr_en => cntr_en,
      count_reg(12 downto 0) => \dc/count_reg\(12 downto 0),
      \count_reg[11]\(3) => \gr1.rfwft_n_12\,
      \count_reg[11]\(2) => \gr1.rfwft_n_13\,
      \count_reg[11]\(1) => \gr1.rfwft_n_14\,
      \count_reg[11]\(0) => \gr1.rfwft_n_15\,
      \count_reg[11]_0\(0) => \gr1.rfwft_n_16\,
      \count_reg[7]\(3) => \gr1.rfwft_n_8\,
      \count_reg[7]\(2) => \gr1.rfwft_n_9\,
      \count_reg[7]\(1) => \gr1.rfwft_n_10\,
      \count_reg[7]\(0) => \gr1.rfwft_n_11\,
      \gfifo_gen.gmm2s.vacancy_i_reg[12]\(11 downto 0) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(11 downto 0),
      s_axi_aclk => s_axi_aclk,
      tx_fifo_or => tx_fifo_or
    );
\gr1.rfwft\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_fwft
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      E(0) => \^p_6_out\,
      O(3) => \gr1.rfwft_n_4\,
      O(2) => \gr1.rfwft_n_5\,
      O(1) => \gr1.rfwft_n_6\,
      O(0) => \gr1.rfwft_n_7\,
      Q(1 downto 0) => Q(1 downto 0),
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      cntr_en => cntr_en,
      count_reg(12 downto 0) => \dc/count_reg\(12 downto 0),
      \count_reg[11]\(3) => \gr1.rfwft_n_12\,
      \count_reg[11]\(2) => \gr1.rfwft_n_13\,
      \count_reg[11]\(1) => \gr1.rfwft_n_14\,
      \count_reg[11]\(0) => \gr1.rfwft_n_15\,
      \count_reg[12]\(0) => \gr1.rfwft_n_16\,
      \count_reg[7]\(3) => \gr1.rfwft_n_8\,
      \count_reg[7]\(2) => \gr1.rfwft_n_9\,
      \count_reg[7]\(1) => \gr1.rfwft_n_10\,
      \count_reg[7]\(0) => \gr1.rfwft_n_11\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\,
      \goreg_bm.dout_i_reg[0]\(0) => E(0),
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \greg.gpcry_sym.diff_pntr_pad_reg[4]\ => \gr1.rfwft_n_19\,
      p_2_out => p_2_out,
      ram_full_i_reg => ram_full_i_reg,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      s_axi_aclk => s_axi_aclk
    );
\grss.gpe.rdpe\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_pe_ss
     port map (
      E(0) => \^p_6_out\,
      Q(0) => Q(1),
      S(3 downto 0) => S(3 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[10]_0\(10 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(3 downto 0) => \gcc0.gc0.count_d1_reg[11]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[7]\(3 downto 0) => \gcc0.gc0.count_d1_reg[7]\(3 downto 0),
      \gtxd.sig_txd_prog_empty_d1_reg\ => \gtxd.sig_txd_prog_empty_d1_reg\,
      ram_empty_fb_i_reg => \gr1.rfwft_n_19\,
      ram_full_i_reg => ram_full_i_reg,
      s_axi_aclk => s_axi_aclk,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      sig_txd_prog_empty_d1 => sig_txd_prog_empty_d1
    );
\grss.rsts\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_status_flags_ss
     port map (
      E(0) => \^p_6_out\,
      Q(0) => Q(1),
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[10]\ => \gcc0.gc0.count_d1_reg[10]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      p_2_out => p_2_out,
      ram_full_i_reg => ram_full_i_reg,
      s_axi_aclk => s_axi_aclk,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
rpntr: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_bin_cntr
     port map (
      D(11 downto 0) => D(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      E(0) => \^p_6_out\,
      Q(0) => Q(1),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_logic_12 is
  port (
    valid_fwft : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    \count_reg[12]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC;
    \count_reg[7]_0\ : out STD_LOGIC;
    \count_reg[7]_1\ : out STD_LOGIC;
    \count_reg[7]_2\ : out STD_LOGIC;
    \count_reg[11]\ : out STD_LOGIC;
    \count_reg[11]_0\ : out STD_LOGIC;
    \count_reg[11]_1\ : out STD_LOGIC;
    \count_reg[11]_2\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \grxd.sig_rxd_prog_empty_d1_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[2]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \sig_ip2bus_data_reg[2]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[17]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : in STD_LOGIC;
    cntr_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    \sig_register_array_reg[1][2]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    \count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rst_ored_sync__1\ : in STD_LOGIC;
    rd_en_int_sync : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_logic_12 : entity is "fifo_generator_v13_0_2_rd_logic";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_logic_12;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_logic_12 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_reg[11]\ : STD_LOGIC;
  signal \^count_reg[11]_0\ : STD_LOGIC;
  signal \^count_reg[11]_1\ : STD_LOGIC;
  signal \^count_reg[11]_2\ : STD_LOGIC;
  signal \^count_reg[7]\ : STD_LOGIC;
  signal \^count_reg[7]_0\ : STD_LOGIC;
  signal \^count_reg[7]_1\ : STD_LOGIC;
  signal \^count_reg[7]_2\ : STD_LOGIC;
  signal \gr1.rfwft_n_10\ : STD_LOGIC;
  signal \gr1.rfwft_n_11\ : STD_LOGIC;
  signal \gr1.rfwft_n_12\ : STD_LOGIC;
  signal \gr1.rfwft_n_13\ : STD_LOGIC;
  signal \gr1.rfwft_n_14\ : STD_LOGIC;
  signal \gr1.rfwft_n_15\ : STD_LOGIC;
  signal \gr1.rfwft_n_16\ : STD_LOGIC;
  signal \gr1.rfwft_n_17\ : STD_LOGIC;
  signal \gr1.rfwft_n_20\ : STD_LOGIC;
  signal \gr1.rfwft_n_4\ : STD_LOGIC;
  signal \gr1.rfwft_n_5\ : STD_LOGIC;
  signal \gr1.rfwft_n_6\ : STD_LOGIC;
  signal \gr1.rfwft_n_7\ : STD_LOGIC;
  signal \gr1.rfwft_n_8\ : STD_LOGIC;
  signal \gr1.rfwft_n_9\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_6_out\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[17]\ : STD_LOGIC;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \count_reg[11]\ <= \^count_reg[11]\;
  \count_reg[11]_0\ <= \^count_reg[11]_0\;
  \count_reg[11]_1\ <= \^count_reg[11]_1\;
  \count_reg[11]_2\ <= \^count_reg[11]_2\;
  \count_reg[7]\ <= \^count_reg[7]\;
  \count_reg[7]_0\ <= \^count_reg[7]_0\;
  \count_reg[7]_1\ <= \^count_reg[7]_1\;
  \count_reg[7]_2\ <= \^count_reg[7]_2\;
  p_6_out <= \^p_6_out\;
  \sig_ip2bus_data_reg[17]\ <= \^sig_ip2bus_data_reg[17]\;
\gr1.gdcf.dc\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_dc_ss_fwft_33
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => \^di\(3 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O(3) => \gr1.rfwft_n_5\,
      O(2) => \gr1.rfwft_n_6\,
      O(1) => \gr1.rfwft_n_7\,
      O(0) => \gr1.rfwft_n_8\,
      Q(0) => Q(0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      cntr_en => cntr_en,
      \count_reg[11]\(3) => \^count_reg[11]_2\,
      \count_reg[11]\(2) => \^count_reg[11]_1\,
      \count_reg[11]\(1) => \^count_reg[11]_0\,
      \count_reg[11]\(0) => \^count_reg[11]\,
      \count_reg[11]_0\(3) => \gr1.rfwft_n_13\,
      \count_reg[11]_0\(2) => \gr1.rfwft_n_14\,
      \count_reg[11]_0\(1) => \gr1.rfwft_n_15\,
      \count_reg[11]_0\(0) => \gr1.rfwft_n_16\,
      \count_reg[11]_1\(0) => \gr1.rfwft_n_17\,
      \count_reg[12]\(3 downto 0) => O(3 downto 0),
      \count_reg[12]_0\(0) => \count_reg[12]_0\(0),
      \count_reg[4]\(3 downto 0) => \count_reg[4]\(3 downto 0),
      \count_reg[7]\(3) => \^count_reg[7]_2\,
      \count_reg[7]\(2) => \^count_reg[7]_1\,
      \count_reg[7]\(1) => \^count_reg[7]_0\,
      \count_reg[7]\(0) => \^count_reg[7]\,
      \count_reg[7]_0\(3) => \gr1.rfwft_n_9\,
      \count_reg[7]_0\(2) => \gr1.rfwft_n_10\,
      \count_reg[7]_0\(1) => \gr1.rfwft_n_11\,
      \count_reg[7]_0\(0) => \gr1.rfwft_n_12\,
      \count_reg[8]\(3 downto 0) => \count_reg[8]\(3 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0),
      \goreg_dm.dout_i_reg[12]\(9 downto 0) => \goreg_dm.dout_i_reg[12]\(9 downto 0),
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      ram_full_i_reg => ram_full_i_reg_0,
      s_axi_aclk => s_axi_aclk,
      \sig_ip2bus_data_reg[17]\ => \^sig_ip2bus_data_reg[17]\,
      \sig_ip2bus_data_reg[17]_0\ => \sig_ip2bus_data_reg[17]_0\,
      \sig_ip2bus_data_reg[17]_1\(3 downto 0) => \sig_ip2bus_data_reg[17]_1\(3 downto 0),
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]\,
      \sig_ip2bus_data_reg[21]\(3 downto 0) => \sig_ip2bus_data_reg[21]\(3 downto 0),
      \sig_ip2bus_data_reg[25]\(3 downto 0) => \sig_ip2bus_data_reg[25]\(3 downto 0),
      \sig_ip2bus_data_reg[29]\(0) => \sig_ip2bus_data_reg[29]\(0),
      \sig_ip2bus_data_reg[2]\(16 downto 0) => \sig_ip2bus_data_reg[2]\(16 downto 0),
      \sig_ip2bus_data_reg[2]_0\ => \sig_ip2bus_data_reg[2]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[1][2]\(6 downto 0) => \sig_register_array_reg[1][2]\(6 downto 0),
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
\gr1.rfwft\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_fwft_34
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      DI(3 downto 0) => \^di\(3 downto 0),
      E(0) => \^p_6_out\,
      O(3) => \gr1.rfwft_n_5\,
      O(2) => \gr1.rfwft_n_6\,
      O(1) => \gr1.rfwft_n_7\,
      O(0) => \gr1.rfwft_n_8\,
      Q(0) => Q(0),
      \count_reg[11]\(3) => \gr1.rfwft_n_13\,
      \count_reg[11]\(2) => \gr1.rfwft_n_14\,
      \count_reg[11]\(1) => \gr1.rfwft_n_15\,
      \count_reg[11]\(0) => \gr1.rfwft_n_16\,
      \count_reg[11]_0\(3) => \^count_reg[11]_2\,
      \count_reg[11]_0\(2) => \^count_reg[11]_1\,
      \count_reg[11]_0\(1) => \^count_reg[11]_0\,
      \count_reg[11]_0\(0) => \^count_reg[11]\,
      \count_reg[12]\ => valid_fwft,
      \count_reg[12]_0\ => \count_reg[12]\,
      \count_reg[12]_1\(0) => \gr1.rfwft_n_17\,
      \count_reg[12]_2\ => \^sig_ip2bus_data_reg[17]\,
      \count_reg[7]\(3) => \gr1.rfwft_n_9\,
      \count_reg[7]\(2) => \gr1.rfwft_n_10\,
      \count_reg[7]\(1) => \gr1.rfwft_n_11\,
      \count_reg[7]\(0) => \gr1.rfwft_n_12\,
      \count_reg[7]_0\(3) => \^count_reg[7]_2\,
      \count_reg[7]_0\(2) => \^count_reg[7]_1\,
      \count_reg[7]_0\(1) => \^count_reg[7]_0\,
      \count_reg[7]_0\(0) => \^count_reg[7]\,
      \gaxi_full_sm.r_last_r_reg\ => \gaxi_full_sm.r_last_r_reg\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\,
      \goreg_bm.dout_i_reg[9]\(0) => E(0),
      \greg.gpcry_sym.diff_pntr_pad_reg[4]\ => \gr1.rfwft_n_20\,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      p_2_out => p_2_out,
      ram_empty_fb_i_reg => \gr1.rfwft_n_4\,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg => ram_full_i_reg_1,
      ram_full_i_reg_0 => ram_full_i_reg,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync => rst_int_sync,
      \rst_ored_sync__1\ => \rst_ored_sync__1\,
      s_axi_aclk => s_axi_aclk
    );
\grss.gpe.rdpe\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_pe_ss_35
     port map (
      E(0) => \^p_6_out\,
      Q(0) => Q(0),
      S(3 downto 0) => S(3 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[10]_0\(10 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(3 downto 0) => \gcc0.gc0.count_d1_reg[11]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[7]\(3 downto 0) => \gcc0.gc0.count_d1_reg[7]\(3 downto 0),
      \grxd.sig_rxd_prog_empty_d1_reg\ => \grxd.sig_rxd_prog_empty_d1_reg\,
      ram_empty_fb_i_reg => \gr1.rfwft_n_20\,
      ram_full_i_reg => ram_full_i_reg,
      s_axi_aclk => s_axi_aclk,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1
    );
\grss.rsts\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_status_flags_ss_36
     port map (
      Q(0) => Q(0),
      \gaxi_full_sm.r_last_r_reg\ => \gaxi_full_sm.r_last_r_reg\,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[10]\ => \gcc0.gc0.count_d1_reg[10]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gr1.rfwft_n_4\,
      p_2_out => p_2_out,
      ram_full_i_reg => ram_full_i_reg,
      s_axi_aclk => s_axi_aclk,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
rpntr: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_bin_cntr_37
     port map (
      D(11 downto 0) => D(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      E(0) => \^p_6_out\,
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_logic is
  port (
    \gcc0.gc0.count_d1_reg[11]\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gtxd.sig_txd_prog_full_d1_reg\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg_1 : out STD_LOGIC;
    ram_empty_fb_i_reg_2 : out STD_LOGIC;
    ram_empty_fb_i_reg_3 : out STD_LOGIC;
    ram_empty_fb_i_reg_4 : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    ram_empty_fb_i_reg_5 : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    start_wr : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxi_full_sm.present_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_txd_prog_full_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_logic : entity is "fifo_generator_v13_0_2_wr_logic";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_logic;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_logic is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gcc0.gc0.count_d1_reg[11]\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wpntr_n_59 : STD_LOGIC;
  signal wpntr_n_60 : STD_LOGIC;
  signal wpntr_n_61 : STD_LOGIC;
  signal wpntr_n_62 : STD_LOGIC;
  signal wpntr_n_63 : STD_LOGIC;
  signal wpntr_n_64 : STD_LOGIC;
  signal wpntr_n_65 : STD_LOGIC;
  signal wpntr_n_66 : STD_LOGIC;
  signal wpntr_n_67 : STD_LOGIC;
  signal wpntr_n_68 : STD_LOGIC;
  signal wpntr_n_69 : STD_LOGIC;
  signal wpntr_n_70 : STD_LOGIC;
begin
  \gcc0.gc0.count_d1_reg[11]\ <= \^gcc0.gc0.count_d1_reg[11]\;
\gwss.gpf.wrpf\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_pf_ss
     port map (
      S(3) => wpntr_n_59,
      S(2) => wpntr_n_60,
      S(1) => wpntr_n_61,
      S(0) => wpntr_n_62,
      WR_RST => WR_RST,
      \gcc0.gc0.count_reg[11]\(3) => wpntr_n_67,
      \gcc0.gc0.count_reg[11]\(2) => wpntr_n_68,
      \gcc0.gc0.count_reg[11]\(1) => wpntr_n_69,
      \gcc0.gc0.count_reg[11]\(0) => wpntr_n_70,
      \gcc0.gc0.count_reg[7]\(3) => wpntr_n_63,
      \gcc0.gc0.count_reg[7]\(2) => wpntr_n_64,
      \gcc0.gc0.count_reg[7]\(1) => wpntr_n_65,
      \gcc0.gc0.count_reg[7]\(0) => wpntr_n_66,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      \gtxd.sig_txd_prog_full_d1_reg\ => \gtxd.sig_txd_prog_full_d1_reg\,
      \out\ => \out\,
      p_11_out(10 downto 0) => p_11_out(10 downto 0),
      p_6_out => p_6_out,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_5,
      ram_full_i_reg => \^gcc0.gc0.count_d1_reg[11]\,
      s_axi_aclk => s_axi_aclk,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_txd_prog_full_d1 => sig_txd_prog_full_d1
    );
\gwss.wsts\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_status_flags_ss
     port map (
      AS(0) => AS(0),
      DIADI(0) => DIADI(0),
      \gaxi_full_sm.present_state_reg[0]\(0) => \gaxi_full_sm.present_state_reg[0]\(0),
      \gcc0.gc0.count_d1_reg[11]\ => \^gcc0.gc0.count_d1_reg[11]\,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_6_out => p_6_out,
      s_axi_aclk => s_axi_aclk,
      start_wr => start_wr,
      v1_reg(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \c1/v1_reg\(5 downto 0)
    );
wpntr: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_bin_cntr
     port map (
      D(11 downto 0) => D(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_RST => WR_RST,
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[10]_0\(10 downto 0) => p_11_out(10 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3) => wpntr_n_67,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2) => wpntr_n_68,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1) => wpntr_n_69,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0) => wpntr_n_70,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3) => wpntr_n_59,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2) => wpntr_n_60,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1) => wpntr_n_61,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0) => wpntr_n_62,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3) => wpntr_n_63,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2) => wpntr_n_64,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1) => wpntr_n_65,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0) => wpntr_n_66,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(3 downto 0) => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(3 downto 0),
      \greg.gpcry_sym.diff_pntr_pad_reg[8]\(3 downto 0) => \greg.gpcry_sym.diff_pntr_pad_reg[8]\(3 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      ram_empty_fb_i_reg_1 => ram_empty_fb_i_reg_1,
      ram_empty_fb_i_reg_2 => ram_empty_fb_i_reg_2,
      ram_empty_fb_i_reg_3 => ram_empty_fb_i_reg_3,
      ram_empty_fb_i_reg_4 => ram_empty_fb_i_reg_4,
      ram_full_i_reg => \^gcc0.gc0.count_d1_reg[11]\,
      s_axi_aclk => s_axi_aclk,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      v1_reg_0(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_1(5 downto 0) => \c1/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_logic_13 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    sig_rxd_prog_full : out STD_LOGIC;
    cntr_en : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]_0\ : out STD_LOGIC;
    \sig_register_array[0]5_in\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg_1 : out STD_LOGIC;
    ram_empty_fb_i_reg_2 : out STD_LOGIC;
    ram_empty_fb_i_reg_3 : out STD_LOGIC;
    ram_empty_fb_i_reg_4 : out STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[2]\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grxd.fg_rxd_wr_length_reg[22]_1\ : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_5 : in STD_LOGIC;
    valid_fwft : in STD_LOGIC;
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_logic_13 : entity is "fifo_generator_v13_0_2_wr_logic";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_logic_13;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_logic_13 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wpntr_n_59 : STD_LOGIC;
  signal wpntr_n_60 : STD_LOGIC;
  signal wpntr_n_61 : STD_LOGIC;
  signal wpntr_n_62 : STD_LOGIC;
  signal wpntr_n_63 : STD_LOGIC;
  signal wpntr_n_64 : STD_LOGIC;
  signal wpntr_n_65 : STD_LOGIC;
  signal wpntr_n_66 : STD_LOGIC;
  signal wpntr_n_67 : STD_LOGIC;
  signal wpntr_n_68 : STD_LOGIC;
  signal wpntr_n_69 : STD_LOGIC;
  signal wpntr_n_70 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.gpf.wrpf\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_pf_ss_28
     port map (
      AR(0) => AR(0),
      S(3) => wpntr_n_59,
      S(2) => wpntr_n_60,
      S(1) => wpntr_n_61,
      S(0) => wpntr_n_62,
      \gcc0.gc0.count_reg[11]\(3) => wpntr_n_67,
      \gcc0.gc0.count_reg[11]\(2) => wpntr_n_68,
      \gcc0.gc0.count_reg[11]\(1) => wpntr_n_69,
      \gcc0.gc0.count_reg[11]\(0) => wpntr_n_70,
      \gcc0.gc0.count_reg[7]\(3) => wpntr_n_63,
      \gcc0.gc0.count_reg[7]\(2) => wpntr_n_64,
      \gcc0.gc0.count_reg[7]\(1) => wpntr_n_65,
      \gcc0.gc0.count_reg[7]\(0) => wpntr_n_66,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      \out\ => \out\,
      p_11_out(10 downto 0) => p_11_out(10 downto 0),
      p_6_out => p_6_out,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_5,
      ram_full_i_reg => \^e\(0),
      s_axi_aclk => s_axi_aclk,
      sig_rxd_prog_full => sig_rxd_prog_full
    );
\gwss.wsts\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_status_flags_ss_29
     port map (
      CO(0) => CO(0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      cntr_en => cntr_en,
      empty_fwft_i_reg => empty_fwft_i_reg,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gaxi_full_sm.r_last_r_reg\ => \gaxi_full_sm.r_last_r_reg\,
      \gcc0.gc0.count_d1_reg[11]\ => \^e\(0),
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[22]_0\ => \grxd.fg_rxd_wr_length_reg[22]_0\,
      \grxd.fg_rxd_wr_length_reg[22]_1\ => \grxd.fg_rxd_wr_length_reg[22]_1\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[5]\(0) => \grxd.fg_rxd_wr_length_reg[5]\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \out\ => \out\,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg_0 => ram_full_i_reg,
      ram_full_i_reg_1 => ram_full_i_reg_0,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      \sig_ip2bus_data_reg[2]\ => \sig_ip2bus_data_reg[2]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array[0]5_in\ => \sig_register_array[0]5_in\,
      sig_str_rst_reg => sig_str_rst_reg,
      v1_reg(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \c1/v1_reg\(5 downto 0),
      valid_fwft => valid_fwft
    );
wpntr: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_bin_cntr_30
     port map (
      AR(0) => AR(0),
      D(11 downto 0) => D(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[10]_0\(10 downto 0) => p_11_out(10 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3) => wpntr_n_67,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2) => wpntr_n_68,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1) => wpntr_n_69,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0) => wpntr_n_70,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3) => wpntr_n_59,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2) => wpntr_n_60,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1) => wpntr_n_61,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0) => wpntr_n_62,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3) => wpntr_n_63,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2) => wpntr_n_64,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1) => wpntr_n_65,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0) => wpntr_n_66,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(3 downto 0) => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(3 downto 0),
      \greg.gpcry_sym.diff_pntr_pad_reg[8]\(3 downto 0) => \greg.gpcry_sym.diff_pntr_pad_reg[8]\(3 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      ram_empty_fb_i_reg_1 => ram_empty_fb_i_reg_1,
      ram_empty_fb_i_reg_2 => ram_empty_fb_i_reg_2,
      ram_empty_fb_i_reg_3 => ram_empty_fb_i_reg_3,
      ram_empty_fb_i_reg_4 => ram_empty_fb_i_reg_4,
      ram_full_i_reg => \^e\(0),
      s_axi_aclk => s_axi_aclk,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      v1_reg_0(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_1(5 downto 0) => \c1/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_logic is
  port (
    \gc1.count_d2_reg[0]_rep__0\ : out STD_LOGIC;
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_7_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpr1.dout_i_reg[22]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRC : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[22]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_6\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_reg[12]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \count_reg[11]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \sig_register_array_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_logic : entity is "fifo_generator_v13_1_0_rd_logic";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_logic;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_logic is
  signal \^gc1.count_d2_reg[0]_rep__0\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
begin
  \gc1.count_d2_reg[0]_rep__0\ <= \^gc1.count_d2_reg[0]_rep__0\;
  p_7_out <= \^p_7_out\;
\gr1.gr1_int.rfwft\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_fwft
     port map (
      D(3 downto 0) => D(3 downto 0),
      DI(0) => DI(0),
      E(0) => \^p_7_out\,
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => \^gc1.count_d2_reg[0]_rep__0\,
      \count_reg[11]\ => \count_reg[11]\,
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[2]\(0) => \count_reg[2]\(0),
      \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0) => \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0),
      \goreg_dm.dout_i_reg[22]\(0) => E(0),
      \gpr1.dout_i_reg[22]\(0) => \gpr1.dout_i_reg[22]\(0),
      \grxd.rx_fg_len_empty_d1_reg\ => \grxd.rx_fg_len_empty_d1_reg\,
      p_2_out => p_2_out,
      s_axi_aclk => s_axi_aclk,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[1][0]\(0) => \sig_register_array_reg[1][0]\(0),
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
\grss.rsts\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_status_flags_ss
     port map (
      E(0) => \^p_7_out\,
      SR(0) => \^gc1.count_d2_reg[0]_rep__0\,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      p_1_out => p_1_out,
      p_2_out => p_2_out,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
rpntr: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_bin_cntr
     port map (
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      E(0) => \^p_7_out\,
      SR(0) => \^gc1.count_d2_reg[0]_rep__0\,
      \gc1.count_d2_reg[9]_0\(9 downto 0) => \gc1.count_d2_reg[9]\(9 downto 0),
      \gpr1.dout_i_reg[22]\(9 downto 0) => \gpr1.dout_i_reg[22]_0\(9 downto 0),
      \gpr1.dout_i_reg[22]_0\ => \gpr1.dout_i_reg[22]_1\,
      \gpr1.dout_i_reg[22]_1\ => \gpr1.dout_i_reg[22]_2\,
      \gpr1.dout_i_reg[22]_2\ => \gpr1.dout_i_reg[22]_3\,
      \gpr1.dout_i_reg[22]_3\ => \gpr1.dout_i_reg[22]_4\,
      \gpr1.dout_i_reg[22]_4\ => \gpr1.dout_i_reg[22]_5\,
      \gpr1.dout_i_reg[22]_5\ => \gpr1.dout_i_reg[22]_6\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_logic is
  port (
    p_1_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg_1 : out STD_LOGIC;
    ram_empty_fb_i_reg_2 : out STD_LOGIC;
    ram_empty_fb_i_reg_3 : out STD_LOGIC;
    \gpr1.dout_i_reg[22]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_6\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_7\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_8\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_9\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_10\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_11\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_12\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_13\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_14\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \gc1.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc1.count_d2_reg[4]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[2]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[3]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[0]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[1]_rep__0\ : in STD_LOGIC;
    \gc1.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_len_wr_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_logic : entity is "fifo_generator_v13_1_0_wr_logic";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_logic;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_logic is
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gwss.wsts_n_1\ : STD_LOGIC;
  signal \^p_1_out\ : STD_LOGIC;
begin
  p_1_out <= \^p_1_out\;
\gwss.wsts\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_status_flags_ss
     port map (
      E(0) => \gwss.wsts_n_1\,
      SR(0) => SR(0),
      p_7_out => p_7_out,
      ram_full_fb_i_reg_0 => \^p_1_out\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      v1_reg(4 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \c1/v1_reg\(4 downto 0)
    );
wpntr: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_bin_cntr
     port map (
      E(0) => \gwss.wsts_n_1\,
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      \gc1.count_d1_reg[9]\(9 downto 0) => \gc1.count_d1_reg[9]\(9 downto 0),
      \gc1.count_d2_reg[0]_rep__0\ => \gc1.count_d2_reg[0]_rep__0\,
      \gc1.count_d2_reg[1]_rep__0\ => \gc1.count_d2_reg[1]_rep__0\,
      \gc1.count_d2_reg[2]_rep__0\ => \gc1.count_d2_reg[2]_rep__0\,
      \gc1.count_d2_reg[3]_rep__0\ => \gc1.count_d2_reg[3]_rep__0\,
      \gc1.count_d2_reg[4]_rep__0\ => \gc1.count_d2_reg[4]_rep__0\,
      \gc1.count_d2_reg[5]_rep__0\ => \gc1.count_d2_reg[5]_rep__0\,
      \gc1.count_d2_reg[9]\(3 downto 0) => \gc1.count_d2_reg[9]\(3 downto 0),
      \gpr1.dout_i_reg[22]\ => \gpr1.dout_i_reg[22]\,
      \gpr1.dout_i_reg[22]_0\ => \gpr1.dout_i_reg[22]_0\,
      \gpr1.dout_i_reg[22]_1\ => \gpr1.dout_i_reg[22]_1\,
      \gpr1.dout_i_reg[22]_10\ => \gpr1.dout_i_reg[22]_10\,
      \gpr1.dout_i_reg[22]_11\ => \gpr1.dout_i_reg[22]_11\,
      \gpr1.dout_i_reg[22]_12\ => \gpr1.dout_i_reg[22]_12\,
      \gpr1.dout_i_reg[22]_13\ => \gpr1.dout_i_reg[22]_13\,
      \gpr1.dout_i_reg[22]_14\ => \gpr1.dout_i_reg[22]_14\,
      \gpr1.dout_i_reg[22]_2\ => \gpr1.dout_i_reg[22]_2\,
      \gpr1.dout_i_reg[22]_3\ => \gpr1.dout_i_reg[22]_3\,
      \gpr1.dout_i_reg[22]_4\ => \gpr1.dout_i_reg[22]_4\,
      \gpr1.dout_i_reg[22]_5\ => \gpr1.dout_i_reg[22]_5\,
      \gpr1.dout_i_reg[22]_6\ => \gpr1.dout_i_reg[22]_6\,
      \gpr1.dout_i_reg[22]_7\ => \gpr1.dout_i_reg[22]_7\,
      \gpr1.dout_i_reg[22]_8\ => \gpr1.dout_i_reg[22]_8\,
      \gpr1.dout_i_reg[22]_9\ => \gpr1.dout_i_reg[22]_9\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      ram_empty_fb_i_reg_1 => ram_empty_fb_i_reg_1,
      ram_empty_fb_i_reg_2 => ram_empty_fb_i_reg_2,
      ram_empty_fb_i_reg_3 => ram_empty_fb_i_reg_3,
      ram_full_fb_i_reg => \^p_1_out\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      v1_reg_0(4 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(4 downto 0),
      v1_reg_1(4 downto 0) => \c1/v1_reg\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_axi_lite_ipif is
  port (
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    sig_Bus2IP_CS : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][6]\ : out STD_LOGIC;
    \sig_register_array_reg[0][6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][7]\ : out STD_LOGIC;
    \sig_register_array_reg[0][8]\ : out STD_LOGIC;
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_ip2bus_data_reg[1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[1]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[1]_1\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_tx_channel_reset_reg : out STD_LOGIC;
    sig_rx_channel_reset_reg : out STD_LOGIC;
    sig_txd_sb_wr_en_reg : out STD_LOGIC;
    \sig_txd_wr_data_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[1][12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    IP2Bus_RdAck_reg : out STD_LOGIC;
    IP2Bus_WrAck_reg : out STD_LOGIC;
    sig_str_rst_reg : out STD_LOGIC;
    sig_rd_rlen_reg : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    cs_ce_clr : in STD_LOGIC;
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxi_full_sm.present_state_reg[0]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    tx_fifo_or : in STD_LOGIC;
    \sig_register_array_reg[0][3]_2\ : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    \sig_register_array_reg[0][4]_0\ : in STD_LOGIC;
    \sig_register_array[0]5_in\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    IPIC_STATE : in STD_LOGIC;
    \sig_register_array_reg[0][6]_1\ : in STD_LOGIC;
    sig_txd_reset : in STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : in STD_LOGIC;
    sig_rxd_reset : in STD_LOGIC;
    \sig_register_array_reg[0][8]_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][9]_0\ : in STD_LOGIC;
    \gpes.prog_empty_i_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][10]_0\ : in STD_LOGIC;
    sig_rxd_prog_full : in STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : in STD_LOGIC;
    \gpes.prog_empty_i_reg_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    IP2Bus_RdAck_reg_0 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \eqOp__6\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \sig_register_array_reg[1][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tx_channel_reset_reg_0 : in STD_LOGIC;
    sig_tx_channel_reset_reg_1 : in STD_LOGIC;
    axi_str_txd_tlast : in STD_LOGIC;
    empty_fwft_i : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    sig_txd_prog_full_d1 : in STD_LOGIC;
    sig_txd_prog_empty : in STD_LOGIC;
    sig_txd_prog_empty_d1 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fg_len_empty : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rx_channel_reset_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    IP2Bus_WrAck_reg_0 : in STD_LOGIC;
    sig_rx_channel_reset_reg_2 : in STD_LOGIC;
    sig_tx_channel_reset_reg_2 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_axi_lite_ipif : entity is "axi_lite_ipif";
end top_axi_fifo_mm_s_0_0_axi_lite_ipif;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.top_axi_fifo_mm_s_0_0_slave_attachment
     port map (
      D(2 downto 0) => D(2 downto 0),
      IP2Bus_RdAck_reg => IP2Bus_RdAck_reg,
      IP2Bus_RdAck_reg_0 => IP2Bus_RdAck_reg_0,
      IP2Bus_WrAck_reg => IP2Bus_WrAck_reg,
      IP2Bus_WrAck_reg_0 => IP2Bus_WrAck_reg_0,
      IPIC_STATE => IPIC_STATE,
      IPIC_STATE_reg => sig_Bus2IP_CS,
      Q(0) => Q(0),
      SR(0) => SR(0),
      axi_str_txd_tlast => axi_str_txd_tlast,
      axi_str_txd_tready => axi_str_txd_tready,
      \count_reg[0]\(0) => \count_reg[0]\(0),
      cs_ce_clr => cs_ce_clr,
      empty_fwft_i => empty_fwft_i,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \eqOp__6\ => \eqOp__6\,
      \gaxi_full_sm.present_state_reg[0]\ => \gaxi_full_sm.present_state_reg[0]\,
      \gaxi_full_sm.r_last_r_reg\(0) => \gaxi_full_sm.r_last_r_reg\(0),
      \gpes.prog_empty_i_reg\ => \gpes.prog_empty_i_reg\,
      \gpes.prog_empty_i_reg_0\ => \gpes.prog_empty_i_reg_0\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      rx_fg_len_empty => rx_fg_len_empty,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(3 downto 0) => s_axi_araddr(3 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 0) => s_axi_awaddr(3 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(12 downto 0) => s_axi_wdata(12 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      \sig_ip2bus_data_reg[0]\(31 downto 0) => \sig_ip2bus_data_reg[0]\(31 downto 0),
      \sig_ip2bus_data_reg[1]\ => \sig_ip2bus_data_reg[1]\,
      \sig_ip2bus_data_reg[1]_0\ => \sig_ip2bus_data_reg[1]_0\,
      \sig_ip2bus_data_reg[1]_1\ => \sig_ip2bus_data_reg[1]_1\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array[0]5_in\ => \sig_register_array[0]5_in\,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][10]_0\ => \sig_register_array_reg[0][10]_0\,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][11]_0\ => \sig_register_array_reg[0][11]_0\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][12]_0\ => \sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][3]_0\ => \sig_register_array_reg[0][3]_0\,
      \sig_register_array_reg[0][3]_1\ => \sig_register_array_reg[0][3]_1\(0),
      \sig_register_array_reg[0][3]_2\ => \sig_register_array_reg[0][3]_2\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][4]_0\ => \sig_register_array_reg[0][4]_0\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][5]_0\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][6]_0\ => \sig_register_array_reg[0][6]_0\(0),
      \sig_register_array_reg[0][6]_1\ => \sig_register_array_reg[0][6]_1\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][7]_0\ => \sig_register_array_reg[0][7]_0\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][8]_0\ => \sig_register_array_reg[0][8]_0\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      \sig_register_array_reg[0][9]_0\ => \sig_register_array_reg[0][9]_0\,
      \sig_register_array_reg[1][0]\(12 downto 0) => \sig_register_array_reg[1][0]\(12 downto 0),
      \sig_register_array_reg[1][12]\(0) => \sig_register_array_reg[1][12]\(0),
      \sig_register_array_reg[1][1]\(0) => \sig_register_array_reg[1][1]\(0),
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0(0) => sig_rx_channel_reset_reg_0(0),
      sig_rx_channel_reset_reg_1 => sig_rx_channel_reset_reg_1,
      sig_rx_channel_reset_reg_2 => sig_rx_channel_reset_reg_2,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full => sig_rxd_prog_full,
      sig_rxd_reset => sig_rxd_reset,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_tx_channel_reset_reg_0 => sig_tx_channel_reset_reg_0,
      sig_tx_channel_reset_reg_1 => sig_tx_channel_reset_reg_1,
      sig_tx_channel_reset_reg_2 => sig_tx_channel_reset_reg_2,
      sig_txd_prog_empty => sig_txd_prog_empty,
      sig_txd_prog_empty_d1 => sig_txd_prog_empty_d1,
      sig_txd_prog_full_d1 => sig_txd_prog_full_d1,
      sig_txd_reset => sig_txd_reset,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[0]\(0) => \sig_txd_wr_data_reg[0]\(0),
      tx_fifo_or => tx_fifo_or
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end top_axi_fifo_mm_s_0_0_blk_mem_gen_top;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.top_axi_fifo_mm_s_0_0_blk_mem_gen_generic_cstr
     port map (
      D(32 downto 0) => D(32 downto 0),
      DIADI(0) => DIADI(0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0) => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_blk_mem_gen_top_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_blk_mem_gen_top_18 : entity is "blk_mem_gen_top";
end top_axi_fifo_mm_s_0_0_blk_mem_gen_top_18;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_blk_mem_gen_top_18 is
begin
\valid.cstr\: entity work.top_axi_fifo_mm_s_0_0_blk_mem_gen_generic_cstr_19
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_fifo_generator_ramfifo is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    \count_reg[12]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \count_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \sig_register_array_reg[0][9]\ : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][10]\ : in STD_LOGIC;
    \sig_register_array_reg[0][11]\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \count_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_len_wr_en : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_fifo_generator_ramfifo : entity is "fifo_generator_v13_1_0_fifo_generator_ramfifo";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_fifo_generator_ramfifo;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_fifo_generator_ramfifo is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gl0.rd_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_40\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_22\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^grxd.rx_fg_len_empty_d1_reg\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  SR(0) <= \^sr\(0);
  \grxd.rx_fg_len_empty_d1_reg\ <= \^grxd.rx_fg_len_empty_d1_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_rd_logic
     port map (
      ADDRC(5) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      ADDRC(4) => \gntv_or_sync_fifo.gl0.rd_n_30\,
      ADDRC(3) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      ADDRC(2) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      ADDRC(1) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      ADDRC(0) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      D(3) => D(11),
      D(2 downto 0) => D(2 downto 0),
      DI(0) => DI(0),
      E(0) => p_5_out,
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      Q(2) => \gntv_or_sync_fifo.mem_n_10\,
      Q(1) => \gntv_or_sync_fifo.mem_n_11\,
      Q(0) => \gntv_or_sync_fifo.mem_n_22\,
      \count_reg[11]\ => \count_reg[11]\,
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[2]\(0) => \count_reg[2]\(0),
      \gc1.count_d2_reg[0]_rep__0\ => \^sr\(0),
      \gc1.count_d2_reg[9]\(9 downto 0) => rd_pntr_plus1(9 downto 0),
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_12\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_13\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gcc0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0) => \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0),
      \gpr1.dout_i_reg[22]\(0) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \gpr1.dout_i_reg[22]_0\(9 downto 0) => p_0_out(9 downto 0),
      \gpr1.dout_i_reg[22]_1\ => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \gpr1.dout_i_reg[22]_2\ => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \gpr1.dout_i_reg[22]_3\ => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \gpr1.dout_i_reg[22]_4\ => \gntv_or_sync_fifo.gl0.rd_n_38\,
      \gpr1.dout_i_reg[22]_5\ => \gntv_or_sync_fifo.gl0.rd_n_39\,
      \gpr1.dout_i_reg[22]_6\ => \gntv_or_sync_fifo.gl0.rd_n_40\,
      \grxd.rx_fg_len_empty_d1_reg\ => \^grxd.rx_fg_len_empty_d1_reg\,
      p_1_out => p_1_out,
      p_7_out => p_7_out,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[1][0]\(0) => Q(4),
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_str_rst_reg => sig_str_rst_reg,
      v1_reg(4 downto 0) => \grss.rsts/c2/v1_reg\(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_wr_logic
     port map (
      Q(5 downto 0) => p_11_out(5 downto 0),
      SR(0) => \^sr\(0),
      \gc1.count_d1_reg[9]\(9 downto 0) => rd_pntr_plus1(9 downto 0),
      \gc1.count_d2_reg[0]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_40\,
      \gc1.count_d2_reg[1]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_39\,
      \gc1.count_d2_reg[2]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_38\,
      \gc1.count_d2_reg[3]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \gc1.count_d2_reg[4]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \gc1.count_d2_reg[5]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \gc1.count_d2_reg[9]\(3 downto 0) => p_0_out(9 downto 6),
      \gpr1.dout_i_reg[22]\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gpr1.dout_i_reg[22]_0\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gpr1.dout_i_reg[22]_1\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gpr1.dout_i_reg[22]_10\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gpr1.dout_i_reg[22]_11\ => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gpr1.dout_i_reg[22]_12\ => \gntv_or_sync_fifo.gl0.wr_n_30\,
      \gpr1.dout_i_reg[22]_13\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gpr1.dout_i_reg[22]_14\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gpr1.dout_i_reg[22]_2\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gpr1.dout_i_reg[22]_3\ => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \gpr1.dout_i_reg[22]_4\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gpr1.dout_i_reg[22]_5\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gpr1.dout_i_reg[22]_6\ => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gpr1.dout_i_reg[22]_7\ => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \gpr1.dout_i_reg[22]_8\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gpr1.dout_i_reg[22]_9\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      p_1_out => p_1_out,
      p_7_out => p_7_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_12\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_13\,
      ram_empty_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_14\,
      ram_empty_fb_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_15\,
      ram_empty_fb_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_16\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      v1_reg(4 downto 0) => \grss.rsts/c2/v1_reg\(4 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_memory
     port map (
      ADDRC(5) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      ADDRC(4) => \gntv_or_sync_fifo.gl0.rd_n_30\,
      ADDRC(3) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      ADDRC(2) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      ADDRC(1) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      ADDRC(0) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      CO(0) => CO(0),
      D(7 downto 0) => D(10 downto 3),
      DI(0) => DI(1),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      Q(5 downto 0) => p_11_out(5 downto 0),
      SR(0) => \^sr\(0),
      empty_fwft_i_reg => \^grxd.rx_fg_len_empty_d1_reg\,
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \gc1.count_d2_reg[0]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_40\,
      \gc1.count_d2_reg[1]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_39\,
      \gc1.count_d2_reg[2]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_38\,
      \gc1.count_d2_reg[3]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \gc1.count_d2_reg[4]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \gc1.count_d2_reg[5]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \gc1.count_d2_reg[9]\(9 downto 0) => p_0_out(9 downto 0),
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gcc0.gc0.count_d1_reg[7]\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gcc0.gc0.count_d1_reg[7]_0\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gcc0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_30\,
      \gcc0.gc0.count_d1_reg[8]_0\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gcc0.gc0.count_d1_reg[8]_1\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gcc0.gc0.count_d1_reg[9]\ => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \gcc0.gc0.count_d1_reg[9]_0\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gcc0.gc0.count_d1_reg[9]_1\ => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gcc0.gc0.count_d1_reg[9]_2\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_5_out,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_19\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_20\,
      ram_full_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_21\,
      ram_full_fb_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_17\,
      ram_full_fb_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_18\,
      ram_full_fb_i_reg_4 => \gntv_or_sync_fifo.gl0.wr_n_24\,
      ram_full_i_reg => ram_full_i_reg,
      s_axi_aclk => s_axi_aclk,
      \sig_ip2bus_data_reg[17]\(12) => \gntv_or_sync_fifo.mem_n_10\,
      \sig_ip2bus_data_reg[17]\(11) => \gntv_or_sync_fifo.mem_n_11\,
      \sig_ip2bus_data_reg[17]\(10 downto 1) => \sig_ip2bus_data_reg[19]\(9 downto 0),
      \sig_ip2bus_data_reg[17]\(0) => \gntv_or_sync_fifo.mem_n_22\,
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]\,
      \sig_ip2bus_data_reg[31]\(0) => \sig_ip2bus_data_reg[31]\(0),
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      \sig_register_array_reg[1][9]\(3 downto 0) => Q(3 downto 0),
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_synth : entity is "blk_mem_gen_v8_3_2_synth";
end top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_synth;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.top_axi_fifo_mm_s_0_0_blk_mem_gen_top
     port map (
      D(32 downto 0) => D(32 downto 0),
      DIADI(0) => DIADI(0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0) => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_synth_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_synth_17 : entity is "blk_mem_gen_v8_3_2_synth";
end top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_synth_17;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_synth_17 is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.top_axi_fifo_mm_s_0_0_blk_mem_gen_top_18
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_fifo_generator_top is
  port (
    \gc1.count_d2_reg[0]_rep__0\ : out STD_LOGIC;
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    \count_reg[12]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \count_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \sig_register_array_reg[0][9]\ : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][10]\ : in STD_LOGIC;
    \sig_register_array_reg[0][11]\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \count_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_len_wr_en : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_fifo_generator_top : entity is "fifo_generator_v13_1_0_fifo_generator_top";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_fifo_generator_top;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_fifo_generator_top is
begin
\grf.rf\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_fifo_generator_ramfifo
     port map (
      CO(0) => CO(0),
      D(11 downto 0) => D(11 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      Q(4 downto 0) => Q(4 downto 0),
      SR(0) => \gc1.count_d2_reg[0]_rep__0\,
      \count_reg[11]\ => \count_reg[11]\,
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[2]\(0) => \count_reg[2]\(0),
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0) => \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0),
      \grxd.rx_fg_len_empty_d1_reg\ => \grxd.rx_fg_len_empty_d1_reg\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      ram_full_i_reg => ram_full_i_reg,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[19]\(9 downto 0) => \sig_ip2bus_data_reg[19]\(9 downto 0),
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]\,
      \sig_ip2bus_data_reg[31]\(0) => \sig_ip2bus_data_reg[31]\(0),
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2 : entity is "blk_mem_gen_v8_3_2";
end top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2 is
begin
inst_blk_mem_gen: entity work.top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_synth
     port map (
      D(32 downto 0) => D(32 downto 0),
      DIADI(0) => DIADI(0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0) => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_16 : entity is "blk_mem_gen_v8_3_2";
end top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_16;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_16 is
begin
inst_blk_mem_gen: entity work.top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_synth_17
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_synth is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    \count_reg[12]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \count_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \sig_register_array_reg[0][9]\ : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][10]\ : in STD_LOGIC;
    \sig_register_array_reg[0][11]\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \count_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_len_wr_en : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_synth : entity is "fifo_generator_v13_1_0_synth";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_synth;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_synth is
begin
\gconvfifo.rf\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_fifo_generator_top
     port map (
      CO(0) => CO(0),
      D(11 downto 0) => D(11 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      Q(4 downto 0) => Q(4 downto 0),
      \count_reg[11]\ => \count_reg[11]\,
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[2]\(0) => \count_reg[2]\(0),
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \gc1.count_d2_reg[0]_rep__0\ => SR(0),
      \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0) => \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0),
      \grxd.rx_fg_len_empty_d1_reg\ => \grxd.rx_fg_len_empty_d1_reg\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      ram_full_i_reg => ram_full_i_reg,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[19]\(9 downto 0) => \sig_ip2bus_data_reg[19]\(9 downto 0),
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]\,
      \sig_ip2bus_data_reg[31]\(0) => \sig_ip2bus_data_reg[31]\(0),
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_memory is
  port (
    \axi_str_txd_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_memory : entity is "fifo_generator_v13_0_2_memory";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_memory;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_memory is
  signal doutb : STD_LOGIC_VECTOR ( 40 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2
     port map (
      D(32 downto 1) => doutb(40 downto 9),
      D(0) => doutb(0),
      DIADI(0) => DIADI(0),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0) => \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(0),
      Q => \axi_str_txd_tdata[31]\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(10),
      Q => \axi_str_txd_tdata[31]\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(11),
      Q => \axi_str_txd_tdata[31]\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(12),
      Q => \axi_str_txd_tdata[31]\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(13),
      Q => \axi_str_txd_tdata[31]\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(14),
      Q => \axi_str_txd_tdata[31]\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(15),
      Q => \axi_str_txd_tdata[31]\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(16),
      Q => \axi_str_txd_tdata[31]\(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(17),
      Q => \axi_str_txd_tdata[31]\(9),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(18),
      Q => \axi_str_txd_tdata[31]\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(19),
      Q => \axi_str_txd_tdata[31]\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(20),
      Q => \axi_str_txd_tdata[31]\(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(21),
      Q => \axi_str_txd_tdata[31]\(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(22),
      Q => \axi_str_txd_tdata[31]\(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(23),
      Q => \axi_str_txd_tdata[31]\(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(24),
      Q => \axi_str_txd_tdata[31]\(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(25),
      Q => \axi_str_txd_tdata[31]\(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(26),
      Q => \axi_str_txd_tdata[31]\(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(27),
      Q => \axi_str_txd_tdata[31]\(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(28),
      Q => \axi_str_txd_tdata[31]\(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(29),
      Q => \axi_str_txd_tdata[31]\(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(30),
      Q => \axi_str_txd_tdata[31]\(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(31),
      Q => \axi_str_txd_tdata[31]\(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(32),
      Q => \axi_str_txd_tdata[31]\(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(33),
      Q => \axi_str_txd_tdata[31]\(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(34),
      Q => \axi_str_txd_tdata[31]\(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(35),
      Q => \axi_str_txd_tdata[31]\(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(36),
      Q => \axi_str_txd_tdata[31]\(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(37),
      Q => \axi_str_txd_tdata[31]\(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(38),
      Q => \axi_str_txd_tdata[31]\(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(39),
      Q => \axi_str_txd_tdata[31]\(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(40),
      Q => \axi_str_txd_tdata[31]\(32),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(9),
      Q => \axi_str_txd_tdata[31]\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_memory_14 is
  port (
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_memory_14 : entity is "fifo_generator_v13_0_2_memory";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_memory_14;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_memory_14 is
  signal doutb : STD_LOGIC_VECTOR ( 40 downto 9 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.top_axi_fifo_mm_s_0_0_blk_mem_gen_v8_3_2_16
     port map (
      D(31 downto 0) => doutb(40 downto 9),
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      s_axi_aclk => s_axi_aclk
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(10),
      Q => s_axi4_rdata(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(11),
      Q => s_axi4_rdata(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(12),
      Q => s_axi4_rdata(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(13),
      Q => s_axi4_rdata(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(14),
      Q => s_axi4_rdata(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(15),
      Q => s_axi4_rdata(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(16),
      Q => s_axi4_rdata(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(17),
      Q => s_axi4_rdata(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(18),
      Q => s_axi4_rdata(9),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(19),
      Q => s_axi4_rdata(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(20),
      Q => s_axi4_rdata(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(21),
      Q => s_axi4_rdata(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(22),
      Q => s_axi4_rdata(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(23),
      Q => s_axi4_rdata(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(24),
      Q => s_axi4_rdata(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(25),
      Q => s_axi4_rdata(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(26),
      Q => s_axi4_rdata(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(27),
      Q => s_axi4_rdata(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(28),
      Q => s_axi4_rdata(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(29),
      Q => s_axi4_rdata(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(30),
      Q => s_axi4_rdata(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(31),
      Q => s_axi4_rdata(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(32),
      Q => s_axi4_rdata(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(33),
      Q => s_axi4_rdata(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(34),
      Q => s_axi4_rdata(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(35),
      Q => s_axi4_rdata(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(36),
      Q => s_axi4_rdata(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(37),
      Q => s_axi4_rdata(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(38),
      Q => s_axi4_rdata(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(39),
      Q => s_axi4_rdata(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(40),
      Q => s_axi4_rdata(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(9),
      Q => s_axi4_rdata(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0 is
  port (
    \gc1.count_d2_reg[0]_rep__0\ : out STD_LOGIC;
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    \count_reg[12]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \count_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \sig_register_array_reg[0][9]\ : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][10]\ : in STD_LOGIC;
    \sig_register_array_reg[0][11]\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \count_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_len_wr_en : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0 : entity is "fifo_generator_v13_1_0";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0 is
begin
inst_fifo_gen: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0_synth
     port map (
      CO(0) => CO(0),
      D(11 downto 0) => D(11 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      Q(4 downto 0) => Q(4 downto 0),
      SR(0) => \gc1.count_d2_reg[0]_rep__0\,
      \count_reg[11]\ => \count_reg[11]\,
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[2]\(0) => \count_reg[2]\(0),
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0) => \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0),
      \grxd.rx_fg_len_empty_d1_reg\ => \grxd.rx_fg_len_empty_d1_reg\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      ram_full_i_reg => ram_full_i_reg,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[19]\(9 downto 0) => \sig_ip2bus_data_reg[19]\(9 downto 0),
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]\,
      \sig_ip2bus_data_reg[31]\(0) => \sig_ip2bus_data_reg[31]\(0),
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_sync_fifo_fg is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    \count_reg[12]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \count_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \sig_register_array_reg[0][9]\ : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][10]\ : in STD_LOGIC;
    \sig_register_array_reg[0][11]\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \count_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_len_wr_en : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_sync_fifo_fg : entity is "sync_fifo_fg";
end top_axi_fifo_mm_s_0_0_sync_fifo_fg;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_sync_fifo_fg is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_1_0
     port map (
      CO(0) => CO(0),
      D(11 downto 0) => D(11 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      Q(4 downto 0) => Q(4 downto 0),
      \count_reg[11]\ => \count_reg[11]\,
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[2]\(0) => \count_reg[2]\(0),
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \gc1.count_d2_reg[0]_rep__0\ => SR(0),
      \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0) => \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0),
      \grxd.rx_fg_len_empty_d1_reg\ => \grxd.rx_fg_len_empty_d1_reg\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      ram_full_i_reg => ram_full_i_reg,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[19]\(9 downto 0) => \sig_ip2bus_data_reg[19]\(9 downto 0),
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]\,
      \sig_ip2bus_data_reg[31]\(0) => \sig_ip2bus_data_reg[31]\(0),
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_ramfifo is
  port (
    \grstd1.grst_full.grst_f.rst_d5_reg\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gtxd.sig_txd_prog_empty_d1_reg\ : out STD_LOGIC;
    \gtxd.sig_txd_prog_full_d1_reg\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    tx_fifo_or : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    \axi_str_txd_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_txd_tready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC;
    start_wr : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_txd_prog_full_d1 : in STD_LOGIC;
    sig_txd_prog_empty_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_ramfifo : entity is "fifo_generator_v13_0_2_fifo_generator_ramfifo";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_ramfifo;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_ramfifo is
  signal WR_RST : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_39\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_6_out : STD_LOGIC;
  signal rd_en_int_sync : STD_LOGIC;
  signal rd_en_int_sync_1 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rst_int_sync : STD_LOGIC;
  signal rst_int_sync_1 : STD_LOGIC;
  signal wr_en_int_sync : STD_LOGIC;
  signal wr_en_int_sync_1 : STD_LOGIC;
  signal wr_en_into_bram : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_logic
     port map (
      D(11 downto 0) => rd_pntr_plus1(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \gntv_or_sync_fifo.gl0.rd_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => p_0_out(11 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      Q(1) => clear,
      Q(0) => rd_rst_i(0),
      S(3) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      S(2) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      S(1) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      S(0) => \gntv_or_sync_fifo.gl0.wr_n_39\,
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gcc0.gc0.count_d1_reg[10]\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gcc0.gc0.count_d1_reg[10]_0\(10 downto 0) => p_10_out(10 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(3) => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gcc0.gc0.count_d1_reg[11]\(2) => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gcc0.gc0.count_d1_reg[11]\(1) => \gntv_or_sync_fifo.gl0.wr_n_30\,
      \gcc0.gc0.count_d1_reg[11]\(0) => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \gcc0.gc0.count_d1_reg[7]\(3) => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gcc0.gc0.count_d1_reg[7]\(2) => \gntv_or_sync_fifo.gl0.wr_n_33\,
      \gcc0.gc0.count_d1_reg[7]\(1) => \gntv_or_sync_fifo.gl0.wr_n_34\,
      \gcc0.gc0.count_d1_reg[7]\(0) => \gntv_or_sync_fifo.gl0.wr_n_35\,
      \gcc0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gntv_or_sync_fifo.gl0.rd_n_30\,
      \gfifo_gen.gmm2s.vacancy_i_reg[12]\(11 downto 0) => D(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \gtxd.sig_txd_prog_empty_d1_reg\ => \gtxd.sig_txd_prog_empty_d1_reg\,
      p_6_out => p_6_out,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      s_axi_aclk => s_axi_aclk,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      sig_txd_prog_empty_d1 => sig_txd_prog_empty_d1,
      tx_fifo_or => tx_fifo_or,
      v1_reg(5 downto 0) => \grss.rsts/c2/v1_reg\(5 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_logic
     port map (
      AS(0) => AS(0),
      D(11 downto 0) => rd_pntr_plus1(11 downto 0),
      DIADI(0) => DIADI(0),
      Q(11 downto 0) => p_10_out(11 downto 0),
      S(3) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      S(2) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      S(1) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      S(0) => \gntv_or_sync_fifo.gl0.wr_n_39\,
      WR_RST => WR_RST,
      \gaxi_full_sm.present_state_reg[0]\(0) => \gaxi_full_sm.present_state_reg[0]\(0),
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(3) => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(2) => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(1) => \gntv_or_sync_fifo.gl0.wr_n_30\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(0) => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]\(3) => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]\(2) => \gntv_or_sync_fifo.gl0.wr_n_33\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]\(1) => \gntv_or_sync_fifo.gl0.wr_n_34\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]\(0) => \gntv_or_sync_fifo.gl0.wr_n_35\,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => rst_full_gen_i,
      \gtxd.sig_txd_prog_full_d1_reg\ => \gtxd.sig_txd_prog_full_d1_reg\,
      \out\ => rst_full_ff_i,
      p_0_in => p_0_in,
      p_6_out => p_6_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_22\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_23\,
      ram_empty_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_24\,
      ram_empty_fb_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_25\,
      ram_empty_fb_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_26\,
      ram_empty_fb_i_reg_4 => \gntv_or_sync_fifo.gl0.wr_n_27\,
      ram_empty_fb_i_reg_5 => \gntv_or_sync_fifo.gl0.rd_n_30\,
      s_axi_aclk => s_axi_aclk,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_txd_prog_full_d1 => sig_txd_prog_full_d1,
      start_wr => start_wr,
      v1_reg(5 downto 0) => \grss.rsts/c2/v1_reg\(5 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_memory
     port map (
      DIADI(0) => DIADI(0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      Q(11 downto 0) => p_10_out(11 downto 0),
      WEA(0) => wr_en_into_bram,
      \axi_str_txd_tdata[31]\(32 downto 0) => \axi_str_txd_tdata[31]\(32 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3 downto 0) => Q(3 downto 0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_29\,
      s_axi_aclk => s_axi_aclk
    );
\gsafety_cc.rd_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_6_out,
      Q => rd_en_int_sync_1,
      R => '0'
    );
\gsafety_cc.rd_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_en_int_sync_1,
      Q => rd_en_int_sync,
      R => '0'
    );
\gsafety_cc.rst_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_rst_i(0),
      Q => rst_int_sync_1,
      R => '0'
    );
\gsafety_cc.rst_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_int_sync_1,
      Q => rst_int_sync,
      R => '0'
    );
\gsafety_cc.wr_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gntv_or_sync_fifo.gl0.wr_n_0\,
      Q => wr_en_int_sync_1,
      R => '0'
    );
\gsafety_cc.wr_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_en_int_sync_1,
      Q => wr_en_int_sync,
      R => '0'
    );
rstblk: entity work.\top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo__parameterized0\
     port map (
      Q(1) => clear,
      Q(0) => rd_rst_i(0),
      WEA(0) => wr_en_into_bram,
      WR_RST => WR_RST,
      \grstd1.grst_full.grst_f.rst_d5_reg_0\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      \out\ => rst_full_ff_i,
      ram_full_i_reg => rst_full_gen_i,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      wr_en_int_sync => wr_en_int_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_ramfifo_11 is
  port (
    \count_reg[12]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \grxd.sig_rxd_prog_empty_d1_reg\ : out STD_LOGIC;
    sig_rxd_prog_full : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \sig_ip2bus_data_reg[2]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[2]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_register_array[0]5_in\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_str_rst_reg : in STD_LOGIC;
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg_0 : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_ramfifo_11 : entity is "fifo_generator_v13_0_2_fifo_generator_ramfifo";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_ramfifo_11;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_ramfifo_11 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gl0.rd_n_65\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_66\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_67\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_40\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_41\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_42\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_43\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_44\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_45\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_46\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_47\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_49\ : STD_LOGIC;
  signal \gr1.gdcf.dc/cntr_en\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gsafety_cc.rd_en_int_sync_1_reg_n_0\ : STD_LOGIC;
  signal \gsafety_cc.wr_en_int_sync_1_reg_n_0\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_6_out : STD_LOGIC;
  signal rd_en_int_sync : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rst_int_sync : STD_LOGIC;
  signal rst_int_sync_1 : STD_LOGIC;
  signal \rst_ored_sync__1\ : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[2]_0\ : STD_LOGIC;
  signal valid_fwft : STD_LOGIC;
  signal wr_en_int_sync : STD_LOGIC;
  signal wr_en_into_bram : STD_LOGIC;
begin
  CO(0) <= \^co\(0);
  \sig_ip2bus_data_reg[2]_0\ <= \^sig_ip2bus_data_reg[2]_0\;
\gntv_or_sync_fifo.gl0.rd\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_rd_logic_12
     port map (
      CO(0) => \^co\(0),
      D(11 downto 0) => rd_pntr_plus1(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \gntv_or_sync_fifo.gl0.rd_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => p_0_out(11 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_67\,
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O(3 downto 0) => O(3 downto 0),
      Q(0) => rstblk_n_4,
      S(3) => \gntv_or_sync_fifo.gl0.wr_n_44\,
      S(2) => \gntv_or_sync_fifo.gl0.wr_n_45\,
      S(1) => \gntv_or_sync_fifo.gl0.wr_n_46\,
      S(0) => \gntv_or_sync_fifo.gl0.wr_n_47\,
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      cntr_en => \gr1.gdcf.dc/cntr_en\,
      \count_reg[11]\ => \count_reg[11]\(0),
      \count_reg[11]_0\ => \count_reg[11]\(1),
      \count_reg[11]_1\ => \count_reg[11]\(2),
      \count_reg[11]_2\ => \count_reg[11]\(3),
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[12]_0\(0) => \count_reg[12]_0\(0),
      \count_reg[4]\(3 downto 0) => \count_reg[4]\(3 downto 0),
      \count_reg[7]\ => \count_reg[7]\(0),
      \count_reg[7]_0\ => \count_reg[7]\(1),
      \count_reg[7]_1\ => \count_reg[7]\(2),
      \count_reg[7]_2\ => \count_reg[7]\(3),
      \count_reg[8]\(3 downto 0) => \count_reg[8]\(3 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gaxi_full_sm.r_last_r_reg\ => \gaxi_full_sm.r_last_r_reg\,
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gcc0.gc0.count_d1_reg[10]\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gcc0.gc0.count_d1_reg[10]_0\(10 downto 0) => p_10_out(10 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(3) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      \gcc0.gc0.count_d1_reg[11]\(2) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      \gcc0.gc0.count_d1_reg[11]\(1) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      \gcc0.gc0.count_d1_reg[11]\(0) => \gntv_or_sync_fifo.gl0.wr_n_39\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gcc0.gc0.count_d1_reg[7]\(3) => \gntv_or_sync_fifo.gl0.wr_n_40\,
      \gcc0.gc0.count_d1_reg[7]\(2) => \gntv_or_sync_fifo.gl0.wr_n_41\,
      \gcc0.gc0.count_d1_reg[7]\(1) => \gntv_or_sync_fifo.gl0.wr_n_42\,
      \gcc0.gc0.count_d1_reg[7]\(0) => \gntv_or_sync_fifo.gl0.wr_n_43\,
      \gcc0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_30\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gntv_or_sync_fifo.gl0.rd_n_66\,
      \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0),
      \goreg_dm.dout_i_reg[12]\(9 downto 0) => \goreg_dm.dout_i_reg[12]\(9 downto 0),
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \gntv_or_sync_fifo.gl0.wr_n_49\,
      \grxd.rx_partial_pkt_reg\ => \^sig_ip2bus_data_reg[2]_0\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \grxd.sig_rxd_prog_empty_d1_reg\ => \grxd.sig_rxd_prog_empty_d1_reg\,
      p_6_out => p_6_out,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_25\,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync => rst_int_sync,
      \rst_ored_sync__1\ => \rst_ored_sync__1\,
      s_axi_aclk => s_axi_aclk,
      \sig_ip2bus_data_reg[17]\ => \sig_ip2bus_data_reg[17]\,
      \sig_ip2bus_data_reg[17]_0\ => \sig_ip2bus_data_reg[17]_0\,
      \sig_ip2bus_data_reg[17]_1\(3 downto 0) => S(3 downto 0),
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]\,
      \sig_ip2bus_data_reg[21]\(3 downto 0) => \sig_ip2bus_data_reg[21]\(3 downto 0),
      \sig_ip2bus_data_reg[25]\(3 downto 0) => \sig_ip2bus_data_reg[25]\(3 downto 0),
      \sig_ip2bus_data_reg[29]\(0) => \sig_ip2bus_data_reg[29]\(0),
      \sig_ip2bus_data_reg[2]\(16 downto 0) => D(16 downto 0),
      \sig_ip2bus_data_reg[2]_0\ => \sig_ip2bus_data_reg[2]\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[1][2]\(6 downto 0) => Q(6 downto 0),
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      v1_reg(5 downto 0) => \grss.rsts/c2/v1_reg\(5 downto 0),
      valid_fwft => valid_fwft
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_wr_logic_13
     port map (
      AR(0) => rstblk_n_2,
      CO(0) => \^co\(0),
      D(11 downto 0) => rd_pntr_plus1(11 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_0\,
      Q(11 downto 0) => p_10_out(11 downto 0),
      S(3) => \gntv_or_sync_fifo.gl0.wr_n_44\,
      S(2) => \gntv_or_sync_fifo.gl0.wr_n_45\,
      S(1) => \gntv_or_sync_fifo.gl0.wr_n_46\,
      S(0) => \gntv_or_sync_fifo.gl0.wr_n_47\,
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      cntr_en => \gr1.gdcf.dc/cntr_en\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gaxi_full_sm.r_last_r_reg\ => \gaxi_full_sm.r_last_r_reg\,
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(3) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(2) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(1) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(0) => \gntv_or_sync_fifo.gl0.wr_n_39\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]\(3) => \gntv_or_sync_fifo.gl0.wr_n_40\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]\(2) => \gntv_or_sync_fifo.gl0.wr_n_41\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]\(1) => \gntv_or_sync_fifo.gl0.wr_n_42\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]\(0) => \gntv_or_sync_fifo.gl0.wr_n_43\,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => rst_full_gen_i,
      \grxd.fg_rxd_wr_length_reg[22]\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      \grxd.fg_rxd_wr_length_reg[22]_0\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[22]_1\ => \grxd.fg_rxd_wr_length_reg[22]_0\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[5]\(0) => \grxd.fg_rxd_wr_length_reg[5]\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \out\ => rst_full_ff_i,
      p_6_out => p_6_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_26\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_27\,
      ram_empty_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_28\,
      ram_empty_fb_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_29\,
      ram_empty_fb_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_30\,
      ram_empty_fb_i_reg_4 => \gntv_or_sync_fifo.gl0.wr_n_31\,
      ram_empty_fb_i_reg_5 => \gntv_or_sync_fifo.gl0.rd_n_66\,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.wr_n_25\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_49\,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      \sig_ip2bus_data_reg[2]\ => \^sig_ip2bus_data_reg[2]_0\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array[0]5_in\ => \sig_register_array[0]5_in\,
      sig_rxd_prog_full => sig_rxd_prog_full,
      sig_str_rst_reg => sig_str_rst_reg_0,
      v1_reg(5 downto 0) => \grss.rsts/c2/v1_reg\(5 downto 0),
      valid_fwft => valid_fwft
    );
\gntv_or_sync_fifo.mem\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_memory_14
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_67\,
      Q(11 downto 0) => p_10_out(11 downto 0),
      WEA(0) => wr_en_into_bram,
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gntv_or_sync_fifo.gl0.rd_n_65\,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\gsafety_cc.rd_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_6_out,
      Q => \gsafety_cc.rd_en_int_sync_1_reg_n_0\,
      R => '0'
    );
\gsafety_cc.rd_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gsafety_cc.rd_en_int_sync_1_reg_n_0\,
      Q => rd_en_int_sync,
      R => '0'
    );
\gsafety_cc.rst_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_rst_i(0),
      Q => rst_int_sync_1,
      R => '0'
    );
\gsafety_cc.rst_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_int_sync_1,
      Q => rst_int_sync,
      R => '0'
    );
\gsafety_cc.wr_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gntv_or_sync_fifo.gl0.wr_n_0\,
      Q => \gsafety_cc.wr_en_int_sync_1_reg_n_0\,
      R => '0'
    );
\gsafety_cc.wr_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gsafety_cc.wr_en_int_sync_1_reg_n_0\,
      Q => wr_en_int_sync,
      R => '0'
    );
rstblk: entity work.\top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo__parameterized0_15\
     port map (
      AR(0) => rstblk_n_2,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_0\,
      Q(1) => rstblk_n_4,
      Q(0) => rd_rst_i(0),
      WEA(0) => wr_en_into_bram,
      \gpfs.prog_full_i_reg\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      \rst_ored_sync__1\ => \rst_ored_sync__1\,
      s_axi_aclk => s_axi_aclk,
      sig_str_rst_reg => sig_str_rst_reg,
      wr_en_int_sync => wr_en_int_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_top is
  port (
    \grstd1.grst_full.grst_f.rst_d5_reg\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gtxd.sig_txd_prog_empty_d1_reg\ : out STD_LOGIC;
    \gtxd.sig_txd_prog_full_d1_reg\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    tx_fifo_or : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    \axi_str_txd_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_txd_tready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC;
    start_wr : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_txd_prog_full_d1 : in STD_LOGIC;
    sig_txd_prog_empty_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_top : entity is "fifo_generator_v13_0_2_fifo_generator_top";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_top;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_top is
begin
\grf.rf\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_ramfifo
     port map (
      AS(0) => AS(0),
      D(11 downto 0) => D(11 downto 0),
      DIADI(0) => DIADI(0),
      Q(3 downto 0) => Q(3 downto 0),
      \axi_str_txd_tdata[31]\(32 downto 0) => \axi_str_txd_tdata[31]\(32 downto 0),
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      \gaxi_full_sm.present_state_reg[0]\(0) => \gaxi_full_sm.present_state_reg[0]\(0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      \gtxd.sig_txd_prog_empty_d1_reg\ => \gtxd.sig_txd_prog_empty_d1_reg\,
      \gtxd.sig_txd_prog_full_d1_reg\ => \gtxd.sig_txd_prog_full_d1_reg\,
      p_0_in => p_0_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_txd_prog_empty_d1 => sig_txd_prog_empty_d1,
      sig_txd_prog_full_d1 => sig_txd_prog_full_d1,
      start_wr => start_wr,
      tx_fifo_or => tx_fifo_or
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_top_9 is
  port (
    \count_reg[12]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC;
    \count_reg[7]_0\ : out STD_LOGIC;
    \count_reg[7]_1\ : out STD_LOGIC;
    \count_reg[7]_2\ : out STD_LOGIC;
    \count_reg[11]\ : out STD_LOGIC;
    \count_reg[11]_0\ : out STD_LOGIC;
    \count_reg[11]_1\ : out STD_LOGIC;
    \count_reg[11]_2\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \grxd.sig_rxd_prog_empty_d1_reg\ : out STD_LOGIC;
    sig_rxd_prog_full : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \sig_ip2bus_data_reg[2]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[2]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_register_array[0]5_in\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_str_rst_reg : in STD_LOGIC;
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg_0 : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_top_9 : entity is "fifo_generator_v13_0_2_fifo_generator_top";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_top_9;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_top_9 is
begin
\grf.rf\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_ramfifo_11
     port map (
      CO(0) => CO(0),
      D(16 downto 0) => D(16 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O(3 downto 0) => O(3 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      S(3 downto 0) => S(3 downto 0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[11]\(3) => \count_reg[11]_2\,
      \count_reg[11]\(2) => \count_reg[11]_1\,
      \count_reg[11]\(1) => \count_reg[11]_0\,
      \count_reg[11]\(0) => \count_reg[11]\,
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[12]_0\(0) => \count_reg[12]_0\(0),
      \count_reg[4]\(3 downto 0) => \count_reg[4]\(3 downto 0),
      \count_reg[7]\(3) => \count_reg[7]_2\,
      \count_reg[7]\(2) => \count_reg[7]_1\,
      \count_reg[7]\(1) => \count_reg[7]_0\,
      \count_reg[7]\(0) => \count_reg[7]\,
      \count_reg[8]\(3 downto 0) => \count_reg[8]\(3 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gaxi_full_sm.r_last_r_reg\ => \gaxi_full_sm.r_last_r_reg\,
      \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0),
      \goreg_dm.dout_i_reg[12]\(9 downto 0) => \goreg_dm.dout_i_reg[12]\(9 downto 0),
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[22]_0\ => \grxd.fg_rxd_wr_length_reg[22]_0\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[5]\(0) => \grxd.fg_rxd_wr_length_reg[5]\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \grxd.sig_rxd_prog_empty_d1_reg\ => \grxd.sig_rxd_prog_empty_d1_reg\,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      \sig_ip2bus_data_reg[17]\ => \sig_ip2bus_data_reg[17]\,
      \sig_ip2bus_data_reg[17]_0\ => \sig_ip2bus_data_reg[17]_0\,
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]\,
      \sig_ip2bus_data_reg[21]\(3 downto 0) => \sig_ip2bus_data_reg[21]\(3 downto 0),
      \sig_ip2bus_data_reg[25]\(3 downto 0) => \sig_ip2bus_data_reg[25]\(3 downto 0),
      \sig_ip2bus_data_reg[29]\(0) => \sig_ip2bus_data_reg[29]\(0),
      \sig_ip2bus_data_reg[2]\ => \sig_ip2bus_data_reg[2]\,
      \sig_ip2bus_data_reg[2]_0\ => \sig_ip2bus_data_reg[2]_0\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array[0]5_in\ => \sig_register_array[0]5_in\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full => sig_rxd_prog_full,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_str_rst_reg_0 => sig_str_rst_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_synth is
  port (
    \grstd1.grst_full.grst_f.rst_d5_reg\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gtxd.sig_txd_prog_empty_d1_reg\ : out STD_LOGIC;
    \gtxd.sig_txd_prog_full_d1_reg\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    tx_fifo_or : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    \axi_str_txd_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_txd_tready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC;
    start_wr : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_txd_prog_full_d1 : in STD_LOGIC;
    sig_txd_prog_empty_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_synth : entity is "fifo_generator_v13_0_2_synth";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_synth;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_synth is
  signal \^grstd1.grst_full.grst_f.rst_d5_reg\ : STD_LOGIC;
begin
  \grstd1.grst_full.grst_f.rst_d5_reg\ <= \^grstd1.grst_full.grst_f.rst_d5_reg\;
\gaxis_fifo.gaxisf.axisf\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_top
     port map (
      AS(0) => AS(0),
      D(11 downto 0) => D(11 downto 0),
      DIADI(0) => DIADI(0),
      Q(3 downto 0) => Q(3 downto 0),
      \axi_str_txd_tdata[31]\(32 downto 0) => \axi_str_txd_tdata[31]\(32 downto 0),
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      \gaxi_full_sm.present_state_reg[0]\(0) => \gaxi_full_sm.present_state_reg[0]\(0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      \gtxd.sig_txd_prog_empty_d1_reg\ => \gtxd.sig_txd_prog_empty_d1_reg\,
      \gtxd.sig_txd_prog_full_d1_reg\ => \gtxd.sig_txd_prog_full_d1_reg\,
      p_0_in => p_0_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_txd_prog_empty_d1 => sig_txd_prog_empty_d1,
      sig_txd_prog_full_d1 => sig_txd_prog_full_d1,
      start_wr => start_wr,
      tx_fifo_or => tx_fifo_or
    );
\reset_gen_cc.rstblk_cc\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo
     port map (
      s_axi_aclk => s_axi_aclk,
      sig_str_rst_reg => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_synth_8 is
  port (
    \count_reg[12]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \grxd.sig_rxd_prog_empty_d1_reg\ : out STD_LOGIC;
    sig_rxd_prog_full : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \sig_ip2bus_data_reg[2]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[2]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_register_array[0]5_in\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_str_rst_reg : in STD_LOGIC;
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg_0 : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_synth_8 : entity is "fifo_generator_v13_0_2_synth";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_synth_8;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_synth_8 is
begin
\gaxis_fifo.gaxisf.axisf\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_fifo_generator_top_9
     port map (
      CO(0) => CO(0),
      D(16 downto 0) => D(16 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O(3 downto 0) => O(3 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      S(3 downto 0) => S(3 downto 0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[11]\ => \count_reg[11]\(0),
      \count_reg[11]_0\ => \count_reg[11]\(1),
      \count_reg[11]_1\ => \count_reg[11]\(2),
      \count_reg[11]_2\ => \count_reg[11]\(3),
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[12]_0\(0) => \count_reg[12]_0\(0),
      \count_reg[4]\(3 downto 0) => \count_reg[4]\(3 downto 0),
      \count_reg[7]\ => \count_reg[7]\(0),
      \count_reg[7]_0\ => \count_reg[7]\(1),
      \count_reg[7]_1\ => \count_reg[7]\(2),
      \count_reg[7]_2\ => \count_reg[7]\(3),
      \count_reg[8]\(3 downto 0) => \count_reg[8]\(3 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gaxi_full_sm.r_last_r_reg\ => \gaxi_full_sm.r_last_r_reg\,
      \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0),
      \goreg_dm.dout_i_reg[12]\(9 downto 0) => \goreg_dm.dout_i_reg[12]\(9 downto 0),
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[22]_0\ => \grxd.fg_rxd_wr_length_reg[22]_0\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[5]\(0) => \grxd.fg_rxd_wr_length_reg[5]\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \grxd.sig_rxd_prog_empty_d1_reg\ => \grxd.sig_rxd_prog_empty_d1_reg\,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      \sig_ip2bus_data_reg[17]\ => \sig_ip2bus_data_reg[17]\,
      \sig_ip2bus_data_reg[17]_0\ => \sig_ip2bus_data_reg[17]_0\,
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]\,
      \sig_ip2bus_data_reg[21]\(3 downto 0) => \sig_ip2bus_data_reg[21]\(3 downto 0),
      \sig_ip2bus_data_reg[25]\(3 downto 0) => \sig_ip2bus_data_reg[25]\(3 downto 0),
      \sig_ip2bus_data_reg[29]\(0) => \sig_ip2bus_data_reg[29]\(0),
      \sig_ip2bus_data_reg[2]\ => \sig_ip2bus_data_reg[2]\,
      \sig_ip2bus_data_reg[2]_0\ => \sig_ip2bus_data_reg[2]_0\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array[0]5_in\ => \sig_register_array[0]5_in\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full => sig_rxd_prog_full,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_str_rst_reg_0 => sig_str_rst_reg_0
    );
\reset_gen_cc.rstblk_cc\: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_reset_blk_ramfifo_10
     port map (
      s_axi_aclk => s_axi_aclk,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2 is
  port (
    \grstd1.grst_full.grst_f.rst_d5_reg\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gtxd.sig_txd_prog_empty_d1_reg\ : out STD_LOGIC;
    \gtxd.sig_txd_prog_full_d1_reg\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    tx_fifo_or : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    \axi_str_txd_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_txd_tready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC;
    start_wr : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_txd_prog_full_d1 : in STD_LOGIC;
    sig_txd_prog_empty_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2 : entity is "fifo_generator_v13_0_2";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2 is
begin
inst_fifo_gen: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_synth
     port map (
      AS(0) => AS(0),
      D(11 downto 0) => D(11 downto 0),
      DIADI(0) => DIADI(0),
      Q(3 downto 0) => Q(3 downto 0),
      \axi_str_txd_tdata[31]\(32 downto 0) => \axi_str_txd_tdata[31]\(32 downto 0),
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      \gaxi_full_sm.present_state_reg[0]\(0) => \gaxi_full_sm.present_state_reg[0]\(0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      \gtxd.sig_txd_prog_empty_d1_reg\ => \gtxd.sig_txd_prog_empty_d1_reg\,
      \gtxd.sig_txd_prog_full_d1_reg\ => \gtxd.sig_txd_prog_full_d1_reg\,
      p_0_in => p_0_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_txd_prog_empty_d1 => sig_txd_prog_empty_d1,
      sig_txd_prog_full_d1 => sig_txd_prog_full_d1,
      start_wr => start_wr,
      tx_fifo_or => tx_fifo_or
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_7 is
  port (
    \count_reg[12]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC;
    \count_reg[7]_0\ : out STD_LOGIC;
    \count_reg[7]_1\ : out STD_LOGIC;
    \count_reg[7]_2\ : out STD_LOGIC;
    \count_reg[11]\ : out STD_LOGIC;
    \count_reg[11]_0\ : out STD_LOGIC;
    \count_reg[11]_1\ : out STD_LOGIC;
    \count_reg[11]_2\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \grxd.sig_rxd_prog_empty_d1_reg\ : out STD_LOGIC;
    sig_rxd_prog_full : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \sig_ip2bus_data_reg[2]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[2]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_register_array[0]5_in\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_str_rst_reg : in STD_LOGIC;
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg_0 : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_7 : entity is "fifo_generator_v13_0_2";
end top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_7;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_7 is
begin
inst_fifo_gen: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_synth_8
     port map (
      CO(0) => CO(0),
      D(16 downto 0) => D(16 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O(3 downto 0) => O(3 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      S(3 downto 0) => S(3 downto 0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[11]\(3) => \count_reg[11]_2\,
      \count_reg[11]\(2) => \count_reg[11]_1\,
      \count_reg[11]\(1) => \count_reg[11]_0\,
      \count_reg[11]\(0) => \count_reg[11]\,
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[12]_0\(0) => \count_reg[12]_0\(0),
      \count_reg[4]\(3 downto 0) => \count_reg[4]\(3 downto 0),
      \count_reg[7]\(3) => \count_reg[7]_2\,
      \count_reg[7]\(2) => \count_reg[7]_1\,
      \count_reg[7]\(1) => \count_reg[7]_0\,
      \count_reg[7]\(0) => \count_reg[7]\,
      \count_reg[8]\(3 downto 0) => \count_reg[8]\(3 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gaxi_full_sm.r_last_r_reg\ => \gaxi_full_sm.r_last_r_reg\,
      \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0),
      \goreg_dm.dout_i_reg[12]\(9 downto 0) => \goreg_dm.dout_i_reg[12]\(9 downto 0),
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[22]_0\ => \grxd.fg_rxd_wr_length_reg[22]_0\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[5]\(0) => \grxd.fg_rxd_wr_length_reg[5]\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \grxd.sig_rxd_prog_empty_d1_reg\ => \grxd.sig_rxd_prog_empty_d1_reg\,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      \sig_ip2bus_data_reg[17]\ => \sig_ip2bus_data_reg[17]\,
      \sig_ip2bus_data_reg[17]_0\ => \sig_ip2bus_data_reg[17]_0\,
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]\,
      \sig_ip2bus_data_reg[21]\(3 downto 0) => \sig_ip2bus_data_reg[21]\(3 downto 0),
      \sig_ip2bus_data_reg[25]\(3 downto 0) => \sig_ip2bus_data_reg[25]\(3 downto 0),
      \sig_ip2bus_data_reg[29]\(0) => \sig_ip2bus_data_reg[29]\(0),
      \sig_ip2bus_data_reg[2]\ => \sig_ip2bus_data_reg[2]\,
      \sig_ip2bus_data_reg[2]_0\ => \sig_ip2bus_data_reg[2]_0\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array[0]5_in\ => \sig_register_array[0]5_in\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full => sig_rxd_prog_full,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_str_rst_reg_0 => sig_str_rst_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_axis_fg is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gtxd.sig_txd_prog_empty_d1_reg\ : out STD_LOGIC;
    \gtxd.sig_txd_prog_full_d1_reg\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    tx_fifo_or : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    \axi_str_txd_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfifo_gen.gmm2s.wr_data_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_txd_tready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC;
    start_wr : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_txd_prog_full_d1 : in STD_LOGIC;
    sig_txd_prog_empty_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_axis_fg : entity is "axis_fg";
end top_axi_fifo_mm_s_0_0_axis_fg;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_axis_fg is
begin
COMP_FIFO: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2
     port map (
      AS(0) => AS(0),
      D(11 downto 0) => D(11 downto 0),
      DIADI(0) => DIADI(0),
      Q(3 downto 0) => Q(3 downto 0),
      \axi_str_txd_tdata[31]\(32 downto 0) => \axi_str_txd_tdata[31]\(32 downto 0),
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      \gaxi_full_sm.present_state_reg[0]\(0) => \gaxi_full_sm.present_state_reg[0]\(0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0) => \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => SR(0),
      \gtxd.sig_txd_prog_empty_d1_reg\ => \gtxd.sig_txd_prog_empty_d1_reg\,
      \gtxd.sig_txd_prog_full_d1_reg\ => \gtxd.sig_txd_prog_full_d1_reg\,
      p_0_in => p_0_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_txd_prog_empty_d1 => sig_txd_prog_empty_d1,
      sig_txd_prog_full_d1 => sig_txd_prog_full_d1,
      start_wr => start_wr,
      tx_fifo_or => tx_fifo_or
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_axis_fg_6 is
  port (
    \count_reg[12]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \grxd.sig_rxd_prog_empty_d1_reg\ : out STD_LOGIC;
    sig_rxd_prog_full : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \sig_ip2bus_data_reg[2]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[2]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_register_array[0]5_in\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_str_rst_reg : in STD_LOGIC;
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg_0 : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_axis_fg_6 : entity is "axis_fg";
end top_axi_fifo_mm_s_0_0_axis_fg_6;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_axis_fg_6 is
begin
COMP_FIFO: entity work.top_axi_fifo_mm_s_0_0_fifo_generator_v13_0_2_7
     port map (
      CO(0) => CO(0),
      D(16 downto 0) => D(16 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O(3 downto 0) => O(3 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      S(3 downto 0) => S(3 downto 0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[11]\ => \count_reg[11]\(0),
      \count_reg[11]_0\ => \count_reg[11]\(1),
      \count_reg[11]_1\ => \count_reg[11]\(2),
      \count_reg[11]_2\ => \count_reg[11]\(3),
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[12]_0\(0) => \count_reg[12]_0\(0),
      \count_reg[4]\(3 downto 0) => \count_reg[4]\(3 downto 0),
      \count_reg[7]\ => \count_reg[7]\(0),
      \count_reg[7]_0\ => \count_reg[7]\(1),
      \count_reg[7]_1\ => \count_reg[7]\(2),
      \count_reg[7]_2\ => \count_reg[7]\(3),
      \count_reg[8]\(3 downto 0) => \count_reg[8]\(3 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gaxi_full_sm.r_last_r_reg\ => \gaxi_full_sm.r_last_r_reg\,
      \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0),
      \goreg_dm.dout_i_reg[12]\(9 downto 0) => \goreg_dm.dout_i_reg[12]\(9 downto 0),
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[22]_0\ => \grxd.fg_rxd_wr_length_reg[22]_0\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[5]\(0) => \grxd.fg_rxd_wr_length_reg[5]\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \grxd.sig_rxd_prog_empty_d1_reg\ => \grxd.sig_rxd_prog_empty_d1_reg\,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      \sig_ip2bus_data_reg[17]\ => \sig_ip2bus_data_reg[17]\,
      \sig_ip2bus_data_reg[17]_0\ => \sig_ip2bus_data_reg[17]_0\,
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]\,
      \sig_ip2bus_data_reg[21]\(3 downto 0) => \sig_ip2bus_data_reg[21]\(3 downto 0),
      \sig_ip2bus_data_reg[25]\(3 downto 0) => \sig_ip2bus_data_reg[25]\(3 downto 0),
      \sig_ip2bus_data_reg[29]\(0) => \sig_ip2bus_data_reg[29]\(0),
      \sig_ip2bus_data_reg[2]\ => \sig_ip2bus_data_reg[2]\,
      \sig_ip2bus_data_reg[2]_0\ => \sig_ip2bus_data_reg[2]_0\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array[0]5_in\ => \sig_register_array[0]5_in\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full => sig_rxd_prog_full,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_str_rst_reg_0 => sig_str_rst_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_fifo is
  port (
    \grstd1.grst_full.grst_f.rst_d5_reg\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gtxd.sig_txd_prog_empty_d1_reg\ : out STD_LOGIC;
    \gtxd.sig_txd_prog_full_d1_reg\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    tx_fifo_or : out STD_LOGIC;
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    \axi_str_txd_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxi_full_sm.present_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_str_txd_tready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_txd_prog_full_d1 : in STD_LOGIC;
    sig_txd_prog_empty_d1 : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_fifo : entity is "fifo";
end top_axi_fifo_mm_s_0_0_fifo;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_fifo is
  signal \^grstd1.grst_full.grst_f.rst_d5_reg\ : STD_LOGIC;
  signal input_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal start_wr : STD_LOGIC;
  signal txd_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_data_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[10]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[11]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[12]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[13]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[14]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[15]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[16]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[17]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[18]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[19]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[20]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[21]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[22]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[23]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[24]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[25]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[26]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[27]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[29]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[30]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[31]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[8]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.wr_data_int[9]_i_1\ : label is "soft_lutpair32";
begin
  \grstd1.grst_full.grst_f.rst_d5_reg\ <= \^grstd1.grst_full.grst_f.rst_d5_reg\;
\gfifo_gen.COMP_AXIS_FG_FIFO\: entity work.top_axi_fifo_mm_s_0_0_axis_fg
     port map (
      AS(0) => AS(0),
      D(11 downto 0) => minusOp(12 downto 1),
      DIADI(0) => DIADI(0),
      Q(3 downto 0) => input_tstrb(3 downto 0),
      SR(0) => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      \axi_str_txd_tdata[31]\(32 downto 0) => \axi_str_txd_tdata[31]\(32 downto 0),
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      \gaxi_full_sm.present_state_reg[0]\(0) => \gaxi_full_sm.present_state_reg[0]\(0),
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(31 downto 0) => wr_data_int(31 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \gtxd.sig_txd_prog_empty_d1_reg\ => \gtxd.sig_txd_prog_empty_d1_reg\,
      \gtxd.sig_txd_prog_full_d1_reg\ => \gtxd.sig_txd_prog_full_d1_reg\,
      p_0_in => p_0_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_txd_prog_empty_d1 => sig_txd_prog_empty_d1,
      sig_txd_prog_full_d1 => sig_txd_prog_full_d1,
      start_wr => start_wr,
      tx_fifo_or => tx_fifo_or
    );
\gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gaxi_full_sm.present_state_reg[0]_0\(0),
      Q => input_tstrb(0),
      S => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gaxi_full_sm.present_state_reg[0]_0\(1),
      Q => input_tstrb(1),
      S => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gaxi_full_sm.present_state_reg[0]_0\(2),
      Q => input_tstrb(2),
      S => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gaxi_full_sm.present_state_reg[0]_0\(3),
      Q => input_tstrb(3),
      S => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.start_wr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gaxi_full_sm.present_state_reg[0]\(0),
      Q => start_wr,
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(10),
      Q => \sig_ip2bus_data_reg[19]\(9),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(11),
      Q => \sig_ip2bus_data_reg[19]\(10),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(12),
      Q => \sig_ip2bus_data_reg[19]\(11),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(1),
      Q => \sig_ip2bus_data_reg[19]\(0),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(2),
      Q => \sig_ip2bus_data_reg[19]\(1),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(3),
      Q => \sig_ip2bus_data_reg[19]\(2),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(4),
      Q => \sig_ip2bus_data_reg[19]\(3),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(5),
      Q => \sig_ip2bus_data_reg[19]\(4),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(6),
      Q => \sig_ip2bus_data_reg[19]\(5),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(7),
      Q => \sig_ip2bus_data_reg[19]\(6),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(8),
      Q => \sig_ip2bus_data_reg[19]\(7),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.vacancy_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(9),
      Q => \sig_ip2bus_data_reg[19]\(8),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(0),
      I1 => s_axi4_wdata(0),
      I2 => DIADI(0),
      O => txd_wr_data(0)
    );
\gfifo_gen.gmm2s.wr_data_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(10),
      I1 => s_axi4_wdata(10),
      I2 => DIADI(0),
      O => txd_wr_data(10)
    );
\gfifo_gen.gmm2s.wr_data_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(11),
      I1 => s_axi4_wdata(11),
      I2 => DIADI(0),
      O => txd_wr_data(11)
    );
\gfifo_gen.gmm2s.wr_data_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(12),
      I1 => s_axi4_wdata(12),
      I2 => DIADI(0),
      O => txd_wr_data(12)
    );
\gfifo_gen.gmm2s.wr_data_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(13),
      I1 => s_axi4_wdata(13),
      I2 => DIADI(0),
      O => txd_wr_data(13)
    );
\gfifo_gen.gmm2s.wr_data_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(14),
      I1 => s_axi4_wdata(14),
      I2 => DIADI(0),
      O => txd_wr_data(14)
    );
\gfifo_gen.gmm2s.wr_data_int[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(15),
      I1 => s_axi4_wdata(15),
      I2 => DIADI(0),
      O => txd_wr_data(15)
    );
\gfifo_gen.gmm2s.wr_data_int[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(16),
      I1 => s_axi4_wdata(16),
      I2 => DIADI(0),
      O => txd_wr_data(16)
    );
\gfifo_gen.gmm2s.wr_data_int[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(17),
      I1 => s_axi4_wdata(17),
      I2 => DIADI(0),
      O => txd_wr_data(17)
    );
\gfifo_gen.gmm2s.wr_data_int[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(18),
      I1 => s_axi4_wdata(18),
      I2 => DIADI(0),
      O => txd_wr_data(18)
    );
\gfifo_gen.gmm2s.wr_data_int[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(19),
      I1 => s_axi4_wdata(19),
      I2 => DIADI(0),
      O => txd_wr_data(19)
    );
\gfifo_gen.gmm2s.wr_data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi4_wdata(1),
      I2 => DIADI(0),
      O => txd_wr_data(1)
    );
\gfifo_gen.gmm2s.wr_data_int[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(20),
      I1 => s_axi4_wdata(20),
      I2 => DIADI(0),
      O => txd_wr_data(20)
    );
\gfifo_gen.gmm2s.wr_data_int[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(21),
      I1 => s_axi4_wdata(21),
      I2 => DIADI(0),
      O => txd_wr_data(21)
    );
\gfifo_gen.gmm2s.wr_data_int[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(22),
      I1 => s_axi4_wdata(22),
      I2 => DIADI(0),
      O => txd_wr_data(22)
    );
\gfifo_gen.gmm2s.wr_data_int[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(23),
      I1 => s_axi4_wdata(23),
      I2 => DIADI(0),
      O => txd_wr_data(23)
    );
\gfifo_gen.gmm2s.wr_data_int[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(24),
      I1 => s_axi4_wdata(24),
      I2 => DIADI(0),
      O => txd_wr_data(24)
    );
\gfifo_gen.gmm2s.wr_data_int[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(25),
      I1 => s_axi4_wdata(25),
      I2 => DIADI(0),
      O => txd_wr_data(25)
    );
\gfifo_gen.gmm2s.wr_data_int[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(26),
      I1 => s_axi4_wdata(26),
      I2 => DIADI(0),
      O => txd_wr_data(26)
    );
\gfifo_gen.gmm2s.wr_data_int[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(27),
      I1 => s_axi4_wdata(27),
      I2 => DIADI(0),
      O => txd_wr_data(27)
    );
\gfifo_gen.gmm2s.wr_data_int[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(28),
      I1 => s_axi4_wdata(28),
      I2 => DIADI(0),
      O => txd_wr_data(28)
    );
\gfifo_gen.gmm2s.wr_data_int[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(29),
      I1 => s_axi4_wdata(29),
      I2 => DIADI(0),
      O => txd_wr_data(29)
    );
\gfifo_gen.gmm2s.wr_data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(2),
      I1 => s_axi4_wdata(2),
      I2 => DIADI(0),
      O => txd_wr_data(2)
    );
\gfifo_gen.gmm2s.wr_data_int[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(30),
      I1 => s_axi4_wdata(30),
      I2 => DIADI(0),
      O => txd_wr_data(30)
    );
\gfifo_gen.gmm2s.wr_data_int[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(31),
      I1 => s_axi4_wdata(31),
      I2 => DIADI(0),
      O => txd_wr_data(31)
    );
\gfifo_gen.gmm2s.wr_data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(3),
      I1 => s_axi4_wdata(3),
      I2 => DIADI(0),
      O => txd_wr_data(3)
    );
\gfifo_gen.gmm2s.wr_data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(4),
      I1 => s_axi4_wdata(4),
      I2 => DIADI(0),
      O => txd_wr_data(4)
    );
\gfifo_gen.gmm2s.wr_data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(5),
      I1 => s_axi4_wdata(5),
      I2 => DIADI(0),
      O => txd_wr_data(5)
    );
\gfifo_gen.gmm2s.wr_data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(6),
      I1 => s_axi4_wdata(6),
      I2 => DIADI(0),
      O => txd_wr_data(6)
    );
\gfifo_gen.gmm2s.wr_data_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(7),
      I1 => s_axi4_wdata(7),
      I2 => DIADI(0),
      O => txd_wr_data(7)
    );
\gfifo_gen.gmm2s.wr_data_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(8),
      I1 => s_axi4_wdata(8),
      I2 => DIADI(0),
      O => txd_wr_data(8)
    );
\gfifo_gen.gmm2s.wr_data_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(9),
      I1 => s_axi4_wdata(9),
      I2 => DIADI(0),
      O => txd_wr_data(9)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(0),
      Q => wr_data_int(0),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(10),
      Q => wr_data_int(10),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(11),
      Q => wr_data_int(11),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(12),
      Q => wr_data_int(12),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(13),
      Q => wr_data_int(13),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(14),
      Q => wr_data_int(14),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(15),
      Q => wr_data_int(15),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(16),
      Q => wr_data_int(16),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(17),
      Q => wr_data_int(17),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(18),
      Q => wr_data_int(18),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(19),
      Q => wr_data_int(19),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(1),
      Q => wr_data_int(1),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(20),
      Q => wr_data_int(20),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(21),
      Q => wr_data_int(21),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(22),
      Q => wr_data_int(22),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(23),
      Q => wr_data_int(23),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(24),
      Q => wr_data_int(24),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(25),
      Q => wr_data_int(25),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(26),
      Q => wr_data_int(26),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(27),
      Q => wr_data_int(27),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(28),
      Q => wr_data_int(28),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(29),
      Q => wr_data_int(29),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(2),
      Q => wr_data_int(2),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(30),
      Q => wr_data_int(30),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(31),
      Q => wr_data_int(31),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(3),
      Q => wr_data_int(3),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(4),
      Q => wr_data_int(4),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(5),
      Q => wr_data_int(5),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(6),
      Q => wr_data_int(6),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(7),
      Q => wr_data_int(7),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(8),
      Q => wr_data_int(8),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
\gfifo_gen.gmm2s.wr_data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.present_state_reg[0]\(0),
      D => txd_wr_data(9),
      Q => wr_data_int(9),
      R => \^grstd1.grst_full.grst_f.rst_d5_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_axi_fifo_mm_s_0_0_fifo__parameterized0\ is
  port (
    \count_reg[12]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rxd_occupancy : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \grxd.sig_rxd_prog_empty_d1_reg\ : out STD_LOGIC;
    sig_rxd_prog_full : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \sig_ip2bus_data_reg[2]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[2]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array[0]5_in\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_str_rst_reg : in STD_LOGIC;
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg_0 : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfifo_gen.gmm2s.vacancy_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_axi_fifo_mm_s_0_0_fifo__parameterized0\ : entity is "fifo";
end \top_axi_fifo_mm_s_0_0_fifo__parameterized0\;

architecture STRUCTURE of \top_axi_fifo_mm_s_0_0_fifo__parameterized0\ is
begin
\gfifo_gen.COMP_AXIS_FG_FIFO\: entity work.top_axi_fifo_mm_s_0_0_axis_fg_6
     port map (
      CO(0) => CO(0),
      D(16 downto 0) => D(16 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O(3 downto 0) => O(3 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      S(3 downto 0) => S(3 downto 0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[11]\(3 downto 0) => sig_rxd_occupancy(7 downto 4),
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[12]_0\(0) => \count_reg[12]_0\(0),
      \count_reg[4]\(3 downto 0) => \count_reg[4]\(3 downto 0),
      \count_reg[7]\(3 downto 0) => sig_rxd_occupancy(3 downto 0),
      \count_reg[8]\(3 downto 0) => \count_reg[8]\(3 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gaxi_full_sm.r_last_r_reg\ => \gaxi_full_sm.r_last_r_reg\,
      \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0) => \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0),
      \goreg_dm.dout_i_reg[12]\(9 downto 0) => \goreg_dm.dout_i_reg[12]\(9 downto 0),
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[22]_0\ => \grxd.fg_rxd_wr_length_reg[22]_0\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[5]\(0) => \grxd.fg_rxd_wr_length_reg[5]\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \grxd.sig_rxd_prog_empty_d1_reg\ => \grxd.sig_rxd_prog_empty_d1_reg\,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      \sig_ip2bus_data_reg[17]\ => sig_rxd_occupancy(8),
      \sig_ip2bus_data_reg[17]_0\ => \sig_ip2bus_data_reg[17]\,
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]\,
      \sig_ip2bus_data_reg[21]\(3 downto 0) => \sig_ip2bus_data_reg[21]\(3 downto 0),
      \sig_ip2bus_data_reg[25]\(3 downto 0) => \sig_ip2bus_data_reg[25]\(3 downto 0),
      \sig_ip2bus_data_reg[29]\(0) => \sig_ip2bus_data_reg[29]\(0),
      \sig_ip2bus_data_reg[2]\ => \sig_ip2bus_data_reg[2]\,
      \sig_ip2bus_data_reg[2]_0\ => \sig_ip2bus_data_reg[2]_0\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array[0]5_in\ => \sig_register_array[0]5_in\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full => sig_rxd_prog_full,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_str_rst_reg_0 => sig_str_rst_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_ipic2axi_s is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    sig_txd_reset : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i : out STD_LOGIC;
    sig_rxd_reset : out STD_LOGIC;
    \count_reg[12]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fg_len_empty : out STD_LOGIC;
    sig_txd_prog_full_d1 : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    sig_txd_prog_empty_d1 : out STD_LOGIC;
    sig_txd_prog_empty : out STD_LOGIC;
    sig_rxd_prog_empty_d1 : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    \sig_ip2bus_data_reg[2]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[3]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[4]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[5]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[6]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[7]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[8]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[9]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[11]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]_0\ : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rxd_prog_full : out STD_LOGIC;
    IPIC_STATE : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]_0\ : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    cs_ce_clr : out STD_LOGIC;
    \sig_ip2bus_data_reg[2]_1\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array[0]5_in\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \sig_ip2bus_data_reg[30]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    tx_fifo_or : out STD_LOGIC;
    \eqOp__6\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_1\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_2\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_3\ : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    \sig_txd_wr_data_reg[0]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][6]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][9]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_str_txd_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \sig_ip2bus_data_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_4\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][9]_1\ : in STD_LOGIC;
    \sig_register_array_reg[0][10]_1\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]_1\ : in STD_LOGIC;
    bus2ip_rnw_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxi_full_sm.present_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPIC_STATE_reg_0 : in STD_LOGIC;
    sig_Bus2IP_CS : in STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1\ : in STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2\ : in STD_LOGIC;
    IPIC_STATE_reg_1 : in STD_LOGIC;
    bus2ip_rnw_i_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    \gaxi_full_sm.r_last_r_reg\ : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_axi4_araddr[23]\ : in STD_LOGIC;
    \s_axi4_araddr_2__s_port_\ : in STD_LOGIC;
    sig_Bus2IP_WrCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxi_full_sm.present_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bus_RNW_reg_reg : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_1_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_ipic2axi_s : entity is "ipic2axi_s";
end top_axi_fifo_mm_s_0_0_ipic2axi_s;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_ipic2axi_s is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC;
  signal \^ipic_state\ : STD_LOGIC;
  signal R : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data2 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal data3 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal eqOp0_out : STD_LOGIC;
  signal \eqOp_inferred__1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry__0_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry__0_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry__0_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry__0_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry__1_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry__1_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry_i_1_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry_i_2_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry_i_3_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry_i_4_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__1_carry_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_5_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_6_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_7_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__0_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_5_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_5_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_5_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry__1_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_10_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_11_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_12_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_13_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_14_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_15_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_16_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_17_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_18_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_19_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_1_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_2_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_3_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_4_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_5_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_5_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_5_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_5_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_6_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_6_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_6_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_6_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_7_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_7_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_7_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_7_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_8_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_i_9_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__2_carry_n_3\ : STD_LOGIC;
  signal fg_rxd_wr_length : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \^grstd1.grst_full.grst_f.rst_d5_reg\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_16\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_35\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_36\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_37\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_38\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_42\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_43\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_44\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_45\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_46\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_47\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_48\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_49\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_50\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_51\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_52\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_53\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_55\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_56\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_57\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_58\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_60\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_16\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_17\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_18\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_19\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_20\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_21\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_22\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_23\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_24\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_25\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[10]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[11]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[12]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[13]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[14]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[15]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[16]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[17]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[18]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[19]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[1]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[20]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[21]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[22]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[3]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[4]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[5]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[6]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[7]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[8]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[9]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.rx_partial_pkt_reg_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[0]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \gtxd.sig_txd_packet_size_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal interrupt_INST_0_i_1_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_2_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_3_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_4_n_0 : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \p_2_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_2_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_2_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_2_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_2_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_2_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_2_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_2_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_2_out_carry__1_n_0\ : STD_LOGIC;
  signal \p_2_out_carry__1_n_1\ : STD_LOGIC;
  signal \p_2_out_carry__1_n_2\ : STD_LOGIC;
  signal \p_2_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_2_out_carry__1_n_4\ : STD_LOGIC;
  signal \p_2_out_carry__1_n_5\ : STD_LOGIC;
  signal \p_2_out_carry__1_n_6\ : STD_LOGIC;
  signal \p_2_out_carry__1_n_7\ : STD_LOGIC;
  signal \p_2_out_carry__2_n_0\ : STD_LOGIC;
  signal \p_2_out_carry__2_n_1\ : STD_LOGIC;
  signal \p_2_out_carry__2_n_2\ : STD_LOGIC;
  signal \p_2_out_carry__2_n_3\ : STD_LOGIC;
  signal \p_2_out_carry__2_n_4\ : STD_LOGIC;
  signal \p_2_out_carry__2_n_5\ : STD_LOGIC;
  signal \p_2_out_carry__2_n_6\ : STD_LOGIC;
  signal \p_2_out_carry__2_n_7\ : STD_LOGIC;
  signal \p_2_out_carry__3_n_0\ : STD_LOGIC;
  signal \p_2_out_carry__3_n_1\ : STD_LOGIC;
  signal \p_2_out_carry__3_n_2\ : STD_LOGIC;
  signal \p_2_out_carry__3_n_3\ : STD_LOGIC;
  signal \p_2_out_carry__3_n_4\ : STD_LOGIC;
  signal \p_2_out_carry__3_n_5\ : STD_LOGIC;
  signal \p_2_out_carry__3_n_6\ : STD_LOGIC;
  signal \p_2_out_carry__3_n_7\ : STD_LOGIC;
  signal \p_2_out_carry__4_n_7\ : STD_LOGIC;
  signal p_2_out_carry_n_0 : STD_LOGIC;
  signal p_2_out_carry_n_1 : STD_LOGIC;
  signal p_2_out_carry_n_2 : STD_LOGIC;
  signal p_2_out_carry_n_3 : STD_LOGIC;
  signal p_2_out_carry_n_4 : STD_LOGIC;
  signal p_2_out_carry_n_5 : STD_LOGIC;
  signal p_2_out_carry_n_6 : STD_LOGIC;
  signal p_2_out_carry_n_7 : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_carry__4_n_7\ : STD_LOGIC;
  signal plusOp_carry_i_3_n_0 : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \^rx_fg_len_empty\ : STD_LOGIC;
  signal rx_fg_len_empty_d1 : STD_LOGIC;
  signal rx_len_wr_en : STD_LOGIC;
  signal \s_axi4_araddr_2__s_net_1\ : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal sig_ip2bus_data : STD_LOGIC_VECTOR ( 0 to 29 );
  signal \sig_ip2bus_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[10]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[11]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[12]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[13]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[2]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[3]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[4]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[5]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[6]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[7]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[8]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[9]_0\ : STD_LOGIC;
  signal sig_rd_rlen_reg_n_0 : STD_LOGIC;
  signal \sig_register_array[0][2]_i_18_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_19_n_0\ : STD_LOGIC;
  signal \sig_register_array[1][0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][9]\ : STD_LOGIC;
  signal sig_rxd_occupancy : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \^sig_rxd_prog_empty_d1\ : STD_LOGIC;
  signal \^sig_rxd_reset\ : STD_LOGIC;
  signal sig_str_rst_reg_n_0 : STD_LOGIC;
  signal \^sig_txd_prog_empty\ : STD_LOGIC;
  signal \^sig_txd_prog_empty_d1\ : STD_LOGIC;
  signal \^sig_txd_prog_full_d1\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[29]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[30]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[31]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_eqOp_inferred__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_eqOp_inferred__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__2_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_eqOp_inferred__2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__2_carry__1_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_eqOp_inferred__2_carry__1_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtxd.sig_txd_packet_size_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtxd.sig_txd_packet_size_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_2_out_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_2_out_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[10]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[11]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[12]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[13]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[14]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[15]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[16]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[17]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[19]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[20]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[21]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[22]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of mm2s_prmry_reset_out_n_INST_0 : label is "soft_lutpair53";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\;
  IPIC_STATE <= \^ipic_state\;
  SR(0) <= \^sr\(0);
  \count_reg[3]\(0) <= \^count_reg[3]\(0);
  \grstd1.grst_full.grst_f.rst_d5_reg\ <= \^grstd1.grst_full.grst_f.rst_d5_reg\;
  p_8_out <= \^p_8_out\;
  p_9_out <= \^p_9_out\;
  rx_fg_len_empty <= \^rx_fg_len_empty\;
  \s_axi4_araddr_2__s_net_1\ <= \s_axi4_araddr_2__s_port_\;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_wready <= \^s_axi_wready\;
  \sig_ip2bus_data_reg[10]_0\ <= \^sig_ip2bus_data_reg[10]_0\;
  \sig_ip2bus_data_reg[11]_0\ <= \^sig_ip2bus_data_reg[11]_0\;
  \sig_ip2bus_data_reg[12]_0\ <= \^sig_ip2bus_data_reg[12]_0\;
  \sig_ip2bus_data_reg[13]_0\ <= \^sig_ip2bus_data_reg[13]_0\;
  \sig_ip2bus_data_reg[2]_0\ <= \^sig_ip2bus_data_reg[2]_0\;
  \sig_ip2bus_data_reg[3]_0\ <= \^sig_ip2bus_data_reg[3]_0\;
  \sig_ip2bus_data_reg[4]_0\ <= \^sig_ip2bus_data_reg[4]_0\;
  \sig_ip2bus_data_reg[5]_0\ <= \^sig_ip2bus_data_reg[5]_0\;
  \sig_ip2bus_data_reg[6]_0\ <= \^sig_ip2bus_data_reg[6]_0\;
  \sig_ip2bus_data_reg[7]_0\ <= \^sig_ip2bus_data_reg[7]_0\;
  \sig_ip2bus_data_reg[8]_0\ <= \^sig_ip2bus_data_reg[8]_0\;
  \sig_ip2bus_data_reg[9]_0\ <= \^sig_ip2bus_data_reg[9]_0\;
  sig_rxd_prog_empty_d1 <= \^sig_rxd_prog_empty_d1\;
  sig_rxd_reset <= \^sig_rxd_reset\;
  sig_txd_prog_empty <= \^sig_txd_prog_empty\;
  sig_txd_prog_empty_d1 <= \^sig_txd_prog_empty_d1\;
  sig_txd_prog_full_d1 <= \^sig_txd_prog_full_d1\;
\GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => \^s_axi_arready\,
      I2 => s_axi_aresetn,
      O => cs_ce_clr
    );
IP2Bus_RdAck_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^sr\(0)
    );
IP2Bus_RdAck_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i_reg,
      Q => \^s_axi_arready\,
      R => \^sr\(0)
    );
IP2Bus_WrAck_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i_reg_0,
      Q => \^s_axi_wready\,
      R => '0'
    );
IPIC_STATE_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_Bus2IP_CS,
      Q => \^ipic_state\,
      R => \^sr\(0)
    );
\eqOp_inferred__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \eqOp_inferred__1_carry_n_0\,
      CO(2) => \eqOp_inferred__1_carry_n_1\,
      CO(1) => \eqOp_inferred__1_carry_n_2\,
      CO(0) => \eqOp_inferred__1_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \eqOp_inferred__1_carry_i_1_n_0\,
      S(2) => \eqOp_inferred__1_carry_i_2_n_0\,
      S(1) => \eqOp_inferred__1_carry_i_3_n_0\,
      S(0) => \eqOp_inferred__1_carry_i_4_n_0\
    );
\eqOp_inferred__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__1_carry_n_0\,
      CO(3) => \eqOp_inferred__1_carry__0_n_0\,
      CO(2) => \eqOp_inferred__1_carry__0_n_1\,
      CO(1) => \eqOp_inferred__1_carry__0_n_2\,
      CO(0) => \eqOp_inferred__1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \eqOp_inferred__1_carry__0_i_1_n_0\,
      S(2) => \eqOp_inferred__1_carry__0_i_2_n_0\,
      S(1) => \eqOp_inferred__1_carry__0_i_3_n_0\,
      S(0) => \eqOp_inferred__1_carry__0_i_4_n_0\
    );
\eqOp_inferred__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \gtxd.sig_txd_packet_size_reg\(21),
      I2 => \gtxd.sig_txd_packet_size_reg\(23),
      I3 => s_axi_wdata(25),
      I4 => \gtxd.sig_txd_packet_size_reg\(22),
      I5 => s_axi_wdata(24),
      O => \eqOp_inferred__1_carry__0_i_1_n_0\
    );
\eqOp_inferred__1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \gtxd.sig_txd_packet_size_reg\(18),
      I2 => \gtxd.sig_txd_packet_size_reg\(20),
      I3 => s_axi_wdata(22),
      I4 => \gtxd.sig_txd_packet_size_reg\(19),
      I5 => s_axi_wdata(21),
      O => \eqOp_inferred__1_carry__0_i_2_n_0\
    );
\eqOp_inferred__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \gtxd.sig_txd_packet_size_reg\(15),
      I2 => \gtxd.sig_txd_packet_size_reg\(17),
      I3 => s_axi_wdata(19),
      I4 => \gtxd.sig_txd_packet_size_reg\(16),
      I5 => s_axi_wdata(18),
      O => \eqOp_inferred__1_carry__0_i_3_n_0\
    );
\eqOp_inferred__1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \gtxd.sig_txd_packet_size_reg\(12),
      I2 => \gtxd.sig_txd_packet_size_reg\(14),
      I3 => s_axi_wdata(16),
      I4 => \gtxd.sig_txd_packet_size_reg\(13),
      I5 => s_axi_wdata(15),
      O => \eqOp_inferred__1_carry__0_i_4_n_0\
    );
\eqOp_inferred__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__1_carry__0_n_0\,
      CO(3) => \NLW_eqOp_inferred__1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => eqOp0_out,
      CO(1) => \eqOp_inferred__1_carry__1_n_2\,
      CO(0) => \eqOp_inferred__1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \eqOp_inferred__1_carry__1_i_1_n_0\,
      S(1) => \eqOp_inferred__1_carry__1_i_2_n_0\,
      S(0) => \eqOp_inferred__1_carry__1_i_3_n_0\
    );
\eqOp_inferred__1_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(30),
      O => \eqOp_inferred__1_carry__1_i_1_n_0\
    );
\eqOp_inferred__1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \gtxd.sig_txd_packet_size_reg\(27),
      I2 => \gtxd.sig_txd_packet_size_reg\(29),
      I3 => s_axi_wdata(31),
      I4 => \gtxd.sig_txd_packet_size_reg\(28),
      I5 => s_axi_wdata(30),
      O => \eqOp_inferred__1_carry__1_i_2_n_0\
    );
\eqOp_inferred__1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \gtxd.sig_txd_packet_size_reg\(24),
      I2 => \gtxd.sig_txd_packet_size_reg\(26),
      I3 => s_axi_wdata(28),
      I4 => \gtxd.sig_txd_packet_size_reg\(25),
      I5 => s_axi_wdata(27),
      O => \eqOp_inferred__1_carry__1_i_3_n_0\
    );
\eqOp_inferred__1_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \gtxd.sig_txd_packet_size_reg\(9),
      I2 => \gtxd.sig_txd_packet_size_reg\(11),
      I3 => s_axi_wdata(13),
      I4 => \gtxd.sig_txd_packet_size_reg\(10),
      I5 => s_axi_wdata(12),
      O => \eqOp_inferred__1_carry_i_1_n_0\
    );
\eqOp_inferred__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \gtxd.sig_txd_packet_size_reg\(6),
      I2 => \gtxd.sig_txd_packet_size_reg\(8),
      I3 => s_axi_wdata(10),
      I4 => \gtxd.sig_txd_packet_size_reg\(7),
      I5 => s_axi_wdata(9),
      O => \eqOp_inferred__1_carry_i_2_n_0\
    );
\eqOp_inferred__1_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \gtxd.sig_txd_packet_size_reg\(3),
      I2 => \gtxd.sig_txd_packet_size_reg\(5),
      I3 => s_axi_wdata(7),
      I4 => \gtxd.sig_txd_packet_size_reg\(4),
      I5 => s_axi_wdata(6),
      O => \eqOp_inferred__1_carry_i_3_n_0\
    );
\eqOp_inferred__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(0),
      I1 => s_axi_wdata(2),
      I2 => \gtxd.sig_txd_packet_size_reg\(2),
      I3 => s_axi_wdata(4),
      I4 => \gtxd.sig_txd_packet_size_reg\(1),
      I5 => s_axi_wdata(3),
      O => \eqOp_inferred__1_carry_i_4_n_0\
    );
\eqOp_inferred__2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \eqOp_inferred__2_carry_n_0\,
      CO(2) => \eqOp_inferred__2_carry_n_1\,
      CO(1) => \eqOp_inferred__2_carry_n_2\,
      CO(0) => \eqOp_inferred__2_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__2_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \eqOp_inferred__2_carry_i_1_n_0\,
      S(2) => \eqOp_inferred__2_carry_i_2_n_0\,
      S(1) => \eqOp_inferred__2_carry_i_3_n_0\,
      S(0) => \eqOp_inferred__2_carry_i_4_n_0\
    );
\eqOp_inferred__2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__2_carry_n_0\,
      CO(3) => \eqOp_inferred__2_carry__0_n_0\,
      CO(2) => \eqOp_inferred__2_carry__0_n_1\,
      CO(1) => \eqOp_inferred__2_carry__0_n_2\,
      CO(0) => \eqOp_inferred__2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \eqOp_inferred__2_carry__0_i_1_n_0\,
      S(2) => \eqOp_inferred__2_carry__0_i_2_n_0\,
      S(1) => \eqOp_inferred__2_carry__0_i_3_n_0\,
      S(0) => \eqOp_inferred__2_carry__0_i_4_n_0\
    );
\eqOp_inferred__2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => R(21),
      I2 => R(23),
      I3 => s_axi_wdata(25),
      I4 => R(22),
      I5 => s_axi_wdata(24),
      O => \eqOp_inferred__2_carry__0_i_1_n_0\
    );
\eqOp_inferred__2_carry__0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(22),
      O => \eqOp_inferred__2_carry__0_i_10_n_0\
    );
\eqOp_inferred__2_carry__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(21),
      O => \eqOp_inferred__2_carry__0_i_11_n_0\
    );
\eqOp_inferred__2_carry__0_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(20),
      O => \eqOp_inferred__2_carry__0_i_12_n_0\
    );
\eqOp_inferred__2_carry__0_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(19),
      O => \eqOp_inferred__2_carry__0_i_13_n_0\
    );
\eqOp_inferred__2_carry__0_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(18),
      O => \eqOp_inferred__2_carry__0_i_14_n_0\
    );
\eqOp_inferred__2_carry__0_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(17),
      O => \eqOp_inferred__2_carry__0_i_15_n_0\
    );
\eqOp_inferred__2_carry__0_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(16),
      O => \eqOp_inferred__2_carry__0_i_16_n_0\
    );
\eqOp_inferred__2_carry__0_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(15),
      O => \eqOp_inferred__2_carry__0_i_17_n_0\
    );
\eqOp_inferred__2_carry__0_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(14),
      O => \eqOp_inferred__2_carry__0_i_18_n_0\
    );
\eqOp_inferred__2_carry__0_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(13),
      O => \eqOp_inferred__2_carry__0_i_19_n_0\
    );
\eqOp_inferred__2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => R(18),
      I2 => R(20),
      I3 => s_axi_wdata(22),
      I4 => R(19),
      I5 => s_axi_wdata(21),
      O => \eqOp_inferred__2_carry__0_i_2_n_0\
    );
\eqOp_inferred__2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => R(15),
      I2 => R(17),
      I3 => s_axi_wdata(19),
      I4 => R(16),
      I5 => s_axi_wdata(18),
      O => \eqOp_inferred__2_carry__0_i_3_n_0\
    );
\eqOp_inferred__2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => R(12),
      I2 => R(14),
      I3 => s_axi_wdata(16),
      I4 => R(13),
      I5 => s_axi_wdata(15),
      O => \eqOp_inferred__2_carry__0_i_4_n_0\
    );
\eqOp_inferred__2_carry__0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__2_carry__0_i_6_n_0\,
      CO(3) => \eqOp_inferred__2_carry__0_i_5_n_0\,
      CO(2) => \eqOp_inferred__2_carry__0_i_5_n_1\,
      CO(1) => \eqOp_inferred__2_carry__0_i_5_n_2\,
      CO(0) => \eqOp_inferred__2_carry__0_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(24 downto 21),
      O(3 downto 0) => R(24 downto 21),
      S(3) => \eqOp_inferred__2_carry__0_i_8_n_0\,
      S(2) => \eqOp_inferred__2_carry__0_i_9_n_0\,
      S(1) => \eqOp_inferred__2_carry__0_i_10_n_0\,
      S(0) => \eqOp_inferred__2_carry__0_i_11_n_0\
    );
\eqOp_inferred__2_carry__0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__2_carry__0_i_7_n_0\,
      CO(3) => \eqOp_inferred__2_carry__0_i_6_n_0\,
      CO(2) => \eqOp_inferred__2_carry__0_i_6_n_1\,
      CO(1) => \eqOp_inferred__2_carry__0_i_6_n_2\,
      CO(0) => \eqOp_inferred__2_carry__0_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(20 downto 17),
      O(3 downto 0) => R(20 downto 17),
      S(3) => \eqOp_inferred__2_carry__0_i_12_n_0\,
      S(2) => \eqOp_inferred__2_carry__0_i_13_n_0\,
      S(1) => \eqOp_inferred__2_carry__0_i_14_n_0\,
      S(0) => \eqOp_inferred__2_carry__0_i_15_n_0\
    );
\eqOp_inferred__2_carry__0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__2_carry_i_5_n_0\,
      CO(3) => \eqOp_inferred__2_carry__0_i_7_n_0\,
      CO(2) => \eqOp_inferred__2_carry__0_i_7_n_1\,
      CO(1) => \eqOp_inferred__2_carry__0_i_7_n_2\,
      CO(0) => \eqOp_inferred__2_carry__0_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(16 downto 13),
      O(3 downto 0) => R(16 downto 13),
      S(3) => \eqOp_inferred__2_carry__0_i_16_n_0\,
      S(2) => \eqOp_inferred__2_carry__0_i_17_n_0\,
      S(1) => \eqOp_inferred__2_carry__0_i_18_n_0\,
      S(0) => \eqOp_inferred__2_carry__0_i_19_n_0\
    );
\eqOp_inferred__2_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(24),
      O => \eqOp_inferred__2_carry__0_i_8_n_0\
    );
\eqOp_inferred__2_carry__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(23),
      O => \eqOp_inferred__2_carry__0_i_9_n_0\
    );
\eqOp_inferred__2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__2_carry__0_n_0\,
      CO(3) => \NLW_eqOp_inferred__2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \eqOp_inferred__2_carry__1_n_1\,
      CO(1) => \eqOp_inferred__2_carry__1_n_2\,
      CO(0) => \eqOp_inferred__2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \eqOp_inferred__2_carry__1_i_1_n_0\,
      S(1) => \eqOp_inferred__2_carry__1_i_2_n_0\,
      S(0) => \eqOp_inferred__2_carry__1_i_3_n_0\
    );
\eqOp_inferred__2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R(30),
      O => \eqOp_inferred__2_carry__1_i_1_n_0\
    );
\eqOp_inferred__2_carry__1_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(26),
      O => \eqOp_inferred__2_carry__1_i_10_n_0\
    );
\eqOp_inferred__2_carry__1_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(25),
      O => \eqOp_inferred__2_carry__1_i_11_n_0\
    );
\eqOp_inferred__2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => R(27),
      I2 => R(29),
      I3 => s_axi_wdata(31),
      I4 => R(28),
      I5 => s_axi_wdata(30),
      O => \eqOp_inferred__2_carry__1_i_2_n_0\
    );
\eqOp_inferred__2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => R(24),
      I2 => R(26),
      I3 => s_axi_wdata(28),
      I4 => R(25),
      I5 => s_axi_wdata(27),
      O => \eqOp_inferred__2_carry__1_i_3_n_0\
    );
\eqOp_inferred__2_carry__1_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__2_carry__1_i_5_n_0\,
      CO(3 downto 1) => \NLW_eqOp_inferred__2_carry__1_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \eqOp_inferred__2_carry__1_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gtxd.sig_txd_packet_size_reg\(29),
      O(3 downto 2) => \NLW_eqOp_inferred__2_carry__1_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => R(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \eqOp_inferred__2_carry__1_i_6_n_0\,
      S(0) => \eqOp_inferred__2_carry__1_i_7_n_0\
    );
\eqOp_inferred__2_carry__1_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__2_carry__0_i_5_n_0\,
      CO(3) => \eqOp_inferred__2_carry__1_i_5_n_0\,
      CO(2) => \eqOp_inferred__2_carry__1_i_5_n_1\,
      CO(1) => \eqOp_inferred__2_carry__1_i_5_n_2\,
      CO(0) => \eqOp_inferred__2_carry__1_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(28 downto 25),
      O(3 downto 0) => R(28 downto 25),
      S(3) => \eqOp_inferred__2_carry__1_i_8_n_0\,
      S(2) => \eqOp_inferred__2_carry__1_i_9_n_0\,
      S(1) => \eqOp_inferred__2_carry__1_i_10_n_0\,
      S(0) => \eqOp_inferred__2_carry__1_i_11_n_0\
    );
\eqOp_inferred__2_carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(30),
      O => \eqOp_inferred__2_carry__1_i_6_n_0\
    );
\eqOp_inferred__2_carry__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(29),
      O => \eqOp_inferred__2_carry__1_i_7_n_0\
    );
\eqOp_inferred__2_carry__1_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(28),
      O => \eqOp_inferred__2_carry__1_i_8_n_0\
    );
\eqOp_inferred__2_carry__1_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(27),
      O => \eqOp_inferred__2_carry__1_i_9_n_0\
    );
\eqOp_inferred__2_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => R(9),
      I2 => R(11),
      I3 => s_axi_wdata(13),
      I4 => R(10),
      I5 => s_axi_wdata(12),
      O => \eqOp_inferred__2_carry_i_1_n_0\
    );
\eqOp_inferred__2_carry_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(10),
      O => \eqOp_inferred__2_carry_i_10_n_0\
    );
\eqOp_inferred__2_carry_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(9),
      O => \eqOp_inferred__2_carry_i_11_n_0\
    );
\eqOp_inferred__2_carry_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(8),
      O => \eqOp_inferred__2_carry_i_12_n_0\
    );
\eqOp_inferred__2_carry_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(7),
      O => \eqOp_inferred__2_carry_i_13_n_0\
    );
\eqOp_inferred__2_carry_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(6),
      O => \eqOp_inferred__2_carry_i_14_n_0\
    );
\eqOp_inferred__2_carry_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(5),
      O => \eqOp_inferred__2_carry_i_15_n_0\
    );
\eqOp_inferred__2_carry_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(4),
      O => \eqOp_inferred__2_carry_i_16_n_0\
    );
\eqOp_inferred__2_carry_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(3),
      O => \eqOp_inferred__2_carry_i_17_n_0\
    );
\eqOp_inferred__2_carry_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(2),
      O => \eqOp_inferred__2_carry_i_18_n_0\
    );
\eqOp_inferred__2_carry_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(1),
      O => \eqOp_inferred__2_carry_i_19_n_0\
    );
\eqOp_inferred__2_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => R(6),
      I2 => R(8),
      I3 => s_axi_wdata(10),
      I4 => R(7),
      I5 => s_axi_wdata(9),
      O => \eqOp_inferred__2_carry_i_2_n_0\
    );
\eqOp_inferred__2_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => R(3),
      I2 => R(5),
      I3 => s_axi_wdata(7),
      I4 => R(4),
      I5 => s_axi_wdata(6),
      O => \eqOp_inferred__2_carry_i_3_n_0\
    );
\eqOp_inferred__2_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \gtxd.sig_txd_packet_size_reg\(0),
      I2 => R(2),
      I3 => s_axi_wdata(4),
      I4 => R(1),
      I5 => s_axi_wdata(3),
      O => \eqOp_inferred__2_carry_i_4_n_0\
    );
\eqOp_inferred__2_carry_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__2_carry_i_6_n_0\,
      CO(3) => \eqOp_inferred__2_carry_i_5_n_0\,
      CO(2) => \eqOp_inferred__2_carry_i_5_n_1\,
      CO(1) => \eqOp_inferred__2_carry_i_5_n_2\,
      CO(0) => \eqOp_inferred__2_carry_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(12 downto 9),
      O(3 downto 0) => R(12 downto 9),
      S(3) => \eqOp_inferred__2_carry_i_8_n_0\,
      S(2) => \eqOp_inferred__2_carry_i_9_n_0\,
      S(1) => \eqOp_inferred__2_carry_i_10_n_0\,
      S(0) => \eqOp_inferred__2_carry_i_11_n_0\
    );
\eqOp_inferred__2_carry_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__2_carry_i_7_n_0\,
      CO(3) => \eqOp_inferred__2_carry_i_6_n_0\,
      CO(2) => \eqOp_inferred__2_carry_i_6_n_1\,
      CO(1) => \eqOp_inferred__2_carry_i_6_n_2\,
      CO(0) => \eqOp_inferred__2_carry_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(8 downto 5),
      O(3 downto 0) => R(8 downto 5),
      S(3) => \eqOp_inferred__2_carry_i_12_n_0\,
      S(2) => \eqOp_inferred__2_carry_i_13_n_0\,
      S(1) => \eqOp_inferred__2_carry_i_14_n_0\,
      S(0) => \eqOp_inferred__2_carry_i_15_n_0\
    );
\eqOp_inferred__2_carry_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \eqOp_inferred__2_carry_i_7_n_0\,
      CO(2) => \eqOp_inferred__2_carry_i_7_n_1\,
      CO(1) => \eqOp_inferred__2_carry_i_7_n_2\,
      CO(0) => \eqOp_inferred__2_carry_i_7_n_3\,
      CYINIT => \gtxd.sig_txd_packet_size_reg\(0),
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(4 downto 1),
      O(3 downto 0) => R(4 downto 1),
      S(3) => \eqOp_inferred__2_carry_i_16_n_0\,
      S(2) => \eqOp_inferred__2_carry_i_17_n_0\,
      S(1) => \eqOp_inferred__2_carry_i_18_n_0\,
      S(0) => \eqOp_inferred__2_carry_i_19_n_0\
    );
\eqOp_inferred__2_carry_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(12),
      O => \eqOp_inferred__2_carry_i_8_n_0\
    );
\eqOp_inferred__2_carry_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(11),
      O => \eqOp_inferred__2_carry_i_9_n_0\
    );
\grxd.COMP_RX_FIFO\: entity work.\top_axi_fifo_mm_s_0_0_fifo__parameterized0\
     port map (
      CO(0) => \grxd.COMP_RX_FIFO_n_35\,
      D(16) => sig_ip2bus_data(2),
      D(15) => sig_ip2bus_data(3),
      D(14) => sig_ip2bus_data(4),
      D(13) => sig_ip2bus_data(5),
      D(12) => sig_ip2bus_data(6),
      D(11) => sig_ip2bus_data(7),
      D(10) => sig_ip2bus_data(8),
      D(9) => sig_ip2bus_data(19),
      D(8) => sig_ip2bus_data(20),
      D(7) => sig_ip2bus_data(21),
      D(6) => sig_ip2bus_data(22),
      D(5) => sig_ip2bus_data(23),
      D(4) => sig_ip2bus_data(24),
      D(3) => sig_ip2bus_data(25),
      D(2) => sig_ip2bus_data(26),
      D(1) => sig_ip2bus_data(27),
      D(0) => sig_ip2bus_data(28),
      DI(3 downto 1) => sig_rxd_occupancy(3 downto 1),
      DI(0) => \^count_reg[3]\(0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O(3) => \minusOp_carry__1_n_4\,
      O(2) => \minusOp_carry__1_n_5\,
      O(1) => \minusOp_carry__1_n_6\,
      O(0) => \minusOp_carry__1_n_7\,
      Q(6) => \sig_register_array_reg_n_0_[1][2]\,
      Q(5) => \sig_register_array_reg_n_0_[1][3]\,
      Q(4) => \sig_register_array_reg_n_0_[1][4]\,
      Q(3) => \sig_register_array_reg_n_0_[1][5]\,
      Q(2) => \sig_register_array_reg_n_0_[1][6]\,
      Q(1) => \sig_register_array_reg_n_0_[1][7]\,
      Q(0) => \sig_register_array_reg_n_0_[1][8]\,
      S(3) => \grxd.COMP_RX_FIFO_n_42\,
      S(2) => \grxd.COMP_RX_FIFO_n_43\,
      S(1) => \grxd.COMP_RX_FIFO_n_44\,
      S(0) => \grxd.COMP_RX_FIFO_n_45\,
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[12]_0\(0) => \minusOp_carry__1_n_0\,
      \count_reg[4]\(3) => minusOp_carry_n_4,
      \count_reg[4]\(2) => minusOp_carry_n_5,
      \count_reg[4]\(1) => minusOp_carry_n_6,
      \count_reg[4]\(0) => minusOp_carry_n_7,
      \count_reg[8]\(3) => \minusOp_carry__0_n_4\,
      \count_reg[8]\(2) => \minusOp_carry__0_n_5\,
      \count_reg[8]\(1) => \minusOp_carry__0_n_6\,
      \count_reg[8]\(0) => \minusOp_carry__0_n_7\,
      empty_fwft_i_reg => \^rx_fg_len_empty\,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(2),
      \gaxi_full_sm.r_last_r_reg\ => \gaxi_full_sm.r_last_r_reg\,
      \gfifo_gen.gmm2s.vacancy_i_reg[12]\(9 downto 0) => data2(12 downto 3),
      \goreg_dm.dout_i_reg[12]\(9) => \grxd.COMP_rx_len_fifo_n_16\,
      \goreg_dm.dout_i_reg[12]\(8) => \grxd.COMP_rx_len_fifo_n_17\,
      \goreg_dm.dout_i_reg[12]\(7) => \grxd.COMP_rx_len_fifo_n_18\,
      \goreg_dm.dout_i_reg[12]\(6) => \grxd.COMP_rx_len_fifo_n_19\,
      \goreg_dm.dout_i_reg[12]\(5) => \grxd.COMP_rx_len_fifo_n_20\,
      \goreg_dm.dout_i_reg[12]\(4) => \grxd.COMP_rx_len_fifo_n_21\,
      \goreg_dm.dout_i_reg[12]\(3) => \grxd.COMP_rx_len_fifo_n_22\,
      \goreg_dm.dout_i_reg[12]\(2) => \grxd.COMP_rx_len_fifo_n_23\,
      \goreg_dm.dout_i_reg[12]\(1) => \grxd.COMP_rx_len_fifo_n_24\,
      \goreg_dm.dout_i_reg[12]\(0) => \grxd.COMP_rx_len_fifo_n_25\,
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.COMP_RX_FIFO_n_16\,
      \grxd.fg_rxd_wr_length_reg[22]_0\ => \grxd.COMP_RX_FIFO_n_58\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.COMP_RX_FIFO_n_60\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => plusOp_carry_n_6,
      \grxd.fg_rxd_wr_length_reg[5]\(0) => p_2_out_carry_n_7,
      \grxd.rx_len_wr_en_reg\ => \grxd.COMP_RX_FIFO_n_56\,
      \grxd.rx_partial_pkt_reg\ => \grxd.COMP_RX_FIFO_n_55\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_n_0\,
      \grxd.sig_rxd_prog_empty_d1_reg\ => \^p_9_out\,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[16]\ => \grxd.COMP_RX_FIFO_n_57\,
      \sig_ip2bus_data_reg[17]\ => \grxd.COMP_RX_FIFO_n_37\,
      \sig_ip2bus_data_reg[18]\ => \grxd.COMP_RX_FIFO_n_38\,
      \sig_ip2bus_data_reg[21]\(3) => \grxd.COMP_RX_FIFO_n_46\,
      \sig_ip2bus_data_reg[21]\(2) => \grxd.COMP_RX_FIFO_n_47\,
      \sig_ip2bus_data_reg[21]\(1) => \grxd.COMP_RX_FIFO_n_48\,
      \sig_ip2bus_data_reg[21]\(0) => \grxd.COMP_RX_FIFO_n_49\,
      \sig_ip2bus_data_reg[25]\(3) => \grxd.COMP_RX_FIFO_n_50\,
      \sig_ip2bus_data_reg[25]\(2) => \grxd.COMP_RX_FIFO_n_51\,
      \sig_ip2bus_data_reg[25]\(1) => \grxd.COMP_RX_FIFO_n_52\,
      \sig_ip2bus_data_reg[25]\(0) => \grxd.COMP_RX_FIFO_n_53\,
      \sig_ip2bus_data_reg[29]\(0) => data3(2),
      \sig_ip2bus_data_reg[2]\ => \sig_ip2bus_data_reg[2]_1\,
      \sig_ip2bus_data_reg[2]_0\ => \grxd.COMP_RX_FIFO_n_36\,
      sig_rd_rlen_reg => sig_rd_rlen_reg_n_0,
      \sig_register_array[0]5_in\ => \sig_register_array[0]5_in\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][2]_0\ => \^sig_ip2bus_data_reg[2]_0\,
      \sig_register_array_reg[0][3]\ => \^sig_ip2bus_data_reg[3]_0\,
      \sig_register_array_reg[0][4]\ => \^sig_ip2bus_data_reg[4]_0\,
      \sig_register_array_reg[0][5]\ => \^sig_ip2bus_data_reg[5]_0\,
      \sig_register_array_reg[0][6]\ => \^sig_ip2bus_data_reg[6]_0\,
      \sig_register_array_reg[0][7]\ => \^sig_ip2bus_data_reg[7]_0\,
      \sig_register_array_reg[0][8]\ => \^sig_ip2bus_data_reg[8]_0\,
      sig_rx_channel_reset_reg => \^sig_ip2bus_data_reg[13]_0\,
      sig_rxd_occupancy(8 downto 0) => sig_rxd_occupancy(12 downto 4),
      sig_rxd_prog_empty_d1 => \^sig_rxd_prog_empty_d1\,
      sig_rxd_prog_full => sig_rxd_prog_full,
      sig_str_rst_reg => \^sig_rxd_reset\,
      sig_str_rst_reg_0 => sig_str_rst_reg_n_0
    );
\grxd.COMP_rx_len_fifo\: entity work.top_axi_fifo_mm_s_0_0_sync_fifo_fg
     port map (
      CO(0) => \grxd.COMP_RX_FIFO_n_35\,
      D(11) => sig_ip2bus_data(0),
      D(10) => sig_ip2bus_data(9),
      D(9) => sig_ip2bus_data(10),
      D(8) => sig_ip2bus_data(11),
      D(7) => sig_ip2bus_data(12),
      D(6) => sig_ip2bus_data(13),
      D(5) => sig_ip2bus_data(14),
      D(4) => sig_ip2bus_data(15),
      D(3) => sig_ip2bus_data(16),
      D(2) => sig_ip2bus_data(17),
      D(1) => sig_ip2bus_data(18),
      D(0) => sig_ip2bus_data(29),
      DI(1) => sig_rxd_occupancy(1),
      DI(0) => \^count_reg[3]\(0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      Q(4) => \sig_register_array_reg_n_0_[1][0]\,
      Q(3) => \sig_register_array_reg_n_0_[1][9]\,
      Q(2) => \sig_register_array_reg_n_0_[1][10]\,
      Q(1) => \sig_register_array_reg_n_0_[1][11]\,
      Q(0) => \sig_register_array_reg_n_0_[1][12]\,
      SR(0) => \^sig_rxd_reset\,
      \count_reg[11]\ => \grxd.COMP_RX_FIFO_n_38\,
      \count_reg[12]\ => \grxd.COMP_RX_FIFO_n_37\,
      \count_reg[2]\(0) => data3(2),
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(22 downto 1),
      \gfifo_gen.gmm2s.vacancy_i_reg[2]\(0) => data2(2),
      \grxd.rx_fg_len_empty_d1_reg\ => \^rx_fg_len_empty\,
      \grxd.rx_partial_pkt_reg\ => \grxd.COMP_RX_FIFO_n_36\,
      ram_full_i_reg => \grxd.COMP_RX_FIFO_n_57\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[19]\(9) => \grxd.COMP_rx_len_fifo_n_16\,
      \sig_ip2bus_data_reg[19]\(8) => \grxd.COMP_rx_len_fifo_n_17\,
      \sig_ip2bus_data_reg[19]\(7) => \grxd.COMP_rx_len_fifo_n_18\,
      \sig_ip2bus_data_reg[19]\(6) => \grxd.COMP_rx_len_fifo_n_19\,
      \sig_ip2bus_data_reg[19]\(5) => \grxd.COMP_rx_len_fifo_n_20\,
      \sig_ip2bus_data_reg[19]\(4) => \grxd.COMP_rx_len_fifo_n_21\,
      \sig_ip2bus_data_reg[19]\(3) => \grxd.COMP_rx_len_fifo_n_22\,
      \sig_ip2bus_data_reg[19]\(2) => \grxd.COMP_rx_len_fifo_n_23\,
      \sig_ip2bus_data_reg[19]\(1) => \grxd.COMP_rx_len_fifo_n_24\,
      \sig_ip2bus_data_reg[19]\(0) => \grxd.COMP_rx_len_fifo_n_25\,
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]_0\,
      \sig_ip2bus_data_reg[31]\(0) => \sig_ip2bus_data_reg[31]_0\(0),
      sig_rd_rlen_reg => sig_rd_rlen_reg_n_0,
      \sig_register_array_reg[0][10]\ => \^sig_ip2bus_data_reg[10]_0\,
      \sig_register_array_reg[0][11]\ => \^sig_ip2bus_data_reg[11]_0\,
      \sig_register_array_reg[0][12]\ => \^sig_ip2bus_data_reg[12]_0\,
      \sig_register_array_reg[0][9]\ => \^sig_ip2bus_data_reg[9]_0\,
      sig_rx_channel_reset_reg => \^sig_ip2bus_data_reg[13]_0\,
      sig_str_rst_reg => sig_str_rst_reg_n_0
    );
\grxd.fg_rxd_wr_length[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__1_n_7\,
      I1 => \plusOp_carry__1_n_6\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[10]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__1_n_6\,
      I1 => \plusOp_carry__1_n_5\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[11]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__1_n_5\,
      I1 => \plusOp_carry__1_n_4\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[12]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__1_n_4\,
      I1 => \plusOp_carry__2_n_7\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[13]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__2_n_7\,
      I1 => \plusOp_carry__2_n_6\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[14]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__2_n_6\,
      I1 => \plusOp_carry__2_n_5\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[15]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__2_n_5\,
      I1 => \plusOp_carry__2_n_4\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[16]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__2_n_4\,
      I1 => \plusOp_carry__3_n_7\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[17]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__3_n_7\,
      I1 => \plusOp_carry__3_n_6\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[18]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__3_n_6\,
      I1 => \plusOp_carry__3_n_5\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[19]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fg_rxd_wr_length(1),
      I1 => plusOp_carry_n_7,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[1]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__3_n_5\,
      I1 => \plusOp_carry__3_n_4\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[20]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__3_n_4\,
      I1 => \plusOp_carry__4_n_7\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[21]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__4_n_7\,
      I1 => \plusOp_carry__4_n_6\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[22]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_2_out_carry_n_6,
      I1 => plusOp_carry_n_5,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[3]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_2_out_carry_n_5,
      I1 => plusOp_carry_n_4,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[4]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_2_out_carry_n_4,
      I1 => \plusOp_carry__0_n_7\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[5]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__0_n_7\,
      I1 => \plusOp_carry__0_n_6\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[6]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__0_n_6\,
      I1 => \plusOp_carry__0_n_5\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[7]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__0_n_5\,
      I1 => \plusOp_carry__0_n_4\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[8]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \p_2_out_carry__0_n_4\,
      I1 => \plusOp_carry__1_n_7\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[9]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[10]_i_1_n_0\,
      Q => fg_rxd_wr_length(10),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[11]_i_1_n_0\,
      Q => fg_rxd_wr_length(11),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[12]_i_1_n_0\,
      Q => fg_rxd_wr_length(12),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[13]_i_1_n_0\,
      Q => fg_rxd_wr_length(13),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[14]_i_1_n_0\,
      Q => fg_rxd_wr_length(14),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[15]_i_1_n_0\,
      Q => fg_rxd_wr_length(15),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[16]_i_1_n_0\,
      Q => fg_rxd_wr_length(16),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[17]_i_1_n_0\,
      Q => fg_rxd_wr_length(17),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[18]_i_1_n_0\,
      Q => fg_rxd_wr_length(18),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[19]_i_1_n_0\,
      Q => fg_rxd_wr_length(19),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[1]_i_1_n_0\,
      Q => fg_rxd_wr_length(1),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[20]_i_1_n_0\,
      Q => fg_rxd_wr_length(20),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[21]_i_1_n_0\,
      Q => fg_rxd_wr_length(21),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[22]_i_3_n_0\,
      Q => fg_rxd_wr_length(22),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \grxd.COMP_RX_FIFO_n_60\,
      Q => fg_rxd_wr_length(2),
      R => '0'
    );
\grxd.fg_rxd_wr_length_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[3]_i_1_n_0\,
      Q => fg_rxd_wr_length(3),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[4]_i_1_n_0\,
      Q => fg_rxd_wr_length(4),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[5]_i_1_n_0\,
      Q => fg_rxd_wr_length(5),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[6]_i_1_n_0\,
      Q => fg_rxd_wr_length(6),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[7]_i_1_n_0\,
      Q => fg_rxd_wr_length(7),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[8]_i_1_n_0\,
      Q => fg_rxd_wr_length(8),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.fg_rxd_wr_length_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_58\,
      D => \grxd.fg_rxd_wr_length[9]_i_1_n_0\,
      Q => fg_rxd_wr_length(9),
      R => \grxd.COMP_RX_FIFO_n_16\
    );
\grxd.rx_fg_len_empty_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^rx_fg_len_empty\,
      Q => rx_fg_len_empty_d1,
      S => \^sr\(0)
    );
\grxd.rx_len_wr_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \grxd.COMP_RX_FIFO_n_56\,
      Q => rx_len_wr_en,
      R => '0'
    );
\grxd.rx_partial_pkt_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \grxd.COMP_RX_FIFO_n_55\,
      Q => \grxd.rx_partial_pkt_reg_n_0\,
      S => \^sig_rxd_reset\
    );
\grxd.sig_rxd_prog_empty_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^p_9_out\,
      Q => \^sig_rxd_prog_empty_d1\,
      S => \^sr\(0)
    );
\gtxd.COMP_TXD_FIFO\: entity work.top_axi_fifo_mm_s_0_0_fifo
     port map (
      AS(0) => AS(0),
      DIADI(0) => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      E(0) => E(0),
      Q(31) => \sig_txd_wr_data_reg_n_0_[31]\,
      Q(30) => \sig_txd_wr_data_reg_n_0_[30]\,
      Q(29) => \sig_txd_wr_data_reg_n_0_[29]\,
      Q(28) => \sig_txd_wr_data_reg_n_0_[28]\,
      Q(27) => \sig_txd_wr_data_reg_n_0_[27]\,
      Q(26) => \sig_txd_wr_data_reg_n_0_[26]\,
      Q(25) => \sig_txd_wr_data_reg_n_0_[25]\,
      Q(24) => \sig_txd_wr_data_reg_n_0_[24]\,
      Q(23) => \sig_txd_wr_data_reg_n_0_[23]\,
      Q(22) => \sig_txd_wr_data_reg_n_0_[22]\,
      Q(21) => \sig_txd_wr_data_reg_n_0_[21]\,
      Q(20) => \sig_txd_wr_data_reg_n_0_[20]\,
      Q(19) => \sig_txd_wr_data_reg_n_0_[19]\,
      Q(18) => \sig_txd_wr_data_reg_n_0_[18]\,
      Q(17) => \sig_txd_wr_data_reg_n_0_[17]\,
      Q(16) => \sig_txd_wr_data_reg_n_0_[16]\,
      Q(15) => \sig_txd_wr_data_reg_n_0_[15]\,
      Q(14) => \sig_txd_wr_data_reg_n_0_[14]\,
      Q(13) => \sig_txd_wr_data_reg_n_0_[13]\,
      Q(12) => \sig_txd_wr_data_reg_n_0_[12]\,
      Q(11) => \sig_txd_wr_data_reg_n_0_[11]\,
      Q(10) => \sig_txd_wr_data_reg_n_0_[10]\,
      Q(9) => \sig_txd_wr_data_reg_n_0_[9]\,
      Q(8) => \sig_txd_wr_data_reg_n_0_[8]\,
      Q(7) => \sig_txd_wr_data_reg_n_0_[7]\,
      Q(6) => \sig_txd_wr_data_reg_n_0_[6]\,
      Q(5) => \sig_txd_wr_data_reg_n_0_[5]\,
      Q(4) => \sig_txd_wr_data_reg_n_0_[4]\,
      Q(3) => \sig_txd_wr_data_reg_n_0_[3]\,
      Q(2) => \sig_txd_wr_data_reg_n_0_[2]\,
      Q(1) => \sig_txd_wr_data_reg_n_0_[1]\,
      Q(0) => \sig_txd_wr_data_reg_n_0_[0]\,
      \axi_str_txd_tdata[31]\(32 downto 0) => \axi_str_txd_tdata[31]\(32 downto 0),
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      \gaxi_full_sm.present_state_reg[0]\(0) => \gaxi_full_sm.present_state_reg[0]\(0),
      \gaxi_full_sm.present_state_reg[0]_0\(3 downto 0) => \gaxi_full_sm.present_state_reg[0]_0\(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => empty_fwft_i,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => sig_txd_reset,
      \gtxd.sig_txd_prog_empty_d1_reg\ => \^sig_txd_prog_empty\,
      \gtxd.sig_txd_prog_full_d1_reg\ => \^p_8_out\,
      p_0_in => p_0_in,
      s_axi4_wdata(31 downto 0) => s_axi4_wdata(31 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[19]\(11 downto 1) => data2(12 downto 2),
      \sig_ip2bus_data_reg[19]\(0) => Q(0),
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]_0\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]_0\,
      sig_str_rst_reg => sig_str_rst_reg_n_0,
      sig_tx_channel_reset_reg => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      sig_txd_prog_empty_d1 => \^sig_txd_prog_empty_d1\,
      sig_txd_prog_full_d1 => \^sig_txd_prog_full_d1\,
      tx_fifo_or => tx_fifo_or
    );
\gtxd.sig_txd_packet_size[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => sig_str_rst_reg_n_0,
      I1 => s_axi_aresetn,
      I2 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      I3 => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      O => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(0),
      O => R(0)
    );
\gtxd.sig_txd_packet_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[0]_i_3_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(0),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gtxd.sig_txd_packet_size_reg[0]_i_3_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[0]_i_3_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[0]_i_3_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gtxd.sig_txd_packet_size_reg[0]_i_3_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[0]_i_3_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[0]_i_3_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[0]_i_3_n_7\,
      S(3 downto 1) => \gtxd.sig_txd_packet_size_reg\(3 downto 1),
      S(0) => R(0)
    );
\gtxd.sig_txd_packet_size_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(10),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(11),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(12),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_0\,
      CO(3) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_7\,
      S(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(15 downto 12)
    );
\gtxd.sig_txd_packet_size_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(13),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(14),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(15),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(16),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_0\,
      CO(3) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_7\,
      S(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(19 downto 16)
    );
\gtxd.sig_txd_packet_size_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(17),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(18),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(19),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[0]_i_3_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(1),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(20),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_0\,
      CO(3) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_7\,
      S(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(23 downto 20)
    );
\gtxd.sig_txd_packet_size_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(21),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(22),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(23),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(24),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_0\,
      CO(3) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_7\,
      S(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(27 downto 24)
    );
\gtxd.sig_txd_packet_size_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(25),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(26),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(27),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(28),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gtxd.sig_txd_packet_size_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gtxd.sig_txd_packet_size_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \gtxd.sig_txd_packet_size_reg\(30 downto 28)
    );
\gtxd.sig_txd_packet_size_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(29),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[0]_i_3_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(2),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(30),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[0]_i_3_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(3),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(4),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[0]_i_3_n_0\,
      CO(3) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_7\,
      S(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(7 downto 4)
    );
\gtxd.sig_txd_packet_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(5),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(6),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(7),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(8),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_0\,
      CO(3) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_7\,
      S(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(11 downto 8)
    );
\gtxd.sig_txd_packet_size_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_out,
      D => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(9),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_prog_empty_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^sig_txd_prog_empty\,
      Q => \^sig_txd_prog_empty_d1\,
      S => \^sr\(0)
    );
\gtxd.sig_txd_prog_full_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^p_8_out\,
      Q => \^sig_txd_prog_full_d1\,
      R => \^sr\(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => \^sig_ip2bus_data_reg[12]_0\,
      I2 => \sig_register_array_reg_n_0_[1][12]\,
      I3 => interrupt_INST_0_i_2_n_0,
      I4 => interrupt_INST_0_i_3_n_0,
      I5 => interrupt_INST_0_i_4_n_0,
      O => interrupt
    );
interrupt_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[1][11]\,
      I1 => \^sig_ip2bus_data_reg[11]_0\,
      I2 => \^sig_ip2bus_data_reg[9]_0\,
      I3 => \sig_register_array_reg_n_0_[1][9]\,
      I4 => \^sig_ip2bus_data_reg[10]_0\,
      I5 => \sig_register_array_reg_n_0_[1][10]\,
      O => interrupt_INST_0_i_1_n_0
    );
interrupt_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[3]_0\,
      I1 => \sig_register_array_reg_n_0_[1][3]\,
      I2 => \^sig_ip2bus_data_reg[4]_0\,
      I3 => \sig_register_array_reg_n_0_[1][4]\,
      I4 => \sig_register_array_reg_n_0_[1][2]\,
      I5 => \^sig_ip2bus_data_reg[2]_0\,
      O => interrupt_INST_0_i_2_n_0
    );
interrupt_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[1][8]\,
      I1 => \^sig_ip2bus_data_reg[8]_0\,
      I2 => \sig_register_array_reg_n_0_[1][7]\,
      I3 => \^sig_ip2bus_data_reg[7]_0\,
      O => interrupt_INST_0_i_3_n_0
    );
interrupt_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[1][6]\,
      I1 => \^sig_ip2bus_data_reg[6]_0\,
      I2 => \sig_register_array_reg_n_0_[1][5]\,
      I3 => \^sig_ip2bus_data_reg[5]_0\,
      O => interrupt_INST_0_i_4_n_0
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => sig_rxd_occupancy(4 downto 2),
      DI(0) => '0',
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => \grxd.COMP_RX_FIFO_n_50\,
      S(2) => \grxd.COMP_RX_FIFO_n_51\,
      S(1) => \grxd.COMP_RX_FIFO_n_52\,
      S(0) => \grxd.COMP_RX_FIFO_n_53\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_rxd_occupancy(8 downto 5),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \grxd.COMP_RX_FIFO_n_46\,
      S(2) => \grxd.COMP_RX_FIFO_n_47\,
      S(1) => \grxd.COMP_RX_FIFO_n_48\,
      S(0) => \grxd.COMP_RX_FIFO_n_49\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \minusOp_carry__1_n_0\,
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_rxd_occupancy(12 downto 9),
      O(3) => \minusOp_carry__1_n_4\,
      O(2) => \minusOp_carry__1_n_5\,
      O(1) => \minusOp_carry__1_n_6\,
      O(0) => \minusOp_carry__1_n_7\,
      S(3) => \grxd.COMP_RX_FIFO_n_42\,
      S(2) => \grxd.COMP_RX_FIFO_n_43\,
      S(1) => \grxd.COMP_RX_FIFO_n_44\,
      S(0) => \grxd.COMP_RX_FIFO_n_45\
    );
mm2s_prmry_reset_out_n_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      I1 => s_axi_aresetn,
      I2 => sig_str_rst_reg_n_0,
      O => mm2s_prmry_reset_out_n
    );
p_2_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_2_out_carry_n_0,
      CO(2) => p_2_out_carry_n_1,
      CO(1) => p_2_out_carry_n_2,
      CO(0) => p_2_out_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3) => p_2_out_carry_n_4,
      O(2) => p_2_out_carry_n_5,
      O(1) => p_2_out_carry_n_6,
      O(0) => p_2_out_carry_n_7,
      S(3 downto 0) => fg_rxd_wr_length(5 downto 2)
    );
\p_2_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out_carry_n_0,
      CO(3) => \p_2_out_carry__0_n_0\,
      CO(2) => \p_2_out_carry__0_n_1\,
      CO(1) => \p_2_out_carry__0_n_2\,
      CO(0) => \p_2_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_2_out_carry__0_n_4\,
      O(2) => \p_2_out_carry__0_n_5\,
      O(1) => \p_2_out_carry__0_n_6\,
      O(0) => \p_2_out_carry__0_n_7\,
      S(3 downto 0) => fg_rxd_wr_length(9 downto 6)
    );
\p_2_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_2_out_carry__0_n_0\,
      CO(3) => \p_2_out_carry__1_n_0\,
      CO(2) => \p_2_out_carry__1_n_1\,
      CO(1) => \p_2_out_carry__1_n_2\,
      CO(0) => \p_2_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_2_out_carry__1_n_4\,
      O(2) => \p_2_out_carry__1_n_5\,
      O(1) => \p_2_out_carry__1_n_6\,
      O(0) => \p_2_out_carry__1_n_7\,
      S(3 downto 0) => fg_rxd_wr_length(13 downto 10)
    );
\p_2_out_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_2_out_carry__1_n_0\,
      CO(3) => \p_2_out_carry__2_n_0\,
      CO(2) => \p_2_out_carry__2_n_1\,
      CO(1) => \p_2_out_carry__2_n_2\,
      CO(0) => \p_2_out_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_2_out_carry__2_n_4\,
      O(2) => \p_2_out_carry__2_n_5\,
      O(1) => \p_2_out_carry__2_n_6\,
      O(0) => \p_2_out_carry__2_n_7\,
      S(3 downto 0) => fg_rxd_wr_length(17 downto 14)
    );
\p_2_out_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_2_out_carry__2_n_0\,
      CO(3) => \p_2_out_carry__3_n_0\,
      CO(2) => \p_2_out_carry__3_n_1\,
      CO(1) => \p_2_out_carry__3_n_2\,
      CO(0) => \p_2_out_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_2_out_carry__3_n_4\,
      O(2) => \p_2_out_carry__3_n_5\,
      O(1) => \p_2_out_carry__3_n_6\,
      O(0) => \p_2_out_carry__3_n_7\,
      S(3 downto 0) => fg_rxd_wr_length(21 downto 18)
    );
\p_2_out_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_2_out_carry__3_n_0\,
      CO(3 downto 0) => \NLW_p_2_out_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_2_out_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_2_out_carry__4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => fg_rxd_wr_length(22)
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => fg_rxd_wr_length(2),
      DI(0) => '0',
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 2) => fg_rxd_wr_length(4 downto 3),
      S(1) => plusOp_carry_i_3_n_0,
      S(0) => fg_rxd_wr_length(1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => fg_rxd_wr_length(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => fg_rxd_wr_length(12 downto 9)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3 downto 0) => fg_rxd_wr_length(16 downto 13)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__3_n_4\,
      O(2) => \plusOp_carry__3_n_5\,
      O(1) => \plusOp_carry__3_n_6\,
      O(0) => \plusOp_carry__3_n_7\,
      S(3 downto 0) => fg_rxd_wr_length(20 downto 17)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3 downto 1) => \NLW_plusOp_carry__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_plusOp_carry__4_O_UNCONNECTED\(3 downto 2),
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => fg_rxd_wr_length(22 downto 21)
    );
plusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fg_rxd_wr_length(2),
      O => plusOp_carry_i_3_n_0
    );
s2mm_prmry_reset_out_n_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_rxd_reset\,
      I1 => sig_str_rst_reg_n_0,
      O => s2mm_prmry_reset_out_n
    );
\sig_ip2bus_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^ipic_state\,
      I1 => s_axi_aresetn,
      I2 => sig_Bus2IP_CS,
      O => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(0),
      Q => \s_axi_rdata_i_reg[31]\(31),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(10),
      Q => \s_axi_rdata_i_reg[31]\(21),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(11),
      Q => \s_axi_rdata_i_reg[31]\(20),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(12),
      Q => \s_axi_rdata_i_reg[31]\(19),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(13),
      Q => \s_axi_rdata_i_reg[31]\(18),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(14),
      Q => \s_axi_rdata_i_reg[31]\(17),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(15),
      Q => \s_axi_rdata_i_reg[31]\(16),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(16),
      Q => \s_axi_rdata_i_reg[31]\(15),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(17),
      Q => \s_axi_rdata_i_reg[31]\(14),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(18),
      Q => \s_axi_rdata_i_reg[31]\(13),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(19),
      Q => \s_axi_rdata_i_reg[31]\(12),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \s_axi_rdata_i_reg[31]\(30),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(20),
      Q => \s_axi_rdata_i_reg[31]\(11),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(21),
      Q => \s_axi_rdata_i_reg[31]\(10),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(22),
      Q => \s_axi_rdata_i_reg[31]\(9),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(23),
      Q => \s_axi_rdata_i_reg[31]\(8),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(24),
      Q => \s_axi_rdata_i_reg[31]\(7),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(25),
      Q => \s_axi_rdata_i_reg[31]\(6),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(26),
      Q => \s_axi_rdata_i_reg[31]\(5),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(27),
      Q => \s_axi_rdata_i_reg[31]\(4),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(28),
      Q => \s_axi_rdata_i_reg[31]\(3),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(29),
      Q => \s_axi_rdata_i_reg[31]\(2),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(2),
      Q => \s_axi_rdata_i_reg[31]\(29),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \s_axi_rdata_i_reg[31]\(1),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \s_axi_rdata_i_reg[31]\(0),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(3),
      Q => \s_axi_rdata_i_reg[31]\(28),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(4),
      Q => \s_axi_rdata_i_reg[31]\(27),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(5),
      Q => \s_axi_rdata_i_reg[31]\(26),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(6),
      Q => \s_axi_rdata_i_reg[31]\(25),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(7),
      Q => \s_axi_rdata_i_reg[31]\(24),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(8),
      Q => \s_axi_rdata_i_reg[31]\(23),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
\sig_ip2bus_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(9),
      Q => \s_axi_rdata_i_reg[31]\(22),
      R => \sig_ip2bus_data[0]_i_1_n_0\
    );
sig_rd_rlen_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => IPIC_STATE_reg_1,
      Q => sig_rd_rlen_reg_n_0,
      R => '0'
    );
\sig_register_array[0][2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_axi4_araddr[23]\,
      I1 => \sig_register_array[0][2]_i_18_n_0\,
      I2 => \s_axi4_araddr_2__s_net_1\,
      I3 => \sig_register_array[0][2]_i_19_n_0\,
      O => \sig_register_array_reg[0][2]_3\
    );
\sig_register_array[0][2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(0),
      I1 => s_axi4_araddr(6),
      I2 => s_axi4_araddr(4),
      I3 => s_axi4_araddr(5),
      O => \sig_register_array_reg[0][2]_2\
    );
\sig_register_array[0][2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi4_araddr(2),
      I1 => s_axi4_araddr(3),
      I2 => s_axi4_araddr(7),
      I3 => s_axi4_araddr(1),
      O => \sig_register_array_reg[0][2]_1\
    );
\sig_register_array[0][2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(14),
      I1 => s_axi4_araddr(15),
      I2 => s_axi4_araddr(12),
      I3 => s_axi4_araddr(13),
      O => \sig_register_array[0][2]_i_18_n_0\
    );
\sig_register_array[0][2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(10),
      I1 => s_axi4_araddr(11),
      I2 => s_axi4_araddr(8),
      I3 => s_axi4_araddr(9),
      O => \sig_register_array[0][2]_i_19_n_0\
    );
\sig_register_array[0][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005457"
    )
        port map (
      I0 => \eqOp_inferred__2_carry__1_n_1\,
      I1 => s_axi_wdata(0),
      I2 => s_axi_wdata(1),
      I3 => eqOp0_out,
      I4 => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      O => \sig_register_array_reg[0][6]_0\
    );
\sig_register_array[1][0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => s_axi_wdata(3),
      I2 => s_axi_wdata(4),
      I3 => s_axi_wdata(6),
      I4 => \sig_register_array[1][0]_i_7_n_0\,
      O => \eqOp__6\
    );
\sig_register_array[1][0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => s_axi_wdata(0),
      I2 => s_axi_wdata(7),
      I3 => s_axi_wdata(5),
      O => \sig_register_array[1][0]_i_7_n_0\
    );
\sig_register_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][10]_1\,
      Q => \^sig_ip2bus_data_reg[10]_0\,
      R => \^sr\(0)
    );
\sig_register_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpfs.prog_full_i_reg\,
      Q => \^sig_ip2bus_data_reg[11]_0\,
      R => \^sr\(0)
    );
\sig_register_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][12]_1\,
      Q => \^sig_ip2bus_data_reg[12]_0\,
      R => \^sr\(0)
    );
\sig_register_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][2]_4\,
      Q => \^sig_ip2bus_data_reg[2]_0\,
      R => \^sr\(0)
    );
\sig_register_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][3]_0\,
      Q => \^sig_ip2bus_data_reg[3]_0\,
      R => \^sr\(0)
    );
\sig_register_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][4]_0\,
      Q => \^sig_ip2bus_data_reg[4]_0\,
      R => \^sr\(0)
    );
\sig_register_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][5]_0\,
      Q => \^sig_ip2bus_data_reg[5]_0\,
      R => \^sr\(0)
    );
\sig_register_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\,
      Q => \^sig_ip2bus_data_reg[6]_0\,
      R => \^sr\(0)
    );
\sig_register_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][7]_0\,
      Q => \^sig_ip2bus_data_reg[7]_0\,
      R => \^sr\(0)
    );
\sig_register_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][8]_0\,
      Q => \^sig_ip2bus_data_reg[8]_0\,
      R => \^sr\(0)
    );
\sig_register_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][9]_1\,
      Q => \^sig_ip2bus_data_reg[9]_0\,
      R => \^sr\(0)
    );
\sig_register_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0),
      D => Bus_RNW_reg_reg(12),
      Q => \sig_register_array_reg_n_0_[1][0]\,
      R => \^sr\(0)
    );
\sig_register_array_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0),
      D => Bus_RNW_reg_reg(2),
      Q => \sig_register_array_reg_n_0_[1][10]\,
      R => \^sr\(0)
    );
\sig_register_array_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0),
      D => Bus_RNW_reg_reg(1),
      Q => \sig_register_array_reg_n_0_[1][11]\,
      R => \^sr\(0)
    );
\sig_register_array_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0),
      D => Bus_RNW_reg_reg(0),
      Q => \sig_register_array_reg_n_0_[1][12]\,
      R => \^sr\(0)
    );
\sig_register_array_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0),
      D => Bus_RNW_reg_reg(11),
      Q => \sig_ip2bus_data_reg[1]_0\(0),
      R => \^sr\(0)
    );
\sig_register_array_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0),
      D => Bus_RNW_reg_reg(10),
      Q => \sig_register_array_reg_n_0_[1][2]\,
      R => \^sr\(0)
    );
\sig_register_array_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0),
      D => Bus_RNW_reg_reg(9),
      Q => \sig_register_array_reg_n_0_[1][3]\,
      R => \^sr\(0)
    );
\sig_register_array_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0),
      D => Bus_RNW_reg_reg(8),
      Q => \sig_register_array_reg_n_0_[1][4]\,
      R => \^sr\(0)
    );
\sig_register_array_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0),
      D => Bus_RNW_reg_reg(7),
      Q => \sig_register_array_reg_n_0_[1][5]\,
      R => \^sr\(0)
    );
\sig_register_array_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0),
      D => Bus_RNW_reg_reg(6),
      Q => \sig_register_array_reg_n_0_[1][6]\,
      R => \^sr\(0)
    );
\sig_register_array_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0),
      D => Bus_RNW_reg_reg(5),
      Q => \sig_register_array_reg_n_0_[1][7]\,
      R => \^sr\(0)
    );
\sig_register_array_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0),
      D => Bus_RNW_reg_reg(4),
      Q => \sig_register_array_reg_n_0_[1][8]\,
      R => \^sr\(0)
    );
\sig_register_array_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0),
      D => Bus_RNW_reg_reg(3),
      Q => \sig_register_array_reg_n_0_[1][9]\,
      R => \^sr\(0)
    );
sig_rx_channel_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2\,
      Q => \^sig_ip2bus_data_reg[13]_0\,
      R => \^sr\(0)
    );
sig_str_rst_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i_reg[0]\,
      Q => sig_str_rst_reg_n_0,
      S => \^sr\(0)
    );
sig_tx_channel_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1\,
      Q => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      R => \^sr\(0)
    );
sig_txd_sb_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => IPIC_STATE_reg_0,
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      R => '0'
    );
\sig_txd_wr_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFBFFFFFFFF"
    )
        port map (
      I0 => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      I1 => eqOp0_out,
      I2 => s_axi_wdata(1),
      I3 => s_axi_wdata(0),
      I4 => \eqOp_inferred__2_carry__1_n_1\,
      I5 => sig_Bus2IP_WrCE(0),
      O => \sig_txd_wr_data_reg[0]_0\
    );
\sig_txd_wr_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(0),
      Q => \sig_txd_wr_data_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(10),
      Q => \sig_txd_wr_data_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(11),
      Q => \sig_txd_wr_data_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(12),
      Q => \sig_txd_wr_data_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(13),
      Q => \sig_txd_wr_data_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(14),
      Q => \sig_txd_wr_data_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(15),
      Q => \sig_txd_wr_data_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(16),
      Q => \sig_txd_wr_data_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(17),
      Q => \sig_txd_wr_data_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(18),
      Q => \sig_txd_wr_data_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(19),
      Q => \sig_txd_wr_data_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(1),
      Q => \sig_txd_wr_data_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(20),
      Q => \sig_txd_wr_data_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(21),
      Q => \sig_txd_wr_data_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(22),
      Q => \sig_txd_wr_data_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(23),
      Q => \sig_txd_wr_data_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(24),
      Q => \sig_txd_wr_data_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(25),
      Q => \sig_txd_wr_data_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(26),
      Q => \sig_txd_wr_data_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(27),
      Q => \sig_txd_wr_data_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(28),
      Q => \sig_txd_wr_data_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(29),
      Q => \sig_txd_wr_data_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(2),
      Q => \sig_txd_wr_data_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(30),
      Q => \sig_txd_wr_data_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(31),
      Q => \sig_txd_wr_data_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(3),
      Q => \sig_txd_wr_data_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(4),
      Q => \sig_txd_wr_data_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(5),
      Q => \sig_txd_wr_data_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(6),
      Q => \sig_txd_wr_data_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(7),
      Q => \sig_txd_wr_data_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(8),
      Q => \sig_txd_wr_data_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\sig_txd_wr_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0),
      D => s_axi_wdata(9),
      Q => \sig_txd_wr_data_reg_n_0_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0_axi_fifo_mm_s is
  port (
    interrupt : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi4_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_awlock : in STD_LOGIC;
    s_axi4_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi4_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_awvalid : in STD_LOGIC;
    s_axi4_awready : out STD_LOGIC;
    s_axi4_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi4_wlast : in STD_LOGIC;
    s_axi4_wvalid : in STD_LOGIC;
    s_axi4_wready : out STD_LOGIC;
    s_axi4_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_bvalid : out STD_LOGIC;
    s_axi4_bready : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_arlock : in STD_LOGIC;
    s_axi4_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_arvalid : in STD_LOGIC;
    s_axi4_arready : out STD_LOGIC;
    s_axi4_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_rlast : out STD_LOGIC;
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_rready : in STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    axi_str_txd_tlast : out STD_LOGIC;
    axi_str_txd_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txd_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_txd_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txd_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txd_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txd_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    axi_str_txc_tvalid : out STD_LOGIC;
    axi_str_txc_tready : in STD_LOGIC;
    axi_str_txc_tlast : out STD_LOGIC;
    axi_str_txc_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txc_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_txc_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txc_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txc_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txc_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_rxd_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_rxd_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_rxd_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute C_AXI4_BASEADDR : integer;
  attribute C_AXI4_BASEADDR of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 49152;
  attribute C_AXI4_HIGHADDR : integer;
  attribute C_AXI4_HIGHADDR of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 57343;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 4;
  attribute C_BASEADDR : integer;
  attribute C_BASEADDR of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 24576;
  attribute C_DATA_INTERFACE_TYPE : integer;
  attribute C_DATA_INTERFACE_TYPE of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is "virtex7";
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 0;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 0;
  attribute C_HIGHADDR : integer;
  attribute C_HIGHADDR of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 28671;
  attribute C_RX_FIFO_DEPTH : integer;
  attribute C_RX_FIFO_DEPTH of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 4096;
  attribute C_RX_FIFO_PE_THRESHOLD : integer;
  attribute C_RX_FIFO_PE_THRESHOLD of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 2;
  attribute C_RX_FIFO_PF_THRESHOLD : integer;
  attribute C_RX_FIFO_PF_THRESHOLD of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 4090;
  attribute C_S_AXI4_DATA_WIDTH : integer;
  attribute C_S_AXI4_DATA_WIDTH of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 32;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 1;
  attribute C_TX_FIFO_DEPTH : integer;
  attribute C_TX_FIFO_DEPTH of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 4096;
  attribute C_TX_FIFO_PE_THRESHOLD : integer;
  attribute C_TX_FIFO_PE_THRESHOLD of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 2;
  attribute C_TX_FIFO_PF_THRESHOLD : integer;
  attribute C_TX_FIFO_PF_THRESHOLD of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 4090;
  attribute C_USE_RX_CUT_THROUGH : integer;
  attribute C_USE_RX_CUT_THROUGH of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 1;
  attribute C_USE_RX_DATA : integer;
  attribute C_USE_RX_DATA of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 1;
  attribute C_USE_TX_CTRL : integer;
  attribute C_USE_TX_CTRL of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 0;
  attribute C_USE_TX_CUT_THROUGH : integer;
  attribute C_USE_TX_CUT_THROUGH of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 1;
  attribute C_USE_TX_DATA : integer;
  attribute C_USE_TX_DATA of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s : entity is "axi_fifo_mm_s";
end top_axi_fifo_mm_s_0_0_axi_fifo_mm_s;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0_axi_fifo_mm_s is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_0 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_120 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_14 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_15 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_16 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_17 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_18 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_19 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_20 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_21 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_22 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_23 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_24 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_29 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_30 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_33 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_40 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_41 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_45 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_46 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_47 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_5 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_50 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_51 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_52 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_53 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_54 : STD_LOGIC;
  signal COMP_IPIF_n_11 : STD_LOGIC;
  signal COMP_IPIF_n_12 : STD_LOGIC;
  signal COMP_IPIF_n_13 : STD_LOGIC;
  signal COMP_IPIF_n_14 : STD_LOGIC;
  signal COMP_IPIF_n_15 : STD_LOGIC;
  signal COMP_IPIF_n_16 : STD_LOGIC;
  signal COMP_IPIF_n_20 : STD_LOGIC;
  signal COMP_IPIF_n_21 : STD_LOGIC;
  signal COMP_IPIF_n_22 : STD_LOGIC;
  signal COMP_IPIF_n_3 : STD_LOGIC;
  signal COMP_IPIF_n_36 : STD_LOGIC;
  signal COMP_IPIF_n_37 : STD_LOGIC;
  signal COMP_IPIF_n_38 : STD_LOGIC;
  signal COMP_IPIF_n_39 : STD_LOGIC;
  signal COMP_IPIF_n_4 : STD_LOGIC;
  signal COMP_IPIF_n_40 : STD_LOGIC;
  signal COMP_IPIF_n_41 : STD_LOGIC;
  signal COMP_IPIF_n_42 : STD_LOGIC;
  signal COMP_IPIF_n_43 : STD_LOGIC;
  signal COMP_IPIF_n_44 : STD_LOGIC;
  signal COMP_IPIF_n_5 : STD_LOGIC;
  signal COMP_IPIF_n_7 : STD_LOGIC;
  signal COMP_IPIF_n_8 : STD_LOGIC;
  signal COMP_IPIF_n_9 : STD_LOGIC;
  signal IPIC_STATE : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr\ : STD_LOGIC;
  signal axi4_fifo_readyn : STD_LOGIC;
  signal \^axi_str_txd_tlast\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal data4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_i : STD_LOGIC;
  signal \eqOp__6\ : STD_LOGIC;
  signal \gaxif.COMP_AXI4_n_10\ : STD_LOGIC;
  signal \gaxif.COMP_AXI4_n_11\ : STD_LOGIC;
  signal \gaxif.COMP_AXI4_n_12\ : STD_LOGIC;
  signal \gaxif.COMP_AXI4_n_14\ : STD_LOGIC;
  signal \gaxif.COMP_AXI4_n_15\ : STD_LOGIC;
  signal \gaxif.COMP_AXI4_n_16\ : STD_LOGIC;
  signal \gaxif.COMP_AXI4_n_17\ : STD_LOGIC;
  signal \gaxif.COMP_AXI4_n_18\ : STD_LOGIC;
  signal \gaxif.COMP_AXI4_n_8\ : STD_LOGIC;
  signal \gaxif.COMP_AXI4_n_9\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
  signal rx_fg_len_empty : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal sig_Bus2IP_CS : STD_LOGIC;
  signal sig_Bus2IP_Reset : STD_LOGIC;
  signal sig_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \sig_Bus2IP_WrCE__0\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal sig_IP2Bus_Data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^sig_ip2bus_data\ : STD_LOGIC_VECTOR ( 1 to 31 );
  signal \sig_register_array[0]0_out\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \sig_register_array[0]5_in\ : STD_LOGIC;
  signal \sig_register_array[1]_0\ : STD_LOGIC_VECTOR ( 0 to 12 );
  signal sig_rxd_occupancy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_rxd_prog_empty_d1 : STD_LOGIC;
  signal sig_rxd_prog_full : STD_LOGIC;
  signal sig_rxd_reset : STD_LOGIC;
  signal sig_txd_prog_empty : STD_LOGIC;
  signal sig_txd_prog_empty_d1 : STD_LOGIC;
  signal sig_txd_prog_full_d1 : STD_LOGIC;
  signal sig_txd_reset : STD_LOGIC;
  signal tx_fifo_or : STD_LOGIC;
begin
  axi_str_txc_tdata(31) <= \<const0>\;
  axi_str_txc_tdata(30) <= \<const0>\;
  axi_str_txc_tdata(29) <= \<const0>\;
  axi_str_txc_tdata(28) <= \<const0>\;
  axi_str_txc_tdata(27) <= \<const0>\;
  axi_str_txc_tdata(26) <= \<const0>\;
  axi_str_txc_tdata(25) <= \<const0>\;
  axi_str_txc_tdata(24) <= \<const0>\;
  axi_str_txc_tdata(23) <= \<const0>\;
  axi_str_txc_tdata(22) <= \<const0>\;
  axi_str_txc_tdata(21) <= \<const0>\;
  axi_str_txc_tdata(20) <= \<const0>\;
  axi_str_txc_tdata(19) <= \<const0>\;
  axi_str_txc_tdata(18) <= \<const0>\;
  axi_str_txc_tdata(17) <= \<const0>\;
  axi_str_txc_tdata(16) <= \<const0>\;
  axi_str_txc_tdata(15) <= \<const0>\;
  axi_str_txc_tdata(14) <= \<const0>\;
  axi_str_txc_tdata(13) <= \<const0>\;
  axi_str_txc_tdata(12) <= \<const0>\;
  axi_str_txc_tdata(11) <= \<const0>\;
  axi_str_txc_tdata(10) <= \<const0>\;
  axi_str_txc_tdata(9) <= \<const0>\;
  axi_str_txc_tdata(8) <= \<const0>\;
  axi_str_txc_tdata(7) <= \<const0>\;
  axi_str_txc_tdata(6) <= \<const0>\;
  axi_str_txc_tdata(5) <= \<const0>\;
  axi_str_txc_tdata(4) <= \<const0>\;
  axi_str_txc_tdata(3) <= \<const0>\;
  axi_str_txc_tdata(2) <= \<const0>\;
  axi_str_txc_tdata(1) <= \<const0>\;
  axi_str_txc_tdata(0) <= \<const0>\;
  axi_str_txc_tdest(3) <= \<const0>\;
  axi_str_txc_tdest(2) <= \<const0>\;
  axi_str_txc_tdest(1) <= \<const0>\;
  axi_str_txc_tdest(0) <= \<const0>\;
  axi_str_txc_tid(3) <= \<const0>\;
  axi_str_txc_tid(2) <= \<const0>\;
  axi_str_txc_tid(1) <= \<const0>\;
  axi_str_txc_tid(0) <= \<const0>\;
  axi_str_txc_tkeep(3) <= \<const1>\;
  axi_str_txc_tkeep(2) <= \<const1>\;
  axi_str_txc_tkeep(1) <= \<const1>\;
  axi_str_txc_tkeep(0) <= \<const1>\;
  axi_str_txc_tlast <= \<const0>\;
  axi_str_txc_tstrb(3) <= \<const0>\;
  axi_str_txc_tstrb(2) <= \<const0>\;
  axi_str_txc_tstrb(1) <= \<const0>\;
  axi_str_txc_tstrb(0) <= \<const0>\;
  axi_str_txc_tuser(3) <= \<const0>\;
  axi_str_txc_tuser(2) <= \<const0>\;
  axi_str_txc_tuser(1) <= \<const0>\;
  axi_str_txc_tuser(0) <= \<const0>\;
  axi_str_txc_tvalid <= \<const0>\;
  axi_str_txd_tdest(3) <= \<const0>\;
  axi_str_txd_tdest(2) <= \<const0>\;
  axi_str_txd_tdest(1) <= \<const0>\;
  axi_str_txd_tdest(0) <= \<const0>\;
  axi_str_txd_tid(3) <= \<const0>\;
  axi_str_txd_tid(2) <= \<const0>\;
  axi_str_txd_tid(1) <= \<const0>\;
  axi_str_txd_tid(0) <= \<const0>\;
  axi_str_txd_tkeep(3) <= \<const1>\;
  axi_str_txd_tkeep(2) <= \<const1>\;
  axi_str_txd_tkeep(1) <= \<const1>\;
  axi_str_txd_tkeep(0) <= \<const1>\;
  axi_str_txd_tlast <= \^axi_str_txd_tlast\;
  axi_str_txd_tstrb(3) <= \<const0>\;
  axi_str_txd_tstrb(2) <= \<const0>\;
  axi_str_txd_tstrb(1) <= \<const0>\;
  axi_str_txd_tstrb(0) <= \<const0>\;
  axi_str_txd_tuser(3) <= \<const0>\;
  axi_str_txd_tuser(2) <= \<const0>\;
  axi_str_txd_tuser(1) <= \<const0>\;
  axi_str_txd_tuser(0) <= \<const0>\;
  mm2s_cntrl_reset_out_n <= \<const1>\;
  s_axi4_bresp(1) <= \<const0>\;
  s_axi4_bresp(0) <= \<const0>\;
  s_axi4_rresp(1) <= \<const0>\;
  s_axi4_rresp(0) <= \<const0>\;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_wready\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_wready <= \^s_axi_wready\;
COMP_IPIC2AXI_S: entity work.top_axi_fifo_mm_s_0_0_ipic2axi_s
     port map (
      AS(0) => ram_full_i,
      Bus_RNW_reg_reg(12) => \sig_register_array[1]_0\(0),
      Bus_RNW_reg_reg(11) => \sig_register_array[1]_0\(1),
      Bus_RNW_reg_reg(10) => \sig_register_array[1]_0\(2),
      Bus_RNW_reg_reg(9) => \sig_register_array[1]_0\(3),
      Bus_RNW_reg_reg(8) => \sig_register_array[1]_0\(4),
      Bus_RNW_reg_reg(7) => \sig_register_array[1]_0\(5),
      Bus_RNW_reg_reg(6) => \sig_register_array[1]_0\(6),
      Bus_RNW_reg_reg(5) => \sig_register_array[1]_0\(7),
      Bus_RNW_reg_reg(4) => \sig_register_array[1]_0\(8),
      Bus_RNW_reg_reg(3) => \sig_register_array[1]_0\(9),
      Bus_RNW_reg_reg(2) => \sig_register_array[1]_0\(10),
      Bus_RNW_reg_reg(1) => \sig_register_array[1]_0\(11),
      Bus_RNW_reg_reg(0) => \sig_register_array[1]_0\(12),
      D(2) => \^sig_ip2bus_data\(1),
      D(1) => \^sig_ip2bus_data\(30),
      D(0) => \^sig_ip2bus_data\(31),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => COMP_IPIC2AXI_S_n_0,
      E(0) => \gaxif.COMP_AXI4_n_12\,
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => COMP_IPIF_n_21,
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ => COMP_IPIF_n_20,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => COMP_IPIF_n_22,
      IPIC_STATE => IPIC_STATE,
      IPIC_STATE_reg_0 => COMP_IPIF_n_38,
      IPIC_STATE_reg_1 => COMP_IPIF_n_44,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]\ => COMP_IPIF_n_43,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ => COMP_IPIF_n_9,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1\ => COMP_IPIF_n_36,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2\ => COMP_IPIF_n_37,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3\(0) => COMP_IPIF_n_39,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4\(0) => COMP_IPIF_n_40,
      Q(0) => data2(1),
      SR(0) => sig_Bus2IP_Reset,
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \axi_str_txd_tdata[31]\(32 downto 1) => axi_str_txd_tdata(31 downto 0),
      \axi_str_txd_tdata[31]\(0) => \^axi_str_txd_tlast\,
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      bus2ip_rnw_i_reg => COMP_IPIF_n_41,
      bus2ip_rnw_i_reg_0 => COMP_IPIF_n_42,
      \count_reg[12]\ => COMP_IPIC2AXI_S_n_5,
      \count_reg[3]\(0) => sig_rxd_occupancy(0),
      cs_ce_clr => \I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr\,
      empty_fwft_i => empty_fwft_i,
      \eqOp__6\ => \eqOp__6\,
      \gaxi_full_sm.present_state_reg[0]\(0) => \gaxif.COMP_AXI4_n_18\,
      \gaxi_full_sm.present_state_reg[0]_0\(3) => \gaxif.COMP_AXI4_n_8\,
      \gaxi_full_sm.present_state_reg[0]_0\(2) => \gaxif.COMP_AXI4_n_9\,
      \gaxi_full_sm.present_state_reg[0]_0\(1) => \gaxif.COMP_AXI4_n_10\,
      \gaxi_full_sm.present_state_reg[0]_0\(0) => \gaxif.COMP_AXI4_n_11\,
      \gaxi_full_sm.r_last_r_reg\ => \gaxif.COMP_AXI4_n_17\,
      \gpfs.prog_full_i_reg\ => COMP_IPIF_n_15,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => COMP_IPIC2AXI_S_n_29,
      interrupt => interrupt,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      p_0_in => axi4_fifo_readyn,
      p_1_out => p_1_out,
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      rx_fg_len_empty => rx_fg_len_empty,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s_axi4_araddr(15 downto 12) => s_axi4_araddr(29 downto 26),
      s_axi4_araddr(11 downto 8) => s_axi4_araddr(21 downto 18),
      s_axi4_araddr(7) => s_axi4_araddr(15),
      s_axi4_araddr(6) => s_axi4_araddr(13),
      s_axi4_araddr(5 downto 4) => s_axi4_araddr(11 downto 10),
      s_axi4_araddr(3 downto 1) => s_axi4_araddr(5 downto 3),
      s_axi4_araddr(0) => s_axi4_araddr(1),
      \s_axi4_araddr[23]\ => \gaxif.COMP_AXI4_n_15\,
      \s_axi4_araddr_2__s_port_\ => \gaxif.COMP_AXI4_n_14\,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi4_wdata(31 downto 0) => s_axi4_wdata(31 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => \^s_axi_arready\,
      \s_axi_rdata_i_reg[31]\(31) => sig_IP2Bus_Data(0),
      \s_axi_rdata_i_reg[31]\(30) => sig_IP2Bus_Data(1),
      \s_axi_rdata_i_reg[31]\(29) => sig_IP2Bus_Data(2),
      \s_axi_rdata_i_reg[31]\(28) => sig_IP2Bus_Data(3),
      \s_axi_rdata_i_reg[31]\(27) => sig_IP2Bus_Data(4),
      \s_axi_rdata_i_reg[31]\(26) => sig_IP2Bus_Data(5),
      \s_axi_rdata_i_reg[31]\(25) => sig_IP2Bus_Data(6),
      \s_axi_rdata_i_reg[31]\(24) => sig_IP2Bus_Data(7),
      \s_axi_rdata_i_reg[31]\(23) => sig_IP2Bus_Data(8),
      \s_axi_rdata_i_reg[31]\(22) => sig_IP2Bus_Data(9),
      \s_axi_rdata_i_reg[31]\(21) => sig_IP2Bus_Data(10),
      \s_axi_rdata_i_reg[31]\(20) => sig_IP2Bus_Data(11),
      \s_axi_rdata_i_reg[31]\(19) => sig_IP2Bus_Data(12),
      \s_axi_rdata_i_reg[31]\(18) => sig_IP2Bus_Data(13),
      \s_axi_rdata_i_reg[31]\(17) => sig_IP2Bus_Data(14),
      \s_axi_rdata_i_reg[31]\(16) => sig_IP2Bus_Data(15),
      \s_axi_rdata_i_reg[31]\(15) => sig_IP2Bus_Data(16),
      \s_axi_rdata_i_reg[31]\(14) => sig_IP2Bus_Data(17),
      \s_axi_rdata_i_reg[31]\(13) => sig_IP2Bus_Data(18),
      \s_axi_rdata_i_reg[31]\(12) => sig_IP2Bus_Data(19),
      \s_axi_rdata_i_reg[31]\(11) => sig_IP2Bus_Data(20),
      \s_axi_rdata_i_reg[31]\(10) => sig_IP2Bus_Data(21),
      \s_axi_rdata_i_reg[31]\(9) => sig_IP2Bus_Data(22),
      \s_axi_rdata_i_reg[31]\(8) => sig_IP2Bus_Data(23),
      \s_axi_rdata_i_reg[31]\(7) => sig_IP2Bus_Data(24),
      \s_axi_rdata_i_reg[31]\(6) => sig_IP2Bus_Data(25),
      \s_axi_rdata_i_reg[31]\(5) => sig_IP2Bus_Data(26),
      \s_axi_rdata_i_reg[31]\(4) => sig_IP2Bus_Data(27),
      \s_axi_rdata_i_reg[31]\(3) => sig_IP2Bus_Data(28),
      \s_axi_rdata_i_reg[31]\(2) => sig_IP2Bus_Data(29),
      \s_axi_rdata_i_reg[31]\(1) => sig_IP2Bus_Data(30),
      \s_axi_rdata_i_reg[31]\(0) => sig_IP2Bus_Data(31),
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => \^s_axi_wready\,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      sig_Bus2IP_WrCE(0) => sig_Bus2IP_WrCE(5),
      \sig_ip2bus_data_reg[10]_0\ => COMP_IPIC2AXI_S_n_22,
      \sig_ip2bus_data_reg[11]_0\ => COMP_IPIC2AXI_S_n_23,
      \sig_ip2bus_data_reg[12]_0\ => COMP_IPIC2AXI_S_n_24,
      \sig_ip2bus_data_reg[13]_0\ => COMP_IPIC2AXI_S_n_30,
      \sig_ip2bus_data_reg[1]_0\(0) => COMP_IPIC2AXI_S_n_120,
      \sig_ip2bus_data_reg[2]_0\ => COMP_IPIC2AXI_S_n_14,
      \sig_ip2bus_data_reg[2]_1\ => COMP_IPIC2AXI_S_n_33,
      \sig_ip2bus_data_reg[30]_0\ => COMP_IPIC2AXI_S_n_40,
      \sig_ip2bus_data_reg[31]_0\(0) => data4(0),
      \sig_ip2bus_data_reg[3]_0\ => COMP_IPIC2AXI_S_n_15,
      \sig_ip2bus_data_reg[4]_0\ => COMP_IPIC2AXI_S_n_16,
      \sig_ip2bus_data_reg[5]_0\ => COMP_IPIC2AXI_S_n_17,
      \sig_ip2bus_data_reg[6]_0\ => COMP_IPIC2AXI_S_n_18,
      \sig_ip2bus_data_reg[7]_0\ => COMP_IPIC2AXI_S_n_19,
      \sig_ip2bus_data_reg[8]_0\ => COMP_IPIC2AXI_S_n_20,
      \sig_ip2bus_data_reg[9]_0\ => COMP_IPIC2AXI_S_n_21,
      \sig_register_array[0]5_in\ => \sig_register_array[0]5_in\,
      \sig_register_array_reg[0][10]_0\ => COMP_IPIC2AXI_S_n_53,
      \sig_register_array_reg[0][10]_1\ => COMP_IPIF_n_14,
      \sig_register_array_reg[0][12]_0\ => COMP_IPIC2AXI_S_n_54,
      \sig_register_array_reg[0][12]_1\ => COMP_IPIF_n_16,
      \sig_register_array_reg[0][2]_0\ => COMP_IPIC2AXI_S_n_41,
      \sig_register_array_reg[0][2]_1\ => COMP_IPIC2AXI_S_n_45,
      \sig_register_array_reg[0][2]_2\ => COMP_IPIC2AXI_S_n_46,
      \sig_register_array_reg[0][2]_3\ => COMP_IPIC2AXI_S_n_47,
      \sig_register_array_reg[0][2]_4\ => COMP_IPIF_n_3,
      \sig_register_array_reg[0][3]_0\ => COMP_IPIF_n_4,
      \sig_register_array_reg[0][4]_0\ => COMP_IPIF_n_7,
      \sig_register_array_reg[0][5]_0\ => COMP_IPIF_n_8,
      \sig_register_array_reg[0][6]_0\ => COMP_IPIC2AXI_S_n_51,
      \sig_register_array_reg[0][7]_0\ => COMP_IPIF_n_11,
      \sig_register_array_reg[0][8]_0\ => COMP_IPIF_n_12,
      \sig_register_array_reg[0][9]_0\ => COMP_IPIC2AXI_S_n_52,
      \sig_register_array_reg[0][9]_1\ => COMP_IPIF_n_13,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full => sig_rxd_prog_full,
      sig_rxd_reset => sig_rxd_reset,
      sig_txd_prog_empty => sig_txd_prog_empty,
      sig_txd_prog_empty_d1 => sig_txd_prog_empty_d1,
      sig_txd_prog_full_d1 => sig_txd_prog_full_d1,
      sig_txd_reset => sig_txd_reset,
      \sig_txd_wr_data_reg[0]_0\ => COMP_IPIC2AXI_S_n_50,
      tx_fifo_or => tx_fifo_or
    );
COMP_IPIF: entity work.top_axi_fifo_mm_s_0_0_axi_lite_ipif
     port map (
      D(2) => \^sig_ip2bus_data\(1),
      D(1) => \^sig_ip2bus_data\(30),
      D(0) => \^sig_ip2bus_data\(31),
      IP2Bus_RdAck_reg => COMP_IPIF_n_41,
      IP2Bus_RdAck_reg_0 => \^s_axi_arready\,
      IP2Bus_WrAck_reg => COMP_IPIF_n_42,
      IP2Bus_WrAck_reg_0 => \^s_axi_wready\,
      IPIC_STATE => IPIC_STATE,
      Q(0) => data2(1),
      SR(0) => sig_Bus2IP_Reset,
      axi_str_txd_tlast => \^axi_str_txd_tlast\,
      axi_str_txd_tready => axi_str_txd_tready,
      \count_reg[0]\(0) => sig_rxd_occupancy(0),
      cs_ce_clr => \I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr\,
      empty_fwft_i => empty_fwft_i,
      empty_fwft_i_reg => COMP_IPIC2AXI_S_n_33,
      \eqOp__6\ => \eqOp__6\,
      \gaxi_full_sm.present_state_reg[0]\ => \gaxif.COMP_AXI4_n_16\,
      \gaxi_full_sm.r_last_r_reg\(0) => \sig_register_array[0]0_out\(10),
      \gpes.prog_empty_i_reg\ => COMP_IPIC2AXI_S_n_53,
      \gpes.prog_empty_i_reg_0\ => COMP_IPIC2AXI_S_n_54,
      \gpfs.prog_full_i_reg\ => COMP_IPIC2AXI_S_n_52,
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      rx_fg_len_empty => rx_fg_len_empty,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(3 downto 0) => s_axi_araddr(5 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 0) => s_axi_awaddr(5 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(12 downto 0) => s_axi_wdata(31 downto 19),
      s_axi_wvalid => s_axi_wvalid,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      \sig_ip2bus_data_reg[0]\(31) => sig_IP2Bus_Data(0),
      \sig_ip2bus_data_reg[0]\(30) => sig_IP2Bus_Data(1),
      \sig_ip2bus_data_reg[0]\(29) => sig_IP2Bus_Data(2),
      \sig_ip2bus_data_reg[0]\(28) => sig_IP2Bus_Data(3),
      \sig_ip2bus_data_reg[0]\(27) => sig_IP2Bus_Data(4),
      \sig_ip2bus_data_reg[0]\(26) => sig_IP2Bus_Data(5),
      \sig_ip2bus_data_reg[0]\(25) => sig_IP2Bus_Data(6),
      \sig_ip2bus_data_reg[0]\(24) => sig_IP2Bus_Data(7),
      \sig_ip2bus_data_reg[0]\(23) => sig_IP2Bus_Data(8),
      \sig_ip2bus_data_reg[0]\(22) => sig_IP2Bus_Data(9),
      \sig_ip2bus_data_reg[0]\(21) => sig_IP2Bus_Data(10),
      \sig_ip2bus_data_reg[0]\(20) => sig_IP2Bus_Data(11),
      \sig_ip2bus_data_reg[0]\(19) => sig_IP2Bus_Data(12),
      \sig_ip2bus_data_reg[0]\(18) => sig_IP2Bus_Data(13),
      \sig_ip2bus_data_reg[0]\(17) => sig_IP2Bus_Data(14),
      \sig_ip2bus_data_reg[0]\(16) => sig_IP2Bus_Data(15),
      \sig_ip2bus_data_reg[0]\(15) => sig_IP2Bus_Data(16),
      \sig_ip2bus_data_reg[0]\(14) => sig_IP2Bus_Data(17),
      \sig_ip2bus_data_reg[0]\(13) => sig_IP2Bus_Data(18),
      \sig_ip2bus_data_reg[0]\(12) => sig_IP2Bus_Data(19),
      \sig_ip2bus_data_reg[0]\(11) => sig_IP2Bus_Data(20),
      \sig_ip2bus_data_reg[0]\(10) => sig_IP2Bus_Data(21),
      \sig_ip2bus_data_reg[0]\(9) => sig_IP2Bus_Data(22),
      \sig_ip2bus_data_reg[0]\(8) => sig_IP2Bus_Data(23),
      \sig_ip2bus_data_reg[0]\(7) => sig_IP2Bus_Data(24),
      \sig_ip2bus_data_reg[0]\(6) => sig_IP2Bus_Data(25),
      \sig_ip2bus_data_reg[0]\(5) => sig_IP2Bus_Data(26),
      \sig_ip2bus_data_reg[0]\(4) => sig_IP2Bus_Data(27),
      \sig_ip2bus_data_reg[0]\(3) => sig_IP2Bus_Data(28),
      \sig_ip2bus_data_reg[0]\(2) => sig_IP2Bus_Data(29),
      \sig_ip2bus_data_reg[0]\(1) => sig_IP2Bus_Data(30),
      \sig_ip2bus_data_reg[0]\(0) => sig_IP2Bus_Data(31),
      \sig_ip2bus_data_reg[1]\ => COMP_IPIF_n_20,
      \sig_ip2bus_data_reg[1]_0\ => COMP_IPIF_n_21,
      \sig_ip2bus_data_reg[1]_1\ => COMP_IPIF_n_22,
      sig_rd_rlen_reg => COMP_IPIF_n_44,
      \sig_register_array[0]5_in\ => \sig_register_array[0]5_in\,
      \sig_register_array_reg[0][10]\ => COMP_IPIF_n_14,
      \sig_register_array_reg[0][10]_0\ => COMP_IPIC2AXI_S_n_22,
      \sig_register_array_reg[0][11]\ => COMP_IPIF_n_15,
      \sig_register_array_reg[0][11]_0\ => COMP_IPIC2AXI_S_n_23,
      \sig_register_array_reg[0][12]\ => COMP_IPIF_n_16,
      \sig_register_array_reg[0][12]_0\ => COMP_IPIC2AXI_S_n_24,
      \sig_register_array_reg[0][2]\ => COMP_IPIF_n_3,
      \sig_register_array_reg[0][2]_0\ => COMP_IPIC2AXI_S_n_14,
      \sig_register_array_reg[0][3]\ => COMP_IPIF_n_4,
      \sig_register_array_reg[0][3]_0\ => COMP_IPIF_n_5,
      \sig_register_array_reg[0][3]_1\(0) => \sig_Bus2IP_WrCE__0\(10),
      \sig_register_array_reg[0][3]_2\ => COMP_IPIC2AXI_S_n_15,
      \sig_register_array_reg[0][4]\ => COMP_IPIF_n_7,
      \sig_register_array_reg[0][4]_0\ => COMP_IPIC2AXI_S_n_16,
      \sig_register_array_reg[0][5]\ => COMP_IPIF_n_8,
      \sig_register_array_reg[0][5]_0\ => COMP_IPIC2AXI_S_n_17,
      \sig_register_array_reg[0][6]\ => COMP_IPIF_n_9,
      \sig_register_array_reg[0][6]_0\(0) => sig_Bus2IP_WrCE(5),
      \sig_register_array_reg[0][6]_1\ => COMP_IPIC2AXI_S_n_18,
      \sig_register_array_reg[0][7]\ => COMP_IPIF_n_11,
      \sig_register_array_reg[0][7]_0\ => COMP_IPIC2AXI_S_n_19,
      \sig_register_array_reg[0][8]\ => COMP_IPIF_n_12,
      \sig_register_array_reg[0][8]_0\ => COMP_IPIC2AXI_S_n_20,
      \sig_register_array_reg[0][9]\ => COMP_IPIF_n_13,
      \sig_register_array_reg[0][9]_0\ => COMP_IPIC2AXI_S_n_21,
      \sig_register_array_reg[1][0]\(12) => \sig_register_array[1]_0\(0),
      \sig_register_array_reg[1][0]\(11) => \sig_register_array[1]_0\(1),
      \sig_register_array_reg[1][0]\(10) => \sig_register_array[1]_0\(2),
      \sig_register_array_reg[1][0]\(9) => \sig_register_array[1]_0\(3),
      \sig_register_array_reg[1][0]\(8) => \sig_register_array[1]_0\(4),
      \sig_register_array_reg[1][0]\(7) => \sig_register_array[1]_0\(5),
      \sig_register_array_reg[1][0]\(6) => \sig_register_array[1]_0\(6),
      \sig_register_array_reg[1][0]\(5) => \sig_register_array[1]_0\(7),
      \sig_register_array_reg[1][0]\(4) => \sig_register_array[1]_0\(8),
      \sig_register_array_reg[1][0]\(3) => \sig_register_array[1]_0\(9),
      \sig_register_array_reg[1][0]\(2) => \sig_register_array[1]_0\(10),
      \sig_register_array_reg[1][0]\(1) => \sig_register_array[1]_0\(11),
      \sig_register_array_reg[1][0]\(0) => \sig_register_array[1]_0\(12),
      \sig_register_array_reg[1][12]\(0) => COMP_IPIF_n_40,
      \sig_register_array_reg[1][1]\(0) => COMP_IPIC2AXI_S_n_120,
      sig_rx_channel_reset_reg => COMP_IPIF_n_37,
      sig_rx_channel_reset_reg_0(0) => data4(0),
      sig_rx_channel_reset_reg_1 => COMP_IPIC2AXI_S_n_40,
      sig_rx_channel_reset_reg_2 => COMP_IPIC2AXI_S_n_30,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full => sig_rxd_prog_full,
      sig_rxd_reset => sig_rxd_reset,
      sig_str_rst_reg => COMP_IPIF_n_43,
      sig_tx_channel_reset_reg => COMP_IPIF_n_36,
      sig_tx_channel_reset_reg_0 => COMP_IPIC2AXI_S_n_50,
      sig_tx_channel_reset_reg_1 => COMP_IPIC2AXI_S_n_51,
      sig_tx_channel_reset_reg_2 => COMP_IPIC2AXI_S_n_29,
      sig_txd_prog_empty => sig_txd_prog_empty,
      sig_txd_prog_empty_d1 => sig_txd_prog_empty_d1,
      sig_txd_prog_full_d1 => sig_txd_prog_full_d1,
      sig_txd_reset => sig_txd_reset,
      sig_txd_sb_wr_en_reg => COMP_IPIF_n_38,
      \sig_txd_wr_data_reg[0]\(0) => COMP_IPIF_n_39,
      tx_fifo_or => tx_fifo_or
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gaxif.COMP_AXI4\: entity work.top_axi_fifo_mm_s_0_0_axi_wrapper
     port map (
      AS(0) => ram_full_i,
      E(0) => \gaxif.COMP_AXI4_n_12\,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\(0) => \sig_Bus2IP_WrCE__0\(10),
      \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ => COMP_IPIF_n_5,
      \count_reg[12]\ => \gaxif.COMP_AXI4_n_17\,
      \count_reg[5]\ => COMP_IPIC2AXI_S_n_41,
      empty_fwft_i_reg => COMP_IPIC2AXI_S_n_5,
      \gaxi_full_sm.present_state_reg[0]\ => \gaxif.COMP_AXI4_n_14\,
      \gaxi_full_sm.present_state_reg[0]_0\ => \gaxif.COMP_AXI4_n_15\,
      \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(3) => \gaxif.COMP_AXI4_n_8\,
      \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(2) => \gaxif.COMP_AXI4_n_9\,
      \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(1) => \gaxif.COMP_AXI4_n_10\,
      \gfifo_gen.gmm2s.gaxi4_strb.input_tstrb_reg[3]\(0) => \gaxif.COMP_AXI4_n_11\,
      \gfifo_gen.gmm2s.wr_data_int_reg[31]\(0) => \gaxif.COMP_AXI4_n_18\,
      p_0_in => axi4_fifo_readyn,
      p_1_out => p_1_out,
      s_axi4_araddr(31 downto 0) => s_axi4_araddr(31 downto 0),
      \s_axi4_araddr_11__s_port_\ => COMP_IPIC2AXI_S_n_46,
      \s_axi4_araddr_19__s_port_\ => COMP_IPIC2AXI_S_n_47,
      \s_axi4_araddr_3__s_port_\ => COMP_IPIC2AXI_S_n_45,
      s_axi4_arid(0) => s_axi4_arid(0),
      s_axi4_arlen(7 downto 0) => s_axi4_arlen(7 downto 0),
      s_axi4_arready => s_axi4_arready,
      s_axi4_arvalid => s_axi4_arvalid,
      s_axi4_awaddr(31 downto 0) => s_axi4_awaddr(31 downto 0),
      s_axi4_awid(0) => s_axi4_awid(0),
      s_axi4_awlen(7 downto 0) => s_axi4_awlen(7 downto 0),
      s_axi4_awready => s_axi4_awready,
      s_axi4_awvalid => s_axi4_awvalid,
      s_axi4_bid(0) => s_axi4_bid(0),
      s_axi4_bready => s_axi4_bready,
      s_axi4_bvalid => s_axi4_bvalid,
      s_axi4_rid(0) => s_axi4_rid(0),
      s_axi4_rlast => s_axi4_rlast,
      s_axi4_rready => s_axi4_rready,
      s_axi4_rvalid => s_axi4_rvalid,
      s_axi4_wready => s_axi4_wready,
      s_axi4_wstrb(3 downto 0) => s_axi4_wstrb(3 downto 0),
      s_axi4_wvalid => s_axi4_wvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(29),
      \sig_register_array_reg[0][2]\(0) => \sig_register_array[0]0_out\(10),
      \sig_register_array_reg[0][2]_0\ => \gaxif.COMP_AXI4_n_16\,
      sig_txd_sb_wr_en_reg => COMP_IPIC2AXI_S_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_axi_fifo_mm_s_0_0 is
  port (
    interrupt : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi4_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_awlock : in STD_LOGIC;
    s_axi4_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi4_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_awvalid : in STD_LOGIC;
    s_axi4_awready : out STD_LOGIC;
    s_axi4_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi4_wlast : in STD_LOGIC;
    s_axi4_wvalid : in STD_LOGIC;
    s_axi4_wready : out STD_LOGIC;
    s_axi4_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_bvalid : out STD_LOGIC;
    s_axi4_bready : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_arlock : in STD_LOGIC;
    s_axi4_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_arvalid : in STD_LOGIC;
    s_axi4_arready : out STD_LOGIC;
    s_axi4_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_rlast : out STD_LOGIC;
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_rready : in STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    axi_str_txd_tlast : out STD_LOGIC;
    axi_str_txd_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of top_axi_fifo_mm_s_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_axi_fifo_mm_s_0_0 : entity is "top_axi_fifo_mm_s_0_0,axi_fifo_mm_s,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of top_axi_fifo_mm_s_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of top_axi_fifo_mm_s_0_0 : entity is "axi_fifo_mm_s,Vivado 2016.1";
end top_axi_fifo_mm_s_0_0;

architecture STRUCTURE of top_axi_fifo_mm_s_0_0 is
  signal NLW_U0_axi_str_txc_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_str_txc_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_str_txc_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_axi_str_txc_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txc_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txc_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txc_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txc_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txd_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txd_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txd_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txd_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txd_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_AXI4_BASEADDR : integer;
  attribute C_AXI4_BASEADDR of U0 : label is 49152;
  attribute C_AXI4_HIGHADDR : integer;
  attribute C_AXI4_HIGHADDR of U0 : label is 57343;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_BASEADDR : integer;
  attribute C_BASEADDR of U0 : label is 24576;
  attribute C_DATA_INTERFACE_TYPE : integer;
  attribute C_DATA_INTERFACE_TYPE of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_HIGHADDR : integer;
  attribute C_HIGHADDR of U0 : label is 28671;
  attribute C_RX_FIFO_DEPTH : integer;
  attribute C_RX_FIFO_DEPTH of U0 : label is 4096;
  attribute C_RX_FIFO_PE_THRESHOLD : integer;
  attribute C_RX_FIFO_PE_THRESHOLD of U0 : label is 2;
  attribute C_RX_FIFO_PF_THRESHOLD : integer;
  attribute C_RX_FIFO_PF_THRESHOLD of U0 : label is 4090;
  attribute C_S_AXI4_DATA_WIDTH : integer;
  attribute C_S_AXI4_DATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_TX_FIFO_DEPTH : integer;
  attribute C_TX_FIFO_DEPTH of U0 : label is 4096;
  attribute C_TX_FIFO_PE_THRESHOLD : integer;
  attribute C_TX_FIFO_PE_THRESHOLD of U0 : label is 2;
  attribute C_TX_FIFO_PF_THRESHOLD : integer;
  attribute C_TX_FIFO_PF_THRESHOLD of U0 : label is 4090;
  attribute C_USE_RX_CUT_THROUGH : integer;
  attribute C_USE_RX_CUT_THROUGH of U0 : label is 1;
  attribute C_USE_RX_DATA : integer;
  attribute C_USE_RX_DATA of U0 : label is 1;
  attribute C_USE_TX_CTRL : integer;
  attribute C_USE_TX_CTRL of U0 : label is 0;
  attribute C_USE_TX_CUT_THROUGH : integer;
  attribute C_USE_TX_CUT_THROUGH of U0 : label is 1;
  attribute C_USE_TX_DATA : integer;
  attribute C_USE_TX_DATA of U0 : label is 1;
begin
U0: entity work.top_axi_fifo_mm_s_0_0_axi_fifo_mm_s
     port map (
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tdest(3 downto 0) => B"0000",
      axi_str_rxd_tid(3 downto 0) => B"0000",
      axi_str_rxd_tkeep(3 downto 0) => B"0000",
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tstrb(3 downto 0) => B"0000",
      axi_str_rxd_tuser(3 downto 0) => B"0000",
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      axi_str_txc_tdata(31 downto 0) => NLW_U0_axi_str_txc_tdata_UNCONNECTED(31 downto 0),
      axi_str_txc_tdest(3 downto 0) => NLW_U0_axi_str_txc_tdest_UNCONNECTED(3 downto 0),
      axi_str_txc_tid(3 downto 0) => NLW_U0_axi_str_txc_tid_UNCONNECTED(3 downto 0),
      axi_str_txc_tkeep(3 downto 0) => NLW_U0_axi_str_txc_tkeep_UNCONNECTED(3 downto 0),
      axi_str_txc_tlast => NLW_U0_axi_str_txc_tlast_UNCONNECTED,
      axi_str_txc_tready => '0',
      axi_str_txc_tstrb(3 downto 0) => NLW_U0_axi_str_txc_tstrb_UNCONNECTED(3 downto 0),
      axi_str_txc_tuser(3 downto 0) => NLW_U0_axi_str_txc_tuser_UNCONNECTED(3 downto 0),
      axi_str_txc_tvalid => NLW_U0_axi_str_txc_tvalid_UNCONNECTED,
      axi_str_txd_tdata(31 downto 0) => axi_str_txd_tdata(31 downto 0),
      axi_str_txd_tdest(3 downto 0) => NLW_U0_axi_str_txd_tdest_UNCONNECTED(3 downto 0),
      axi_str_txd_tid(3 downto 0) => NLW_U0_axi_str_txd_tid_UNCONNECTED(3 downto 0),
      axi_str_txd_tkeep(3 downto 0) => NLW_U0_axi_str_txd_tkeep_UNCONNECTED(3 downto 0),
      axi_str_txd_tlast => axi_str_txd_tlast,
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tstrb(3 downto 0) => NLW_U0_axi_str_txd_tstrb_UNCONNECTED(3 downto 0),
      axi_str_txd_tuser(3 downto 0) => NLW_U0_axi_str_txd_tuser_UNCONNECTED(3 downto 0),
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      interrupt => interrupt,
      mm2s_cntrl_reset_out_n => NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s_axi4_araddr(31 downto 0) => s_axi4_araddr(31 downto 0),
      s_axi4_arburst(1 downto 0) => s_axi4_arburst(1 downto 0),
      s_axi4_arcache(3 downto 0) => s_axi4_arcache(3 downto 0),
      s_axi4_arid(0) => s_axi4_arid(0),
      s_axi4_arlen(7 downto 0) => s_axi4_arlen(7 downto 0),
      s_axi4_arlock => s_axi4_arlock,
      s_axi4_arprot(2 downto 0) => s_axi4_arprot(2 downto 0),
      s_axi4_arready => s_axi4_arready,
      s_axi4_arsize(2 downto 0) => s_axi4_arsize(2 downto 0),
      s_axi4_arvalid => s_axi4_arvalid,
      s_axi4_awaddr(31 downto 0) => s_axi4_awaddr(31 downto 0),
      s_axi4_awburst(1 downto 0) => s_axi4_awburst(1 downto 0),
      s_axi4_awcache(3 downto 0) => s_axi4_awcache(3 downto 0),
      s_axi4_awid(0) => s_axi4_awid(0),
      s_axi4_awlen(7 downto 0) => s_axi4_awlen(7 downto 0),
      s_axi4_awlock => s_axi4_awlock,
      s_axi4_awprot(2 downto 0) => s_axi4_awprot(2 downto 0),
      s_axi4_awready => s_axi4_awready,
      s_axi4_awsize(2 downto 0) => s_axi4_awsize(2 downto 0),
      s_axi4_awvalid => s_axi4_awvalid,
      s_axi4_bid(0) => s_axi4_bid(0),
      s_axi4_bready => s_axi4_bready,
      s_axi4_bresp(1 downto 0) => s_axi4_bresp(1 downto 0),
      s_axi4_bvalid => s_axi4_bvalid,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi4_rid(0) => s_axi4_rid(0),
      s_axi4_rlast => s_axi4_rlast,
      s_axi4_rready => s_axi4_rready,
      s_axi4_rresp(1 downto 0) => s_axi4_rresp(1 downto 0),
      s_axi4_rvalid => s_axi4_rvalid,
      s_axi4_wdata(31 downto 0) => s_axi4_wdata(31 downto 0),
      s_axi4_wlast => s_axi4_wlast,
      s_axi4_wready => s_axi4_wready,
      s_axi4_wstrb(3 downto 0) => s_axi4_wstrb(3 downto 0),
      s_axi4_wvalid => s_axi4_wvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
