{
    "assign/assign_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "assign_int_wide_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 26.3,
        "simulation_time(ms)": 13.3,
        "test_coverage(%)": 100,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "assign/assign_int_wide/no_arch": {
        "test_name": "assign/assign_int_wide/no_arch",
        "generated_blif": "assign_int_wide_generated.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 15.2,
        "simulation_time(ms)": 13.2,
        "test_coverage(%)": 100,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "assign/assign_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "assign_ultra_wide_generated.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 120.3,
        "simulation_time(ms)": 104.2,
        "test_coverage(%)": 100,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "assign/assign_ultra_wide/no_arch": {
        "test_name": "assign/assign_ultra_wide/no_arch",
        "generated_blif": "assign_ultra_wide_generated.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 109.8,
        "simulation_time(ms)": 104.9,
        "test_coverage(%)": 100,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "assign/assign_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "assign_wide_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 14.7,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "assign/assign_wide/no_arch": {
        "test_name": "assign/assign_wide/no_arch",
        "generated_blif": "assign_wide_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 3.3,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "assign/assign_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "assign_wire_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 13.6,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "assign/assign_wire/no_arch": {
        "test_name": "assign/assign_wire/no_arch",
        "generated_blif": "assign_wire_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 2.4,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
