vhdl xil_defaultlib  \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/ip/Lenet_HLS_ap_dcmp_0_no_dsp_64.vhd" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/ip/Lenet_HLS_ap_ddiv_29_no_dsp_64.vhd" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/ip/Lenet_HLS_ap_fpext_0_no_dsp_32.vhd" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/ip/Lenet_HLS_ap_sitofp_4_no_dsp_32.vhd" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_Lenet_HLS_0_0/sim/ov_carplate_Lenet_HLS_0_0.vhd" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_axi_bram_ctrl_0_0/sim/ov_carplate_axi_bram_ctrl_0_0.vhd" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_axi_bram_ctrl_1_0/sim/ov_carplate_axi_bram_ctrl_1_0.vhd" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_axi_dma_0_0/sim/ov_carplate_axi_dma_0_0.vhd" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_axi_vdma_0_0/sim/ov_carplate_axi_vdma_0_0.vhd" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_axi_vdma_1_0/sim/ov_carplate_axi_vdma_1_0.vhd" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_proc_sys_reset_0_0/sim/ov_carplate_proc_sys_reset_0_0.vhd" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_tc_0_0/sim/ov_carplate_v_tc_0_0.vhd" \

nosort
