{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "cellName": "level0_i/ulp",
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm",
                        "spec": "labtools_xsdbm_v3",
                        "reconfigTop": "level0_i/ulp",
                        "clk_input_freq_hz": "50000000"
                    },
                    {
                        "type": "XSDBS_V2",
                        "name": "level0_i/ulp/ddrmem_1",
                        "spec": "labtools_xsdbslavelib_v2",
                        "ipName": "DDR4_SDRAM",
                        "reconfigTop": "level0_i/ulp",
                        "uuid": "C4677E12A4965564BF05F0009ABEACFF"
                    }
                ]
            }
        ]
    }
}