INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Spagetik/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_display_mux_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_mux
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Spagetik/Desktop/project_1/project_1.srcs/sim_1/new/tb_display_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_display_mux'
