{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444722656330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444722656330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 03:50:55 2015 " "Processing started: Tue Oct 13 03:50:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444722656330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444722656330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444722656330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444722656783 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \";\" part2.v(5) " "Verilog HDL syntax error at part2.v(5) near text \"wire\";  expecting \";\"" {  } { { "part2.v" "" { Text "W:/QuartusII/exercise4/part2/part2.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1444722665238 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "part2 part2.v(1) " "Ignored design unit \"part2\" at part2.v(1) due to previous errors" {  } { { "part2.v" "" { Text "W:/QuartusII/exercise4/part2/part2.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1444722665238 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "comparator part2.v(15) " "Ignored design unit \"comparator\" at part2.v(15) due to previous errors" {  } { { "part2.v" "" { Text "W:/QuartusII/exercise4/part2/part2.v" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1444722665238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a part2.v(25) " "Verilog HDL Declaration information at part2.v(25): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "part2.v" "" { Text "W:/QuartusII/exercise4/part2/part2.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444722665238 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dec_4_to_HEX part2.v(24) " "Ignored design unit \"dec_4_to_HEX\" at part2.v(24) due to previous errors" {  } { { "part2.v" "" { Text "W:/QuartusII/exercise4/part2/part2.v" 24 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1444722665238 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux_2to1_4bit part2.v(41) " "Ignored design unit \"mux_2to1_4bit\" at part2.v(41) due to previous errors" {  } { { "part2.v" "" { Text "W:/QuartusII/exercise4/part2/part2.v" 41 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1444722665238 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "circuit_A part2.v(51) " "Ignored design unit \"circuit_A\" at part2.v(51) due to previous errors" {  } { { "part2.v" "" { Text "W:/QuartusII/exercise4/part2/part2.v" 51 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1444722665238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 0 0 " "Found 0 design units, including 0 entities, in source file part2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444722665238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/QuartusII/exercise4/part2/output_files/part2.map.smsg " "Generated suppressed messages file W:/QuartusII/exercise4/part2/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1444722665254 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "682 " "Peak virtual memory: 682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444722665394 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 13 03:51:05 2015 " "Processing ended: Tue Oct 13 03:51:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444722665394 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444722665394 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444722665394 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444722665394 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 0 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444722666080 ""}
