<stg><name>compute_pp_nn_Pipeline_VITIS_LOOP_104_1</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %nn_write_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="nn_write_assign"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %pp_write_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="pp_write_assign"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:9 %mul_ln108_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln108

]]></Node>
<StgValue><ssdm name="mul_ln108_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:10 %mul_ln106_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln106

]]></Node>
<StgValue><ssdm name="mul_ln106_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %cols_non_t_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_non_t

]]></Node>
<StgValue><ssdm name="cols_non_t_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i32 0, i32 %pp_write_assign

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i32 0, i32 %nn_write_assign

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:14 %store_ln104 = store i31 0, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i32 0, i32 %empty_27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i32 0, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body:0 %c_3 = load i31 %c

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="31">
<![CDATA[
for.body:1 %zext_ln104 = zext i31 %c_3

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:2 %icmp_ln104 = icmp_slt  i32 %zext_ln104, i32 %cols_non_t_read

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln104 = br i1 %icmp_ln104, void %for.end.exitStub, void %for.body.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:7 %lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %c_3, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.split_ifconv:8 %add_ln106 = add i15 %mul_ln106_read, i15 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:9 %zext_ln106 = zext i15 %add_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:10 %M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="M_e_0_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.split_ifconv:11 %add_ln108 = add i15 %mul_ln108_read, i15 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:14 %M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="M_e_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:16 %M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="M_e_2_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:18 %M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="M_e_3_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:20 %M_e_0_load = load i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="M_e_0_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:21 %M_e_1_load = load i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="M_e_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:22 %M_e_2_load = load i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="M_e_2_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:23 %M_e_3_load = load i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="M_e_3_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body:3 %add_ln104 = add i31 %c_3, i31 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="31">
<![CDATA[
for.body.split_ifconv:4 %trunc_ln104 = trunc i31 %c_3

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:12 %zext_ln108 = zext i15 %add_ln108

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:13 %M_e_0_addr_3 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="M_e_0_addr_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:15 %M_e_1_addr_3 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="M_e_1_addr_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:17 %M_e_2_addr_3 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="M_e_2_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:19 %M_e_3_addr_3 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="M_e_3_addr_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:20 %M_e_0_load = load i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="M_e_0_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:21 %M_e_1_load = load i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="M_e_1_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:22 %M_e_2_load = load i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="M_e_2_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:23 %M_e_3_load = load i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="M_e_3_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.body.split_ifconv:24 %e1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load, i2 1, i32 %M_e_1_load, i2 2, i32 %M_e_2_load, i2 3, i32 %M_e_3_load, i32 0, i2 %trunc_ln104

]]></Node>
<StgValue><ssdm name="e1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:26 %M_e_0_load_2 = load i15 %M_e_0_addr_3

]]></Node>
<StgValue><ssdm name="M_e_0_load_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:27 %M_e_1_load_2 = load i15 %M_e_1_addr_3

]]></Node>
<StgValue><ssdm name="M_e_1_load_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:28 %M_e_2_load_2 = load i15 %M_e_2_addr_3

]]></Node>
<StgValue><ssdm name="M_e_2_load_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:29 %M_e_3_load_2 = load i15 %M_e_3_addr_3

]]></Node>
<StgValue><ssdm name="M_e_3_load_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split_ifconv:51 %store_ln104 = store i31 %add_ln104, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %nn_write_assign_load = load i32 %nn_write_assign

]]></Node>
<StgValue><ssdm name="nn_write_assign_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:1 %pp_write_assign_load = load i32 %pp_write_assign

]]></Node>
<StgValue><ssdm name="pp_write_assign_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %pp_write_assign_out, i32 %pp_write_assign_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %nn_write_assign_out, i32 %nn_write_assign_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
for.end.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:26 %M_e_0_load_2 = load i15 %M_e_0_addr_3

]]></Node>
<StgValue><ssdm name="M_e_0_load_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:27 %M_e_1_load_2 = load i15 %M_e_1_addr_3

]]></Node>
<StgValue><ssdm name="M_e_1_load_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:28 %M_e_2_load_2 = load i15 %M_e_2_addr_3

]]></Node>
<StgValue><ssdm name="M_e_2_load_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="15">
<![CDATA[
for.body.split_ifconv:29 %M_e_3_load_2 = load i15 %M_e_3_addr_3

]]></Node>
<StgValue><ssdm name="M_e_3_load_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.body.split_ifconv:30 %e2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load_2, i2 1, i32 %M_e_1_load_2, i2 2, i32 %M_e_2_load_2, i2 3, i32 %M_e_3_load_2, i32 0, i2 %trunc_ln104

]]></Node>
<StgValue><ssdm name="e2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:0 %p_load11 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load11"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:1 %p_load = load i32 %empty_27

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:2 %nn_write_assign_load_1 = load i32 %nn_write_assign

]]></Node>
<StgValue><ssdm name="nn_write_assign_load_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:3 %pp_write_assign_load_1 = load i32 %pp_write_assign

]]></Node>
<StgValue><ssdm name="pp_write_assign_load_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split_ifconv:5 %specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln104"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:6 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:25 %icmp_ln107 = icmp_eq  i32 %e1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:31 %icmp_ln109 = icmp_eq  i32 %e2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:32 %icmp_ln110 = icmp_eq  i32 %e1, i32 %e2

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:33 %add_ln110 = add i32 %p_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="33" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:34 %sext_ln111 = sext i32 %e2

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body.split_ifconv:35 %sub_ln111 = sub i33 0, i33 %sext_ln111

]]></Node>
<StgValue><ssdm name="sub_ln111"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="33" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:36 %sext_ln111_1 = sext i32 %e1

]]></Node>
<StgValue><ssdm name="sext_ln111_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body.split_ifconv:37 %icmp_ln111 = icmp_eq  i33 %sext_ln111_1, i33 %sub_ln111

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:38 %add_ln111 = add i32 %p_load11, i32 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:39 %select_ln111 = select i1 %icmp_ln111, i32 %add_ln111, i32 %nn_write_assign_load_1

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:40 %select_ln111_1 = select i1 %icmp_ln111, i32 %add_ln111, i32 %p_load11

]]></Node>
<StgValue><ssdm name="select_ln111_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:41 %or_ln109 = or i1 %icmp_ln107, i1 %icmp_ln109

]]></Node>
<StgValue><ssdm name="or_ln109"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:42 %xor_ln110 = xor i1 %icmp_ln110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:43 %or_ln110 = or i1 %or_ln109, i1 %xor_ln110

]]></Node>
<StgValue><ssdm name="or_ln110"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:44 %pp_1 = select i1 %or_ln110, i32 %pp_write_assign_load_1, i32 %add_ln110

]]></Node>
<StgValue><ssdm name="pp_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:45 %or_ln110_1 = or i1 %or_ln109, i1 %icmp_ln110

]]></Node>
<StgValue><ssdm name="or_ln110_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:46 %nn_1 = select i1 %or_ln110_1, i32 %nn_write_assign_load_1, i32 %select_ln111

]]></Node>
<StgValue><ssdm name="nn_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:47 %empty_28 = select i1 %or_ln110, i32 %p_load, i32 %add_ln110

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:48 %empty_29 = select i1 %or_ln110_1, i32 %p_load11, i32 %select_ln111_1

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split_ifconv:49 %store_ln110 = store i32 %pp_1, i32 %pp_write_assign

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split_ifconv:50 %store_ln110 = store i32 %nn_1, i32 %nn_write_assign

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split_ifconv:52 %store_ln110 = store i32 %empty_28, i32 %empty_27

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split_ifconv:53 %store_ln110 = store i32 %empty_29, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
for.body.split_ifconv:54 %br_ln104 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
