Source Block: oh/common/hdl/oh_regfile.v@25:35@HdlIdDef

   
   reg [RW-1:0]  mem [0:REGS-1];
   wire [WP-1:0] write_en [0:REGS-1];

   genvar 	 i,j;

   //TODO: Make an array of cells
   
   //#########################################
   // write ports

Diff Content:
- 30    genvar 	 i,j;
+ 30    reg [RW-1:0]        mem[0:REGS-1];
+ 30    wire [WP-1:0]       write_en [0:REGS-1];
+ 30    wire [RW-1:0]       datamux [0:REGS-1];
+ 30    genvar 	       i,j;

Clone Blocks:
Clone Blocks 1:
oh/common/hdl/oh_regfile.v@23:33
    output [RP*RW-1:0] rd_data // output data
    );

   
   reg [RW-1:0]  mem [0:REGS-1];
   wire [WP-1:0] write_en [0:REGS-1];

   genvar 	 i,j;

   //TODO: Make an array of cells
   

Clone Blocks 2:
oh/common/hdl/oh_regfile.v@25:35

   
   reg [RW-1:0]  mem [0:REGS-1];
   wire [WP-1:0] write_en [0:REGS-1];

   genvar 	 i,j;

   //TODO: Make an array of cells
   
   //#########################################
   // write ports

