$comment
	File created using the following command:
		vcd file AdderDemo.msim.vcd -direction
$end
$date
	Thu Mar 31 10:20:40 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module adder4_vhd_vec_tst $end
$var wire 1 ! a [3] $end
$var wire 1 " a [2] $end
$var wire 1 # a [1] $end
$var wire 1 $ a [0] $end
$var wire 1 % b [3] $end
$var wire 1 & b [2] $end
$var wire 1 ' b [1] $end
$var wire 1 ( b [0] $end
$var wire 1 ) cin $end
$var wire 1 * cout $end
$var wire 1 + s [3] $end
$var wire 1 , s [2] $end
$var wire 1 - s [1] $end
$var wire 1 . s [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var wire 1 2 devoe $end
$var wire 1 3 devclrn $end
$var wire 1 4 devpor $end
$var wire 1 5 ww_devoe $end
$var wire 1 6 ww_devclrn $end
$var wire 1 7 ww_devpor $end
$var wire 1 8 ww_a [3] $end
$var wire 1 9 ww_a [2] $end
$var wire 1 : ww_a [1] $end
$var wire 1 ; ww_a [0] $end
$var wire 1 < ww_b [3] $end
$var wire 1 = ww_b [2] $end
$var wire 1 > ww_b [1] $end
$var wire 1 ? ww_b [0] $end
$var wire 1 @ ww_cin $end
$var wire 1 A ww_cout $end
$var wire 1 B ww_s [3] $end
$var wire 1 C ww_s [2] $end
$var wire 1 D ww_s [1] $end
$var wire 1 E ww_s [0] $end
$var wire 1 F \cout~output_o\ $end
$var wire 1 G \s[0]~output_o\ $end
$var wire 1 H \s[1]~output_o\ $end
$var wire 1 I \s[2]~output_o\ $end
$var wire 1 J \s[3]~output_o\ $end
$var wire 1 K \b[3]~input_o\ $end
$var wire 1 L \a[3]~input_o\ $end
$var wire 1 M \b[2]~input_o\ $end
$var wire 1 N \a[2]~input_o\ $end
$var wire 1 O \b[1]~input_o\ $end
$var wire 1 P \a[1]~input_o\ $end
$var wire 1 Q \cin~input_o\ $end
$var wire 1 R \a[0]~input_o\ $end
$var wire 1 S \b[0]~input_o\ $end
$var wire 1 T \bit0|cout~0_combout\ $end
$var wire 1 U \bit1|cout~0_combout\ $end
$var wire 1 V \bit2|cout~0_combout\ $end
$var wire 1 W \bit3|cout~0_combout\ $end
$var wire 1 X \bit0|s~0_combout\ $end
$var wire 1 Y \bit1|s~combout\ $end
$var wire 1 Z \bit2|s~combout\ $end
$var wire 1 [ \bit3|s~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1*
0/
10
x1
12
13
14
15
16
17
0@
1A
1F
0G
1H
1I
0J
1K
1L
1M
0N
0O
1P
0Q
0R
0S
0T
0U
0V
1W
0X
1Y
1Z
0[
1!
0"
1#
0$
1%
1&
0'
0(
18
09
1:
0;
1<
1=
0>
0?
0B
1C
1D
0E
0+
1,
1-
0.
$end
#280000
0!
0#
0%
0&
0:
08
0=
0<
0K
0M
0L
0P
0Y
0Z
0W
0F
0I
0H
0A
0C
0D
0*
0-
0,
#1000000
