[VERILOG2HIF] 14:22:58 - INFO: Running command:
    verilog2hif verilog/add4rpl.v verilog/addsub8.v verilog/adh_mux.v verilog/adl_mux.v verilog/alu_log.v verilog/bcd_adj.v verilog/m6502.v verilog/m6502_org.v verilog/m6502alu.v verilog/mx81_8.v verilog/op_dcd.v verilog/prog_cnt.v verilog/rg8l.v verilog/rg8l2.v verilog/s_reg.v -o hif/design

-- INFO: Parsing file: verilog/add4rpl.v Line:1
-- INFO: Parsing file: verilog/addsub8.v Line:1
-- INFO: Parsing file: verilog/adh_mux.v Line:1
-- INFO: Parsing file: verilog/adl_mux.v Line:1
-- INFO: Parsing file: verilog/alu_log.v Line:1
-- INFO: Parsing file: verilog/bcd_adj.v Line:1
-- INFO: Parsing file: verilog/m6502.v Line:1
-- INFO: Parsing file: verilog/m6502_org.v Line:1
-- INFO: Parsing file: verilog/m6502alu.v Line:1
-- INFO: Parsing file: verilog/mx81_8.v Line:1
-- INFO: Parsing file: verilog/op_dcd.v Line:1
-- INFO: Parsing file: verilog/prog_cnt.v Line:1
-- INFO: Parsing file: verilog/rg8l.v Line:1
-- INFO: Parsing file: verilog/rg8l2.v Line:1
-- INFO: Parsing file: verilog/s_reg.v Line:1
[VERILOG2HIF] 14:22:58 - INFO: Performing post-parsing refinements - step 1
[VERILOG2HIF] 14:22:59 - INFO: Performing post-parsing refinements - step 2
[VERILOG2HIF] 14:23:00 - INFO: Renaming conflicting declarations
[VERILOG2HIF] 14:23:00 - INFO: Binding open ports (if any)
[VERILOG2HIF] 14:23:00 - INFO: Performing post-parsing refinements - step 3
[HIF] [flattenDesign] 14:23:00 - INFO: Flattening description
[HIF] [flattenDesign] 14:23:02 - INFO: Simplifying flattened description
[HIF] [flattenDesign] 14:23:03 - INFO: Flattening description
[HIF] [flattenDesign] 14:23:03 - INFO: Simplifying flattened description
[VERILOG2HIF] 14:23:04 - INFO: Performing standardization
[VERILOG2HIF] 14:23:04 - INFO:    - STD 01: Simplifying source tree
[VERILOG2HIF] 14:23:04 - INFO:    - STD 02: Prefixing source tree symbols
[VERILOG2HIF] 14:23:05 - INFO:    - STD 03: Perform tree standardization
[VERILOG2HIF] 14:23:08 - INFO:    - STD 04: Mapping destination tree standard symbols
[VERILOG2HIF] 14:23:08 - INFO:    - STD 05: Simplifying destination tree -- 1
[VERILOG2HIF] 14:23:09 - INFO:    - STD 06: Managing destination tree casts
[VERILOG2HIF] 14:23:09 - INFO:    - STD 07: Simplifying destination tree -- 2
[VERILOG2HIF] 14:23:09 - INFO:    - STD 08: Renaming destination tree forbidden names
[VERILOG2HIF] 14:23:09 - INFO:    - STD 09: Final cleanup
[VERILOG2HIF] 14:23:09 - INFO: Refining possible AMS units
[VERILOG2HIF] 14:23:09 - INFO: Performing HIF description sanity checks
[VERILOG2HIF] 14:23:09 - INFO: Performing final HIF sanity checks
[VERILOG2HIF] 14:23:11 - INFO: HIF description written in: hif/design.hif.xml
[VERILOG2HIF] 14:23:11 - INFO: HIF translation has been completed.
[DDT] 14:23:11 - INFO: Running command:
    ddt hif/design.hif.xml -o hif/design.ddt.hif.xml

[DDT] 14:23:11 - INFO: Command line parsed.
[HIF] [XML_PARSER] 14:23:11 - INFO: Parsed input file.
[DDT] 14:23:11 - INFO: 01 Performing fixes
[DDT] 14:23:11 - INFO:    01 Fixing nested declarations
[DDT] 14:23:11 - INFO:    02 Expanding generate constructs
[DDT] 14:23:11 - INFO:    03 Resolving template arguments
[DDT] 14:23:13 - INFO:    04 Simplify tree
[DDT] 14:23:13 - INFO:    05 Removing unused declarations
[DDT] 14:23:13 - INFO:    06 Rebasing type spans
[DDT] 14:23:14 - INFO:    07 Fixing ranges direction
[DDT] 14:23:14 - INFO:    08 Transform global actions
[DDT] 14:23:14 - INFO:    09 Remove Standard Methods
[DDT] 14:23:14 - INFO:    10 Splitting partially written signals
[DDT] 14:23:15 - INFO:    11 Splitting targets representing concats
[DDT] 14:23:15 - INFO:    12 Fixing instance bindings
[DDT] 14:23:15 - INFO:    13 Fixing multiple signal/port assignments
[DDT] 14:23:15 - INFO:    14 Fixing unsupported bits
[DDT] 14:23:15 - INFO: 02 Padding Bitwidths
[DDT] 14:23:15 - INFO:    01 Bitwidth Padding
[DDT] 14:23:15 - INFO:    02 Padding Refinements
[DDT] 14:23:16 - INFO:    03 Simplify after padding refinements
[DDT] 14:23:17 - INFO:       - Checking after_bitwidthPadding
[DDT] 14:23:17 - INFO: 03 Splitting bits
[DDT] 14:23:17 - INFO:    01 Fix Instance Bindings
[DDT] 14:23:17 - INFO:    02 Replicate Assign
[DDT] 14:23:17 - INFO:    03 Splitting Bits
[DDT] 14:23:17 - INFO:    04 Splitting Refinements
[DDT] 14:23:19 - INFO:       - Checking after_splitBits
[DDT] 14:23:19 - INFO: 04 Abstracting data types
[DDT] 14:23:20 - INFO:       - Checking after_abstractTypes
[DDT] 14:23:22 - INFO:       - Checking after_abstractTypesSimplify
[DDT] 14:23:22 - INFO: 05 miscFixes
[DDT] 14:23:22 - INFO:       - Checking after_miscFixes
[DDT] 14:23:22 - INFO: 06 Simplifying HIF tree
[DDT] 14:23:23 - INFO: During translation, one or more warnings have been raised:

[DDT] 14:23:23 - WARNING: Found at least one bit value 'X' in logic or logic vector. They are replaced with 0.
- Raised by /home/portaluri/work/HIF_Suite/core/src/hif/src/manipulation/fixUnsupportedBits.cc:209 [661 times]

[DDT] 14:23:23 - WARNING: Found at least one bit value 'Z' in logic or logic vector. They are replaced with 0.
- Raised by /home/portaluri/work/HIF_Suite/core/src/hif/src/manipulation/fixUnsupportedBits.cc:218 [84 times]

[DDT] 14:23:23 - INFO: Performing HIF description sanity checks
[DDT] 14:23:26 - INFO: HIF description written in: /home/fdl/fmi_lesson/models/m6502/hif/design.ddt.hif.xml
[DDT] 14:23:26 - INFO: Data types abstraction has been completed.
[A2T] 14:23:26 - INFO: Running command:
    a2tool hif/design.ddt.hif.xml -o hif/design.ddt.a2t.hif.xml --protocol CPP

[A2T] 14:23:26 - INFO: Reading input HIF file hif/design.ddt.hif.xml...
[HIF] [XML_PARSER] 14:23:27 - INFO: Parsed input file.
[A2T] 14:23:28 - INFO: ### Start of analysis phase ###
[A2T] 14:23:28 - INFO: [Hierarchy] Analysis of design hierarchy tree is completed.
[A2T] 14:23:28 - INFO: [Clocks] Analysis of module clock signals is completed.
[A2T] 14:23:28 - INFO: [Interface] Analysis of interfaces is completed.
[A2T] 14:23:28 - INFO: [Process] Analysis of processes is completed.
[A2T] 14:23:28 - INFO: [Process] Merge of processes is completed.
[A2T] 14:23:28 - INFO: ### End of analysis phase ###
[A2T] 14:23:28 - INFO: ### Start of code generation phase ###
[A2T] 14:23:28 - INFO: [Backbone] Generation of abstracted system backbone is completed.
[A2T] 14:23:28 - INFO: [Functionality] Generation of functionality code is completed.
[A2T] 14:23:28 - INFO: [Optimization] Optimization of functionality code is completed.
[A2T] 14:23:28 - INFO: [Communication] Generation of C++ communication code is completed.
[A2T] 14:23:28 - INFO: ### End of code generation phase ###
[A2T] 14:23:28 - INFO: Performing HIF description sanity checks
[A2T] 14:23:32 - INFO: HIF description written in: hif/design.ddt.a2t.hif.xml
[A2T] 14:23:32 - INFO: Abstraction completed.
[HIF2VP] 14:23:32 - INFO: Running command:
    hif2vp hif/design.ddt.a2t.hif.xml -o hif/design.ddt.a2t.fmi.hif.xml -p fmi

[HIF] [XML_PARSER] 14:23:32 - INFO: Parsed input file.
[HIF2VP] [FMI] 14:23:33 - INFO: Checking model I/O ports and retrieve infos.
[HIF2VP] [FMI] 14:23:33 - INFO:    [I/O]: Boolean port found.
[HIF2VP] [FMI] 14:23:33 - INFO:    [I/O]: Integer port found.
[HIF2VP] [FMI] 14:23:33 - INFO:    [I/O]: Integer port found.
[HIF2VP] [FMI] 14:23:33 - INFO:    [I/O]: Integer port found.
[HIF2VP] [FMI] 14:23:33 - INFO:    [I/O]: Boolean port found.
[HIF2VP] [FMI] 14:23:33 - INFO:    [I/O]: Boolean port found.
[HIF2VP] [FMI] 14:23:33 - INFO:    [I/O]: Boolean port found.
[HIF2VP] [FMI] 14:23:33 - INFO:    [I/O]: Boolean port found.
[HIF2VP] [FMI] 14:23:33 - INFO:    [I/O]: Boolean port found.
[HIF2VP] [FMI] 14:23:33 - INFO:    [I/O]: Boolean port found.
[HIF2VP] [FMI] 14:23:33 - INFO:    [I/O]: Boolean port found.
[HIF2VP] [FMI] 14:23:33 - INFO:    [I/O]: Boolean port found.
[HIF2VP] [FMI] 14:23:33 - INFO:    [I/O]: Boolean port found.
[HIF2VP] [FMI] 14:23:33 - INFO: Generate FMU interface
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Add the ModelInstance struct.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2Instantiate function.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2SetupExperiment function.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2*InitializationMode functions.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2terminate function.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2Reset function.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2FreeInstance function.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2GetVersione and fmi2GetTypesPlatform functions.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2SetDebugLogging function.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2Get* functions.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2Set* functions.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2CancelStep function.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2DoStep function.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2Get*Status functions.
[HIF2VP] [FMI] 14:23:33 - INFO:    [FMU]: Generate the fmi2SetRealInputDerivatives and fmi2GetRealOutputDerivatives functions.
[HIF2VP] [FMI] 14:23:33 - INFO: Generate XML modelDescription.
[HIF2VP] [FMI] 14:23:33 - INFO:    [XML]: FMI model description population.
[HIF2VP] [FMI] 14:23:33 - INFO:    [XML]: Co-Simulation population.
[HIF2VP] [FMI] 14:23:33 - INFO:    [XML]: Log categories population.
[HIF2VP] [FMI] 14:23:33 - INFO:    [XML]: Model variables population.
[HIF2VP] [FMI] 14:23:33 - INFO:    [XML]: Model structure population.
[HIF2VP] [FMI] 14:23:33 - INFO:    [XML]: Writing XML file.
[HIF2VP] 14:23:35 - INFO: Performing HIF description sanity checks
[HIF2VP] 14:23:41 - INFO: HIF description written in: hif/design.ddt.a2t.fmi.hif.xml
[HIF2VP] 14:23:41 - INFO: Operation completed.
[HIF2VP] 14:23:41 - INFO:  -- Command "hif2vp -o hif/design.ddt.a2t.fmi.hif.xml -p fmi hif/design.ddt.a2t.hif.xml " Done --
[HIF2SC] 14:23:41 - INFO: Running command:
    hif2sc hif/design.ddt.a2t.fmi.hif.xml --directory cpp --extensions cpp_hpp

[HIF] [XML_PARSER] 14:23:41 - INFO: Parsed input file.
[HIF2SC] 14:23:41 - INFO: Performing refinement steps...
[HIF2SC] 14:23:41 - INFO: 01 Fixing nested declarations
[HIF2SC] 14:23:41 - INFO: 02 Fixing generate statements
[HIF2SC] 14:23:41 - INFO: 03 Fixing troublesome template parameters
[HIF2SC] 14:23:47 - INFO: 04 Fixing port bindings of component instances
[HIF2SC] 14:23:47 - INFO: 05 Fixing multiple signal/port assignments
[HIF2SC] 14:23:47 - INFO: 06 Rebasing type spans
[HIF2SC] 14:23:49 - INFO: 07 Fixing direction of ranges
[HIF2SC] 14:23:50 - INFO: 08 Fixing conflicting subprograms
[HIF2SC] 14:23:50 - INFO: 09 Expanding aliases
[HIF2SC] 14:23:50 - INFO: 10 Performing miscellaneous fixes
[HIF2SC] 14:23:51 - INFO: 11 Introducing support utility libraries
[HIF2SC] 14:23:51 - INFO: 12 Performing standardization
[HIF2SC] 14:23:51 - INFO:    - STD 01: Simplifying source tree
[HIF2SC] 14:23:54 - INFO:    - STD 02: Prefixing source tree symbols
[HIF2SC] 14:23:56 - INFO:    - STD 03: Perform tree standardization
[HIF2SC] 14:24:02 - INFO:    - STD 04: Mapping destination tree standard symbols
[HIF2SC] 14:24:02 - INFO:    - STD 05: Simplifying destination tree -- 1
[HIF2SC] 14:24:06 - INFO:    - STD 06: Managing destination tree casts
[HIF2SC] 14:24:06 - INFO:    - STD 07: Simplifying destination tree -- 2
[HIF2SC] 14:24:08 - INFO:    - STD 08: Renaming destination tree forbidden names
[HIF2SC] 14:24:08 - INFO:    - STD 09: Final cleanup
[HIF2SC] 14:24:08 - INFO: 13 Refining for C++98 standard compliance
[HIF2SC] 14:24:10 - INFO: 15 Performing final manipulations
[HIF2SC] 14:24:10 - INFO: Refinement steps completed.
[HIF2SC] 14:24:10 - INFO: Generating output directory structure
[HIF2SC] 14:24:10 - INFO: Generating code...
[HIF2SC] [PrintHeaderVisitor] 14:24:10 - INFO: Generating C++ code for library fmuInterface.
[HIF2SC] [PrintHeaderVisitor] 14:24:10 - INFO: Generating C++ code for unit m6502.
[HIF2SC] 14:24:10 - INFO: Code generation completed.
[HIF2SC] 14:24:10 - INFO: During translation, one or more warnings have been raised:

[HIF2SC] 14:24:10 - WARNING: Found at least one logic XOR operation. They have been translated as bitwise XOR operations.
- Raised by /home/portaluri/work/HIF_Suite/core/src/hif2sc/src/PreRefine_misc.cc:569 [69 times]

[HIF2SC] 14:24:10 - INFO:  -- Command "hif2sc --directory cpp --extensions cpp_hpp hif/design.ddt.a2t.fmi.hif.xml " Done --
