design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/project_4,top,RUN_2025.05.30_22.58.27,flow failed,0h17m42s0ms,0h12m39s0ms,97967.93521018575,0.193707694425,34288.77732356501,-1,51.4826,857.23,5324,0,0,0,0,0,0,0,8,6,0,0,379315,68217,-2.08,-3.45,0.0,0.0,-10.18,-52.61,-94.89,0.0,0.0,-298.34,148748349.0,0.0,46.17,47.9,36.46,33.94,19.67,3469,4797,54,1382,0,0,0,4471,1,0,14,36,319,79,15,2305,1074,1056,24,6551,2512,4231,6462,6642,26398,178615.056,0.0081,0.00453,5.45e-05,0.0103,0.00582,4.41e-08,0.0118,0.00692,8.02e-08,5.02,20.18,49.554013875123886,10,1,35,25,25,0.3,1,10,0.75,1,sky130_fd_sc_hd,AREA 0
