Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  /opt/intelFPGA/22.1std/quartus/linux64/
Quartus sim root      :  /opt/intelFPGA/22.1std/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  wrap.vo
Sim SDF file          :  wrap__verilog.sdo
Sim dir               :  simulation/questa

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script /opt/intelFPGA/22.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File wrap_run_msim_gate_verilog.do already exists - backing up current file as wrap_run_msim_gate_verilog.do.bak8
Probing transcript
Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64
Questa Intel FPGA Info: # //  Version 2021.2 linux_x86_64 Apr 14 2021
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # //  Copyright 1991-2021 Mentor Graphics Corporation
Questa Intel FPGA Info: # //  All Rights Reserved.
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # //  QuestaSim and its associated documentation contain trade
Questa Intel FPGA Info: # //  secrets and commercial or financial information that are the property of
Questa Intel FPGA Info: # //  Mentor Graphics Corporation and are privileged, confidential,
Questa Intel FPGA Info: # //  and exempt from disclosure under the Freedom of Information Act,
Questa Intel FPGA Info: # //  5 U.S.C. Section 552. Furthermore, this information
Questa Intel FPGA Info: # //  is prohibited from disclosure under the Trade Secrets Act,
Questa Intel FPGA Info: # //  18 U.S.C. Section 1905.
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # do wrap_run_msim_gate_verilog.do
Questa Intel FPGA Info: # if {[file exists gate_work]} {
Questa Intel FPGA Info: # 	vdel -lib gate_work -all
Questa Intel FPGA Info: # }
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is haka@vmd20.
Questa Intel FPGA Info: # vlib gate_work
Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at "gate_work".
Questa Intel FPGA Info: # Errors: 0, Warnings: 1
Questa Intel FPGA Info: # vmap work gate_work
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
Questa Intel FPGA Info: # vmap work gate_work 
Questa Intel FPGA Info: # Copying /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
Questa Intel FPGA Info: # Modifying modelsim.ini
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+. {wrap.vo}
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
Questa Intel FPGA Info: # Start time: 01:50:35 on Jan 07,2024
Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." wrap.vo 
Questa Intel FPGA Info: # -- Compiling module wrap
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # Top level modules:
Questa Intel FPGA Info: # 	wrap
Questa Intel FPGA Info: # End time: 01:50:35 on Jan 07,2024, Elapsed time: 0:00:00
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+/home/haka/Desktop/KyberV11/dut_quartus {/home/haka/Desktop/KyberV11/dut_quartus/Wrap_tb.v}
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
Questa Intel FPGA Info: # Start time: 01:50:35 on Jan 07,2024
Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/haka/Desktop/KyberV11/dut_quartus" /home/haka/Desktop/KyberV11/dut_quartus/Wrap_tb.v 
Questa Intel FPGA Info: # -- Compiling module Wrap_tb
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # Top level modules:
Questa Intel FPGA Info: # 	Wrap_tb
Questa Intel FPGA Info: # End time: 01:50:35 on Jan 07,2024, Elapsed time: 0:00:00
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  Wrap_tb
Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" Wrap_tb 
Questa Intel FPGA Info: # Start time: 01:50:35 on Jan 07,2024
Questa Intel FPGA Info: # ** Note: (vsim-3812) Design is being optimized...
Questa Intel FPGA Warning: # ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
Questa Intel FPGA Warning: # ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
Questa Intel FPGA Warning: # ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
Questa Intel FPGA Warning: # ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
Questa Intel FPGA Warning: # ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
Questa Intel FPGA Warning: # ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
Questa Intel FPGA Warning: # ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
Questa Intel FPGA Warning: # ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
Questa Intel FPGA Warning: # ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
Questa Intel FPGA Warning: # ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
Questa Intel FPGA Info: # ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=10.
Questa Intel FPGA Info: # Loading work.Wrap_tb(fast)
Questa Intel FPGA Info: # Loading work.wrap(fast)
Questa Intel FPGA Info: # Break key hit
Questa Intel FPGA Info: # Load interrupted
Questa Intel FPGA Info: # Error loading design
Questa Intel FPGA Info: # Error: Error loading design
Questa Intel FPGA Info: #        Pausing macro execution
Questa Intel FPGA Info: # MACRO ./wrap_run_msim_gate_verilog.do PAUSED at line 12
Questa Intel FPGA Info: # End time: 01:50:44 on Jan 07,2024, Elapsed time: 0:00:09
Questa Intel FPGA Info: # Errors: 0, Warnings: 10
Info: NativeLink simulation flow was successful
