// $Id: $
// File name:   adder_1bit.sv
// Created:     1/18/2019
// Author:      ZhiFei Chen
// Lab Section: 337-04
// Version:     1.0  Initial Design Entry
// Description: adder_1bit


module adder_1bit(
	input wire a,
	input wire b,
	input wire carry_in,
	output wire sum,
	output wire carry_out);
	
	//assign carry_in = a & b;
	assign sum = carry_in ^(a ^ b);
	assign carry_out = ((!carry_in) & b & a) | (carry_in & (b | a));
   always @(a)
     begin
	assert((a == 1'b1) || (a == 1'b0))
	else $error("Input 'a' of component is not a difital logic value");
     end
   always @(a[0],b[0],carry_in[0])
     begin
	#(2) assert( ( (a[0] + b[0] + carry_in[0]) % 2) == sum[0])
	else $error("Output 's' of first 1 biti adder is not correct");
     end
endmodule 	
