{
  "topModuleName": "RegModule",
  "exportedPorts": [
    {
      "type": "cond_pred",
      "signals": [
      {
        "name": "_cond_pred_RegModule__M__RegModule__S___T",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Reg.scala 13:24]"
      }
      ]
    },
    {
      "type": "register",
      "signals": [
      {
        "name": "_reg_signals_RegModule__M__RegModule__S__regA",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Reg.scala 15:23]"
      },
      {
        "name": "_reg_signals_RegModule__M__RegModule__S__regA",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Reg.scala 15:23]"
      },
      {
        "name": "_reg_signals_RegModule__M__RegModule__S__regA",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Reg.scala 15:23]"
      },
      {
        "name": "_reg_signals_RegModule__M__RegModule__S__regA",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Reg.scala 15:23]"
      },
      {
        "name": "_reg_signals_RegModule__M__RegModule__S__regA",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Reg.scala 15:23]"
      },
      {
        "name": "_reg_signals_RegModule__M__RegModule__S__regA",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Reg.scala 15:23]"
      },
      {
        "name": "_reg_signals_RegModule__M__RegModule__S__regB",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Reg.scala 22:23]"
      },
      {
        "name": "_reg_signals_RegModule__M__RegModule__S__regB",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Reg.scala 22:23]"
      },
      {
        "name": "_reg_signals_RegModule__M__RegModule__S__regB",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Reg.scala 22:23]"
      },
      {
        "name": "_reg_signals_RegModule__M__RegModule__S__regB",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Reg.scala 22:23]"
      },
      {
        "name": "_reg_signals_RegModule__M__RegModule__S__regB",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Reg.scala 22:23]"
      },
      {
        "name": "_reg_signals_RegModule__M__RegModule__S__regB",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Reg.scala 22:23]"
      }
      ]
    }
  ]
}