INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/data1/scratch/syan/HLS_2019_2/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_jet_hw.cpp
   Compiling JET.cpp_pre.cpp.tb.cpp
   Compiling jet_ref.cpp_pre.cpp.tb.cpp
   Compiling jet_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data1/scratch/syan/HLS_2019_2/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_jet_hw_top glbl -prj jet_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s jet_hw -debug wave 
Multi-threading is on. Using 94 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_jet_hw_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/ProjX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProjX'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/ProjY.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProjY'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/sqrt_fixed_33_33_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sqrt_fixed_33_33_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_mul_mul_16ns_16ns_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_16ns_16ns_32_1_1_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_16ns_16ns_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/ProjX_cos_table1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProjX_cos_table1_rom'
INFO: [VRFC 10-3107] analyzing entity 'ProjX_cos_table1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/ProjY_sin_table2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProjY_sin_table2_rom'
INFO: [VRFC 10-3107] analyzing entity 'ProjY_sin_table2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_udiv_17s_17ns_17_21_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_udiv_17s_17ns_17_21_1_div_u'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_udiv_17s_17ns_17_21_1_div'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_udiv_17s_17ns_17_21_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_mul_mul_17s_17s_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_17s_17s_32_1_1_DSP48_1'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_17s_17s_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_mac_muladd_17s_17s_32s_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mac_muladd_17s_17s_32s_32_1_1_DSP48_2'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mac_muladd_17s_17s_32s_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_atan_table4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_atan_table4_rom'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_atan_table4'
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.jet_hw_atan_table4_rom [jet_hw_atan_table4_rom_default]
Compiling architecture arch of entity xil_defaultlib.jet_hw_atan_table4 [jet_hw_atan_table4_default]
Compiling architecture behav of entity xil_defaultlib.sqrt_fixed_33_33_s [sqrt_fixed_33_33_s_default]
Compiling architecture rtl of entity xil_defaultlib.ProjX_cos_table1_rom [projx_cos_table1_rom_default]
Compiling architecture arch of entity xil_defaultlib.ProjX_cos_table1 [projx_cos_table1_default]
Compiling architecture behav of entity xil_defaultlib.jet_hw_mul_mul_16ns_16ns_32_1_1_DSP48_0 [jet_hw_mul_mul_16ns_16ns_32_1_1_...]
Compiling architecture arch of entity xil_defaultlib.jet_hw_mul_mul_16ns_16ns_32_1_1 [\jet_hw_mul_mul_16ns_16ns_32_1_1...]
Compiling architecture behav of entity xil_defaultlib.ProjX [projx_default]
Compiling architecture rtl of entity xil_defaultlib.ProjY_sin_table2_rom [projy_sin_table2_rom_default]
Compiling architecture arch of entity xil_defaultlib.ProjY_sin_table2 [projy_sin_table2_default]
Compiling architecture behav of entity xil_defaultlib.ProjY [projy_default]
Compiling architecture rtl of entity xil_defaultlib.jet_hw_udiv_17s_17ns_17_21_1_div_u [\jet_hw_udiv_17s_17ns_17_21_1_di...]
Compiling architecture rtl of entity xil_defaultlib.jet_hw_udiv_17s_17ns_17_21_1_div [\jet_hw_udiv_17s_17ns_17_21_1_di...]
Compiling architecture arch of entity xil_defaultlib.jet_hw_udiv_17s_17ns_17_21_1 [\jet_hw_udiv_17s_17ns_17_21_1(id...]
Compiling architecture behav of entity xil_defaultlib.jet_hw_mul_mul_17s_17s_32_1_1_DSP48_1 [jet_hw_mul_mul_17s_17s_32_1_1_ds...]
Compiling architecture arch of entity xil_defaultlib.jet_hw_mul_mul_17s_17s_32_1_1 [\jet_hw_mul_mul_17s_17s_32_1_1(i...]
Compiling architecture behav of entity xil_defaultlib.jet_hw_mac_muladd_17s_17s_32s_32_1_1_DSP48_2 [jet_hw_mac_muladd_17s_17s_32s_32...]
Compiling architecture arch of entity xil_defaultlib.jet_hw_mac_muladd_17s_17s_32s_32_1_1 [\jet_hw_mac_muladd_17s_17s_32s_3...]
Compiling architecture behav of entity xil_defaultlib.jet_hw [jet_hw_default]
Compiling architecture behav of entity xil_defaultlib.apatb_jet_hw_top
Built simulation snapshot jet_hw

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/syan/work/hlsmht/proj0/solution1/sim/vhdl/xsim.dir/jet_hw/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/xsim.dir/jet_hw/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec  5 18:59:47 2021. For additional details about this file, please refer to the WebTalk help file at /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  5 18:59:47 2021...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/jet_hw/xsim_script.tcl
# xsim {jet_hw} -autoloadwcfg -tclbatch {jet_hw.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source jet_hw.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set met_phi_group [add_wave_group met_phi(wire) -into $coutputgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/met_phi_V_ap_vld -into $met_phi_group -color #ffff00 -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/met_phi_V -into $met_phi_group -radix hex
## set met_pt2_group [add_wave_group met_pt2(wire) -into $coutputgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/met_pt2_V_ap_vld -into $met_pt2_group -color #ffff00 -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/met_pt2_V -into $met_pt2_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set jet_phi_group [add_wave_group jet_phi(wire) -into $cinputgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_9_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_8_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_7_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_6_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_5_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_4_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_3_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_2_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_1_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_0_V -into $jet_phi_group -radix hex
## set jet_pt_group [add_wave_group jet_pt(wire) -into $cinputgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_9_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_8_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_7_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_6_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_5_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_4_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_3_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_2_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_1_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_0_V -into $jet_pt_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/ap_start -into $blocksiggroup
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/ap_done -into $blocksiggroup
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/ap_idle -into $blocksiggroup
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_jet_hw_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_jet_hw_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_jet_hw_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_8_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_9_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_8_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_9_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_met_pt2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_met_phi_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_met_phi_group [add_wave_group met_phi(wire) -into $tbcoutputgroup]
## add_wave /apatb_jet_hw_top/met_phi_V_ap_vld -into $tb_met_phi_group -color #ffff00 -radix hex
## add_wave /apatb_jet_hw_top/met_phi_V -into $tb_met_phi_group -radix hex
## set tb_met_pt2_group [add_wave_group met_pt2(wire) -into $tbcoutputgroup]
## add_wave /apatb_jet_hw_top/met_pt2_V_ap_vld -into $tb_met_pt2_group -color #ffff00 -radix hex
## add_wave /apatb_jet_hw_top/met_pt2_V -into $tb_met_pt2_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_jet_phi_group [add_wave_group jet_phi(wire) -into $tbcinputgroup]
## add_wave /apatb_jet_hw_top/jet_phi_9_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_8_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_7_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_6_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_5_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_4_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_3_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_2_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_1_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_0_V -into $tb_jet_phi_group -radix hex
## set tb_jet_pt_group [add_wave_group jet_pt(wire) -into $tbcinputgroup]
## add_wave /apatb_jet_hw_top/jet_pt_9_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_8_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_7_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_6_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_5_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_4_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_3_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_2_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_1_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_0_V -into $tb_jet_pt_group -radix hex
## save_wave_config jet_hw.wcfg
## run all
Note: simulation done!
Time: 2764320 ps  Iteration: 1  Process: /apatb_jet_hw_top/generate_sim_done_proc  File: /home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 2764320 ps  Iteration: 1  Process: /apatb_jet_hw_top/generate_sim_done_proc  File: /home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw.autotb.vhd
$finish called at time : 2764320 ps
## quit
INFO: [Common 17-206] Exiting xsim at Sun Dec  5 18:59:58 2021...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
