

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Tue Apr 27 11:12:40 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         1078
LUT:           2669
FF:            3183
DSP:             16
BRAM:             0
SRL:             29
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    9.098
CP achieved post-implementation:    9.331
Timing met
