<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><link rel="stylesheet" type="text/css" href="style.css"/><a class="dashingAutolink" name="autolink-130"></a><a class="dashAnchor" name="//apple_ref/cpp/Instruction/ELDB%2FELDU%2FELDBC%2FELDUC"></a><title>ELDB/ELDU/ELDBC/ELDUC</title></head><body><header><nav><ul><li><a href="index.html">Index</a></li><li>April 2022</li></ul></nav></header><h1>ELDB/ELDU/ELDBC/ELDUC
		&mdash; Load an EPC Page and Mark its State</h1>




<table>
<tbody><tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EAX = 07H ENCLS[ELDB]</td>
<td>IR</td>
<td>V/V</td>
<td>SGX1</td>
<td>This leaf function loads, verifies an EPC page and marks the page as blocked.</td></tr>
<tr>
<td>EAX = 08H ENCLS[ELDU]</td>
<td>IR</td>
<td>V/V</td>
<td>SGX1</td>
<td>This leaf function loads, verifies an EPC page and marks the page as unblocked.</td></tr>
<tr>
<td>EAX = 12H ENCLS[ELDBC]</td>
<td>IR</td>
<td>V/V</td>
<td>EAX[6]</td>
<td>This leaf function behaves lie ELDB but with improved conflict handling for oversubscription.</td></tr>
<tr>
<td>EAX = 13H ENCLS[ELDUC]</td>
<td>IR</td>
<td>V/V</td>
<td>EAX[6]</td>
<td>This leaf function behaves like ELDU but with improved conflict handling for oversubscription.</td></tr></tbody></table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="./ELDB:ELDU:ELDBC:ELDUC.html#instruction-operand-encoding">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td>Op/En</td>
<td colspan="2">EAX</td>
<td>RBX</td>
<td>RCX</td>
<td>RDX</td></tr>
<tr>
<td>IR</td>
<td> (In)  r (In)  LDU Return error   Return error </td>
<td></td>
<td>Address of the PAGEINFO (In)</td>
<td>Address of the EPC page (In)</td>
<td>Address of the version-array slot (In)</td></tr></tbody></table>
<h3 id="description">Description<a class="anchor" href="./ELDB:ELDU:ELDBC:ELDUC.html#description">
			&para;
		</a></h3>
<p>This leaf function copies a page from regular main memory to the EPC. As part of the copying process, the page is cryptographically authenticated and decrypted. This instruction can only be executed when current privilege level is 0.</p>
<p>The ELDB leaf function sets the BLOCK bit in the EPCM entry for the destination page in the EPC after copying. The ELDU leaf function clears the BLOCK bit in the EPCM entry for the destination page in the EPC after copying.</p>
<p>RBX contains the effective address of a PAGEINFO structure; RCX contains the effective address of the destination EPC page; RDX holds the effective address of the version array slot that holds the version of the page.</p>
<p>The ELDBC/ELDUC leafs are very similar to ELDB and ELDU. They provide an error code on the concurrency conflict for any of the pages which need to acquire a lock. These include the destination, SECS, and VA slot.</p>
<p>The table below provides additional information on the memory parameter of ELDB/ELDU leaf functions.</p>
<h2 id="eldb-eldu-eldbc-elbuc-memory-parameter-semantics">ELDB/ELDU/ELDBC/ELBUC Memory Parameter Semantics<a class="anchor" href="./ELDB:ELDU:ELDBC:ELDUC.html#eldb-eldu-eldbc-elbuc-memory-parameter-semantics">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td>PAGEINFO</td>
<td>PAGEINFO.SRCPGE</td>
<td>PAGEINFO.PCMD</td>
<td>PAGEINFO.SECS</td>
<td>EPCPAGE</td>
<td>Version-Array Slot</td></tr>
<tr>
<td>Non-enclave read access</td>
<td>Non-enclave read access</td>
<td>Non-enclave read access</td>
<td>Enclave read/write access</td>
<td>Read/Write access permitted by Enclave</td>
<td>Read/Write access permitted by Enclave</td></tr></tbody></table>
<p>The error codes are:</p>
<figure id="tbl-37-28">
<table>
<tbody><tr>
<th>Error Code (see <span class="not-imported">Table 37-4</span>)</th>
<th>Description</th></tr>
<tr>
<td>No Error</td>
<td>ELDB/ELDU successful.</td></tr>
<tr>
<td>SGX_MAC_COMPARE_FAIL</td>
<td>If the MAC check fails.</td></tr></tbody></table>
<figcaption><span class="not-imported">Table 37-28</span>. ELDB/ELDU/ELDBC/ELBUC Return Value in RAX</figcaption></figure>
<h3 id="concurrency-restrictions">Concurrency Restrictions<a class="anchor" href="./ELDB:ELDU:ELDBC:ELDUC.html#concurrency-restrictions">
			&para;
		</a></h3>
<figure id="tbl-37-29">
<table>
<tbody><tr>
<th rowspan="2">Leaf</th>
<th rowspan="2">Parameter</th>
<th colspan="3">Base Concurrency Restrictions</th></tr>
<tr>
<th>Access</th>
<th>On Conflict</th>
<th>SGX_CONFLICT VM Exit Qualification</th></tr>
<tr>
<td rowspan="3">ELDB/ELDU</td>
<td>Target [DS:RCX]</td>
<td>Exclusive</td>
<td>#GP</td>
<td>EPC_PAGE_CONFLICT_EXCEPTION</td></tr>
<tr>
<td>VA [DS:RDX]</td>
<td>Shared</td>
<td>#GP</td>
<td></td></tr>
<tr>
<td>SECS [DS:RBX]PAGEINFO.SECS</td>
<td>Shared</td>
<td>#GP</td>
<td></td></tr>
<tr>
<td rowspan="3">ELDBC/ELBUC</td>
<td>Target [DS:RCX]</td>
<td>Exclusive</td>
<td>SGX_EPC_PAGE_ CONFLICT</td>
<td>EPC_PAGE_CONFLICT_ERROR</td></tr>
<tr>
<td>VA [DS:RDX]</td>
<td>Shared</td>
<td>SGX_EPC_PAGE_ CONFLICT</td>
<td></td></tr>
<tr>
<td>SECS [DS:RBX]PAGEINFO.SECS</td>
<td>Shared</td>
<td>SGX_EPC_PAGE_ CONFLICT</td>
<td></td></tr></tbody></table>
<figcaption><span class="not-imported">Table 37-29</span>. Base Concurrency Restrictions of ELDB/ELDU/ELDBC/ELBUC</figcaption></figure>
<figure id="tbl-37-30">
<table>
<tbody><tr>
<th rowspan="3">Leaf</th>
<th rowspan="3">Parameter</th>
<th colspan="6">Additional Concurrency Restrictions</th></tr>
<tr>
<th colspan="2">vs. EACCEPT, EACCEPTCOPY, EMODPE, EMODPR, EMODT</th>
<th colspan="2">vs. EADD, EEXTEND, EINIT</th>
<th colspan="2">vs. ETRACK, ETRACKC</th></tr>
<tr>
<th>Access</th>
<th>On Conflict</th>
<th>Access</th>
<th>On Conflict</th>
<th>Access</th>
<th>On Conflict</th></tr>
<tr>
<td rowspan="3">ELDB/ELDU</td>
<td>Target [DS:RCX]</td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td></tr>
<tr>
<td>VA [DS:RDX]</td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td></tr>
<tr>
<td>SECS [DS:RBX]PAGEINFO.SECS</td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td></tr>
<tr>
<td rowspan="3">ELDBC/ELBUC</td>
<td>Target [DS:RCX]</td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td></tr>
<tr>
<td>VA [DS:RDX]</td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td></tr>
<tr>
<td>SECS [DS:RBX]PAGEINFO.SECS</td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td></tr></tbody></table>
<figcaption><span class="not-imported">Table 37-30</span>. Additional Concurrency Restrictions of ELDB/ELDU/ELDBC/ELBUC</figcaption></figure>
<h3 id="operation">Operation<a class="anchor" href="./ELDB:ELDU:ELDBC:ELDUC.html#operation">
			&para;
		</a></h3>
<h2 id="temp-variables-in-eldb-eldu-eldbc-elbuc-operational-flow">Temp Variables in ELDB/ELDU/ELDBC/ELBUC Operational Flow<a class="anchor" href="./ELDB:ELDU:ELDBC:ELDUC.html#temp-variables-in-eldb-eldu-eldbc-elbuc-operational-flow">
			&para;
		</a></h2>
<table>
<tbody><tr>
<th>Name</th>
<th>Type</th>
<th>Size (Bits)</th>
<th>Description</th></tr>
<tr>
<td>TMP_SRCPGE</td>
<td>Memory page</td>
<td>4KBytes</td>
<td></td></tr>
<tr>
<td>TMP_SECS</td>
<td>Memory page</td>
<td>4KBytes</td>
<td></td></tr>
<tr>
<td>TMP_PCMD</td>
<td>PCMD</td>
<td>128 Bytes</td>
<td></td></tr>
<tr>
<td>TMP_HEADER</td>
<td>MACHEADER</td>
<td>128 Bytes</td>
<td></td></tr>
<tr>
<td>TMP_VER</td>
<td>UINT64</td>
<td>64</td>
<td></td></tr>
<tr>
<td>TMP_MAC</td>
<td>UINT128</td>
<td>128</td>
<td></td></tr>
<tr>
<td>TMP_PK</td>
<td>UINT128</td>
<td>128</td>
<td>Page encryption/MAC key.</td></tr>
<tr>
<td>SCRATCH_PCMD</td>
<td>PCMD</td>
<td>128 Bytes</td>
<td></td></tr></tbody></table>
<p>(* Check PAGEINFO and EPCPAGE alignment *)</p>
<p>IF ( (DS:RBX is not 32Byte Aligned) or (DS:RCX is not 4KByte Aligned) )</p>
<p>THEN #GP(0); FI;</p>
<p>IF (DS:RCX does not resolve within an EPC)</p>
<p>THEN #PF(DS:RCX); FI;</p>
<p>(* Check VASLOT alignment *)</p>
<p>IF (DS:RDX is not 8Byte aligned)</p>
<p>THEN #GP(0); FI;</p>
<p>IF (DS:RDX does not resolve within an EPC)</p>
<p>THEN #PF(DS:RDX); FI;</p>
<p>TMP_SRCPGE := DS:RBX.SRCPGE;</p>
<p>TMP_SECS := DS:RBX.SECS;</p>
<p>TMP_PCMD := DS:RBX.PCMD;</p>
<p>(* Check alignment of PAGEINFO (RBX) linked parameters. Note: PCMD pointer is overlaid on top of PAGEINFO.SECINFO field *)</p>
<p>IF ( (DS:TMP_PCMD is not 128Byte aligned) or (DS:TMP_SRCPGE is not 4KByte aligned) )</p>
<p>THEN #GP(0); FI;</p>
<p>(* Check concurrency of EPC by other Intel SGX instructions *)</p>
<p>IF (other instructions accessing EPC)</p>
<p>THEN</p>
<p>IF ((EAX==07h) OR (EAX==08h)) (* ELDB/ELDU *)</p>
<p>THEN</p>
<p>IF (&lt;&lt;VMX non-root operation&gt;&gt; AND</p>
<p>&lt;&lt;ENABLE_EPC_VIRTUALIZATION_EXTENSIONS&gt;&gt;)</p>
<p>THEN</p>
<p>VMCS.Exit_reason := SGX_CONFLICT;</p>
<p>VMCS.Exit_qualification.code := EPC_PAGE_CONFLICT_EXCEPTION;</p>
<p>VMCS.Exit_qualification.error := 0;</p>
<p>VMCS.Guest-physical_address :=</p>
<p>&lt;&lt; translation of DS:RCX produced by paging &gt;&gt;;</p>
<p>VMCS.Guest-linear_address := DS:RCX;</p>
<p>Deliver VMEXIT;</p>
<p>ELSE</p>
<p>#GP(0);</p>
<p>FI;</p>
<p>ELSE (* ELDBC/ELDUC *)</p>
<p>IF (&lt;&lt;VMX non-root operation&gt;&gt; AND</p>
<p>&lt;&lt;ENABLE_EPC_VIRTUALIZATION_EXTENSIONS&gt;&gt;)</p>
<p>THEN</p>
<p>VMCS.Exit_reason := SGX_CONFLICT;</p>
<p>VMCS.Exit_qualification.code := EPC_PAGE_CONFLICT_ERROR;</p>
<p>VMCS.Exit_qualification.error := SGX_EPC_PAGE_CONFLICT;</p>
<p>VMCS.Guest-physical_address :=</p>
<p>&lt;&lt; translation of DS:RCX produced by paging &gt;&gt;;</p>
<p>VMCS.Guest-linear_address := DS:RCX;</p>
<p>Deliver VMEXIT;</p>
<p>ELSE</p>
<p>RFLAGS.ZF := 1;</p>
<p>RFLAGS.CF := 0;</p>
<p>RAX := SGX_EPC_PAGE_CONFLICT;</p>
<p>GOTO ERROR_EXIT;</p>
<p>FI;</p>
<p>FI;</p>
<p>FI;</p>
<p>(* Check concurrency of EPC and VASLOT by other Intel SGX instructions *)</p>
<p>IF (Other instructions modifying VA slot)</p>
<p>THEN</p>
<p>IF ((EAX==07h) OR (EAX==08h)) (* ELDB/ELDU *)</p>
<p>#GP(0);</p>
<p>FI;</p>
<p>ELSE (* ELDBC/ELDUC *)</p>
<p>RFLAGS.ZF := 1;</p>
<p>RFLAGS.CF := 0;</p>
<p>RAX := SGX_EPC_PAGE_CONFLICT;</p>
<p>GOTO ERROR_EXIT;</p>
<p>FI;</p>
<p>(* Verify EPCM attributes of EPC page, VA, and SECS *)</p>
<p>IF (EPCM(DS:RCX).VALID = 1)</p>
<p>THEN #PF(DS:RCX); FI;</p>
<p>IF ( (EPCM(DS:RDX &amp; ~0FFFH).VALID = 0) or (EPCM(DS:RDX &amp; ~0FFFH).PT ≠ PT_VA) )</p>
<p>THEN #PF(DS:RDX); FI;</p>
<p>(* Copy PCMD into scratch buffer *)</p>
<p>SCRATCH_PCMD[1023: 0] := DS:TMP_PCMD[1023:0];</p>
<p>(* Zero out TMP_HEADER*)</p>
<p>TMP_HEADER[sizeof(TMP_HEADER)-1: 0] := 0;</p>
<p>TMP_HEADER.SECINFO := SCRATCH_PCMD.SECINFO;</p>
<p>TMP_HEADER.RSVD := SCRATCH_PCMD.RSVD;</p>
<p>TMP_HEADER.LINADDR := DS:RBX.LINADDR;</p>
<p>(* Verify various attributes of SECS parameter *)</p>
<p>IF ( (TMP_HEADER.SECINFO.FLAGS.PT = PT_REG) or (TMP_HEADER.SECINFO.FLAGS.PT = PT_TCS) or</p>
<p>(TMP_HEADER.SECINFO.FLAGS.PT = PT_TRIM) or</p>
<p>(TMP_HEADER.SECINFO.FLAGS.PT = PT_SS_FIRST and CPUID.(EAX=12H, ECX=1):EAX[6] = 1) or</p>
<p>(TMP_HEADER.SECINFO.FLAGS.PT = PT_SS_REST and CPUID.(EAX=12H, ECX=1):EAX[6] = 1))</p>
<p>THEN</p>
<p>IF ( DS:TMP_SECS is not 4KByte aligned)</p>
<p>THEN #GP(0) FI;</p>
<p>IF (DS:TMP_SECS does not resolve within an EPC)</p>
<p>THEN #PF(DS:TMP_SECS) FI;</p>
<p>IF ( Other instructions modifying SECS)</p>
<p>THEN</p>
<p>IF ((EAX==07h) OR (EAX==08h)) (* ELDB/ELDU *)</p>
<p>#GP(0);</p>
<p>FI;</p>
<p>ELSE (* ELDBC/ELDUC *)</p>
<p>RFLAGS.ZF := 1;</p>
<p>RFLAGS.CF := 0;</p>
<p>RAX := SGX_EPC_PAGE_CONFLICT;</p>
<p>GOTO ERROR_EXIT;</p>
<p>FI;</p>
<p>FI;</p>
<p>IF ( (TMP_HEADER.SECINFO.FLAGS.PT = PT_REG) or (TMP_HEADER.SECINFO.FLAGS.PT = PT_TCS) or</p>
<p>(TMP_HEADER.SECINFO.FLAGS.PT = PT_TRIM) or</p>
<p>(TMP_HEADER.SECINFO.FLAGS.PT = PT_SS_FIRST and CPUID.(EAX=12H, ECX=1):EAX[6] = 1) or</p>
<p>(TMP_HEADER.SECINFO.FLAGS.PT = PT_SS_REST and CPUID.(EAX=12H, ECX=1):EAX[6] = 1))</p>
<p>THEN</p>
<p>TMP_HEADER.EID := DS:TMP_SECS.EID;</p>
<p>ELSE</p>
<p>(* These pages do not have any parent, and hence no EID binding *)</p>
<p>TMP_HEADER.EID := 0;</p>
<p>FI;</p>
<p>(* Copy 4KBytes SRCPGE to secure location *)</p>
<p>DS:RCX[32767: 0] := DS:TMP_SRCPGE[32767: 0];</p>
<p>TMP_VER := DS:RDX[63:0];</p>
<p>(* Decrypt and MAC page. AES_GCM_DEC has 2 outputs, {plain text, MAC} *)</p>
<p>(* Parameters for AES_GCM_DEC {Key, Counter, ..} *)</p>
<p>{DS:RCX, TMP_MAC} := AES_GCM_DEC(CR_BASE_PK, TMP_VER &lt;&lt; 32, TMP_HEADER, 128, DS:RCX, 4096);</p>
<p>IF ( (TMP_MAC ≠ DS:TMP_PCMD.MAC) )</p>
<p>THEN</p>
<p>RFLAGS.ZF := 1;</p>
<p>RAX := SGX_MAC_COMPARE_FAIL;</p>
<p>GOTO ERROR_EXIT;</p>
<p>FI;</p>
<p>(* Check version before committing *)</p>
<p>IF (DS:RDX ≠ 0)</p>
<p>THEN #GP(0);</p>
<p>ELSE</p>
<p>DS:RDX := TMP_VER;</p>
<p>FI;</p>
<p>(* Commit EPCM changes *)</p>
<p>EPCM(DS:RCX).PT := TMP_HEADER.SECINFO.FLAGS.PT;</p>
<p>EPCM(DS:RCX).RWX := TMP_HEADER.SECINFO.FLAGS.RWX;</p>
<p>EPCM(DS:RCX).PENDING := TMP_HEADER.SECINFO.FLAGS.PENDING;</p>
<p>EPCM(DS:RCX).MODIFIED := TMP_HEADER.SECINFO.FLAGS.MODIFIED;</p>
<p>EPCM(DS:RCX).PR := TMP_HEADER.SECINFO.FLAGS.PR;</p>
<p>EPCM(DS:RCX).ENCLAVEADDRESS := TMP_HEADER.LINADDR;</p>
<p>IF ( ((EAX = 07H) or (EAX = 12H)) and (TMP_HEADER.SECINFO.FLAGS.PT is NOT PT_SECS or PT_VA))</p>
<p>THEN</p>
<p>EPCM(DS:RCX).BLOCKED := 1;</p>
<p>ELSE</p>
<p>EPCM(DS:RCX).BLOCKED := 0;</p>
<p>FI;</p>
<p>IF (TMP_HEADER.SECINFO.FLAGS.PT is PT_SECS)</p>
<p>&lt;&lt; store translation of DS:RCX produced by paging in SECS(DS:RCX).ENCLAVECONTEXT &gt;&gt;</p>
<p>FI;</p>
<p>EPCM(DS:RCX). VALID := 1;</p>
<p>RAX := 0;</p>
<p>RFLAGS.ZF := 0;</p>
<p>ERROR_EXIT:</p>
<p>RFLAGS.CF,PF,AF,OF,SF := 0;</p>
<h3 id="flags-affected">Flags Affected<a class="anchor" href="./ELDB:ELDU:ELDBC:ELDUC.html#flags-affected">
			&para;
		</a></h3>
<p>Sets ZF if unsuccessful, otherwise cleared and RAX returns error code. Clears CF, PF, AF, OF, SF.</p>
<h3 class="exceptions" id="protected-mode-exceptions">Protected Mode Exceptions<a class="anchor" href="./ELDB:ELDU:ELDBC:ELDUC.html#protected-mode-exceptions">
			&para;
		</a></h3>
<table>
<tbody><tr>
<td rowspan="6">#GP(0)</td>
<td>If a memory operand effective address is outside the DS segment limit.</td></tr>
<tr>
<td>If a memory operand is not properly aligned.</td></tr>
<tr>
<td>If the instruction&rsquo;s EPC resource is in use by others.</td></tr>
<tr>
<td>If the instruction fails to verify MAC.</td></tr>
<tr>
<td>If the version-array slot is in use.</td></tr>
<tr>
<td>If the parameters fail consistency checks.</td></tr>
<tr>
<td rowspan="4">#PF(error</td>
<td>code) If a page fault occurs in accessing memory operands.</td></tr>
<tr>
<td>If a memory operand expected to be in EPC does not resolve to an EPC page.</td></tr>
<tr>
<td>If one of the EPC memory operands has incorrect page type.</td></tr>
<tr>
<td>If the destination EPC page is already valid.</td></tr></tbody></table>
<h3 class="exceptions" id="64-bit-mode-exceptions">64-Bit Mode Exceptions<a class="anchor" href="./ELDB:ELDU:ELDBC:ELDUC.html#64-bit-mode-exceptions">
			&para;
		</a></h3>
<table>
<tbody><tr>
<td rowspan="6">#GP(0)</td>
<td>If a memory operand is non-canonical form.</td></tr>
<tr>
<td>If a memory operand is not properly aligned.</td></tr>
<tr>
<td>If the instruction&rsquo;s EPC resource is in use by others.</td></tr>
<tr>
<td>If the instruction fails to verify MAC.</td></tr>
<tr>
<td>If the version-array slot is in use.</td></tr>
<tr>
<td>If the parameters fail consistency checks.</td></tr>
<tr>
<td rowspan="4">#PF(error</td>
<td>code) If a page fault occurs in accessing memory operands.</td></tr>
<tr>
<td>If a memory operand expected to be in EPC does not resolve to an EPC page.</td></tr>
<tr>
<td>If one of the EPC memory operands has incorrect page type.</td></tr>
<tr>
<td>If the destination EPC page is already valid.</td></tr></tbody></table><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-sdm-combined-volumes-1-2a-2b-2c-2d-3a-3b-3c-3d-and-4">Intel&reg; 64 and IA-32 Architectures Software Developer&rsquo;s Manual</a> for anything serious.
	</p></footer>
</body></html>