Plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Key: 54 68 61 74 73 20 6d 79 20 4b 75 6e 67 20 46 75 
Expected Output: 72 e5 db 87 94 7e 05 97 4b 22 17 fd c6 b1 8a 29 
Encrypted Output: 72 e5 db 87 94 7e 05 97 4b 22 17 fd c6 b1 8a 29 
AES encryption test passed successfully!
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_encrypt_dut_top glbl -prj encrypt_dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s encrypt_dut 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/encrypt_dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_encrypt_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/AESL_automem_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/AESL_automem_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/expandKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/createRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/galois_multiplicatio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module galois_multiplicatio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/mixColumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/aes_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/aes_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/encrypt_dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encrypt_dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/encrypt_dut_mux_4bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encrypt_dut_mux_4bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/encrypt_dut_mux_4cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encrypt_dut_mux_4cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/core_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sbox_rom
INFO: [VRFC 10-311] analyzing module core_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/core_Rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_Rcon_rom
INFO: [VRFC 10-311] analyzing module core_Rcon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/aes_main_roundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main_roundKey_ram
INFO: [VRFC 10-311] analyzing module aes_main_roundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/aes_encrypt_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_block_ram
INFO: [VRFC 10-311] analyzing module aes_encrypt_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/aes_encrypt_expandEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_expandEe_ram
INFO: [VRFC 10-311] analyzing module aes_encrypt_expandEe
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.aes_encrypt_block_ram
Compiling module xil_defaultlib.aes_encrypt_block(DataWidth=8,Ad...
Compiling module xil_defaultlib.aes_encrypt_expandEe_ram
Compiling module xil_defaultlib.aes_encrypt_expandEe(DataWidth=8...
Compiling module xil_defaultlib.core_sbox_rom
Compiling module xil_defaultlib.core_sbox(DataWidth=8,AddressRan...
Compiling module xil_defaultlib.aes_main_roundKey_ram
Compiling module xil_defaultlib.aes_main_roundKey(DataWidth=8,Ad...
Compiling module xil_defaultlib.galois_multiplicatio
Compiling module xil_defaultlib.encrypt_dut_mux_4cud(ID=1,din0_W...
Compiling module xil_defaultlib.mixColumn
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.aes_round
Compiling module xil_defaultlib.createRoundKey
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.core_Rcon_rom
Compiling module xil_defaultlib.core_Rcon(DataWidth=8,AddressRan...
Compiling module xil_defaultlib.encrypt_dut_mux_4bkb(ID=1,din0_W...
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.expandKey
Compiling module xil_defaultlib.aes_encrypt
Compiling module xil_defaultlib.encrypt_dut
Compiling module xil_defaultlib.AESL_automem_input_r
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.AESL_automem_key
Compiling module xil_defaultlib.apatb_encrypt_dut_top
Compiling module work.glbl
Built simulation snapshot encrypt_dut

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/xsim.dir/encrypt_dut/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 19 21:04:46 2024...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/encrypt_dut/xsim_script.tcl
# xsim {encrypt_dut} -autoloadwcfg -tclbatch {encrypt_dut.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source encrypt_dut.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "39885000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 39925 ns : File "/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1/sim/verilog/encrypt_dut.autotb.v" Line 316
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov 19 21:04:52 2024...
Plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Key: 54 68 61 74 73 20 6d 79 20 4b 75 6e 67 20 46 75 
Expected Output: 72 e5 db 87 94 7e 05 97 4b 22 17 fd c6 b1 8a 29 
Encrypted Output: 72 e5 db 87 94 7e 05 97 4b 22 17 fd c6 b1 8a 29 
AES encryption test passed successfully!
