
---------- Begin Simulation Statistics ----------
final_tick                               159998324000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 349263                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682964                       # Number of bytes of host memory used
host_op_rate                                   349949                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   286.32                       # Real time elapsed on the host
host_tick_rate                              558814851                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159998                       # Number of seconds simulated
sim_ticks                                159998324000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615722                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095600                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103684                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728228                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1000                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              708                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478346                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65362                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.599983                       # CPI: cycles per instruction
system.cpu.discardedOps                        190778                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610625                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403256                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001570                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27694289                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.625007                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        159998324                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132304035                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       197706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        399897                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           79                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       431788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11481                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       864994                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11496                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 159998324000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              73313                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       149483                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48197                       # Transaction distribution
system.membus.trans_dist::ReadExReq            128904                       # Transaction distribution
system.membus.trans_dist::ReadExResp           128903                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73313                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       602113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 602113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     45017472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45017472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202217                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202217                       # Request fanout histogram
system.membus.respLayer1.occupancy         1906703250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1595761000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 159998324000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            222468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       521642                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           26                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          118486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210740                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210739                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           423                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       222045                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1297329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1298201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    103032704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103090176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          208368                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19133824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           641576                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018068                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.133373                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 629999     98.20%     98.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11562      1.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             641576                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2353734000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2163924995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2115000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 159998324000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               230968                       # number of demand (read+write) hits
system.l2.demand_hits::total                   230986                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data              230968                       # number of overall hits
system.l2.overall_hits::total                  230986                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201817                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202222                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            201817                       # number of overall misses
system.l2.overall_misses::total                202222                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  22971628000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23014592000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42964000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  22971628000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23014592000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              423                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           432785                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               433208                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             423                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          432785                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              433208                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.957447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.466322                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.466801                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.957447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.466322                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.466801                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106083.950617                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113824.048519                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113808.547042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106083.950617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113824.048519                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113808.547042                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              149483                       # number of writebacks
system.l2.writebacks::total                    149483                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202217                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202217                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34864000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18934970000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18969834000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34864000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18934970000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18969834000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.466310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.466790                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.466310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.466790                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86083.950617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93824.797336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93809.293976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86083.950617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93824.797336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93809.293976                       # average overall mshr miss latency
system.l2.replacements                         208368                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       372159                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           372159                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       372159                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       372159                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           26                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               26                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           26                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           26                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          808                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           808                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             81836                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 81836                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          128904                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              128904                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14892589000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14892589000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        210740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.611673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.611673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115532.403960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115532.403960                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       128904                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         128904                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12314529000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12314529000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.611673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.611673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95532.559114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95532.559114                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42964000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42964000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.957447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.957447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106083.950617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106083.950617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34864000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34864000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86083.950617                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86083.950617                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        149132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            149132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        72913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           72913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8079039000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8079039000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       222045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        222045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.328370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.328370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110803.820992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110803.820992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        72908                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        72908                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6620441000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6620441000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.328348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.328348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90805.412300                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90805.412300                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 159998324000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4042.067938                       # Cycle average of tags in use
system.l2.tags.total_refs                      864101                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    212464                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.067047                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      99.240345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.136703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3930.690890                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986833                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2027                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3672124                       # Number of tag accesses
system.l2.tags.data_accesses                  3672124                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159998324000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25831936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25883776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19133824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19133824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          201812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              202217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       149483                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             149483                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            324003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         161451291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             161775295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       324003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           324003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      119587653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            119587653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      119587653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           324003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        161451291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            281362947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    298966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    402545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039523782250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17341                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17341                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              778892                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             281951                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202217                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     149483                       # Number of write requests accepted
system.mem_ctrls.readBursts                    404434                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   298966                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1079                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             26348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18952                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8545070250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2016775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16107976500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21184.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39934.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   290121                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  203137                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                404434                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               298966                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  180431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  189896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       209018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.027911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.458788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.587077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11867      5.68%      5.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       158509     75.84%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15137      7.24%     88.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3992      1.91%     90.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1500      0.72%     91.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1340      0.64%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          965      0.46%     92.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          969      0.46%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14739      7.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       209018                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.258809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.886633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         17252     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           73      0.42%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17341                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.238625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.191621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.295333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7882     45.45%     45.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              428      2.47%     47.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7544     43.50%     91.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              332      1.91%     93.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              984      5.67%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               64      0.37%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               43      0.25%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               61      0.35%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17341                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25814720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19131840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25883776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19133824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       161.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       119.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    161.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    119.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  159998283000                       # Total gap between requests
system.mem_ctrls.avgGap                     454928.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25762880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19131840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 324003.393935551459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 161019686.681217998266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 119575252.550770476460                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       403624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       298966                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26100500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16081876000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3710778787000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32222.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39843.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12412042.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            720561660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            382961040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1405494720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          757636020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12629622720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33044575230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33612346080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82553197470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.962889                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  87029648500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5342480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  67626195500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            771926820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            410262270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1474459980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          802804680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12629622720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33369231270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33338951520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82797259260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        517.488291                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  86320888250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5342480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  68334955750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    159998324000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159998324000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050526                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050526                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050526                       # number of overall hits
system.cpu.icache.overall_hits::total         8050526                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          423                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            423                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          423                       # number of overall misses
system.cpu.icache.overall_misses::total           423                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45499000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45499000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45499000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45499000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050949                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050949                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050949                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050949                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107562.647754                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107562.647754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107562.647754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107562.647754                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           26                       # number of writebacks
system.cpu.icache.writebacks::total                26                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          423                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          423                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          423                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          423                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44653000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44653000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105562.647754                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105562.647754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105562.647754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105562.647754                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050526                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050526                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          423                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           423                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45499000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45499000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107562.647754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107562.647754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          423                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          423                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44653000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44653000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105562.647754                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105562.647754                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159998324000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           334.762402                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050949                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               423                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19032.976359                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   334.762402                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.326916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.326916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.387695                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102321                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102321                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159998324000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159998324000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159998324000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51598726                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51598726                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51599325                       # number of overall hits
system.cpu.dcache.overall_hits::total        51599325                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       460878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         460878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       468698                       # number of overall misses
system.cpu.dcache.overall_misses::total        468698                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32515556000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32515556000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32515556000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32515556000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52059604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52059604                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52068023                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52068023                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70551.330287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70551.330287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69374.215380                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69374.215380                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       372159                       # number of writebacks
system.cpu.dcache.writebacks::total            372159                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32048                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32048                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32048                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32048                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       428830                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       428830                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       432785                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       432785                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28732139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28732139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29144112000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29144112000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008237                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008237                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008312                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008312                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67001.233589                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67001.233589                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67340.855159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67340.855159                       # average overall mshr miss latency
system.cpu.dcache.replacements                 431760                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40888862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40888862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       220650                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        220650                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12035255000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12035255000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41109512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41109512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005367                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005367                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54544.550193                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54544.550193                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2560                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2560                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       218090                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218090                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11480044000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11480044000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52639.020588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52639.020588                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10709864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10709864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       240228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       240228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20480301000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20480301000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85253.596583                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85253.596583                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       210740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       210740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17252095000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17252095000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81864.358926                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81864.358926                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    411973000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    411973000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104165.107459                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104165.107459                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159998324000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.948207                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52032185                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            432784                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.226684                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.948207                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988231                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988231                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          578                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416977576                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416977576                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159998324000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159998324000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
