{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678119951486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678119951489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 21:55:51 2023 " "Processing started: Mon Mar 06 21:55:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678119951489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119951489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SB_1237_Task6 -c SB_1237_Task6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SB_1237_Task6 -c SB_1237_Task6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119951489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678119951755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678119951755 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_uart.v(44) " "Verilog HDL information at SB_1237_uart.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_uart.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_uart.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678119958780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_uart " "Found entity 1: SB_1237_uart" {  } { { "SB_1237_uart.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678119958780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119958780 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_top_color.v(24) " "Verilog HDL information at SB_1237_top_color.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_top_color.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_top_color.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678119958784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_top_color.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_top_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_top_color " "Found entity 1: SB_1237_top_color" {  } { { "SB_1237_top_color.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_top_color.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678119958784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119958784 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_servo.v(11) " "Verilog HDL information at SB_1237_servo.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_servo.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_servo.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678119958784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_servo.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_servo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_servo " "Found entity 1: SB_1237_servo" {  } { { "SB_1237_servo.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_servo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678119958784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119958784 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist SB_1237_path_planner.v(14) " "Verilog HDL Declaration warning at SB_1237_path_planner.v(14): \"dist\" is SystemVerilog-2005 keyword" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 14 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1678119958784 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_path_planner.v(102) " "Verilog HDL information at SB_1237_path_planner.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678119958784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_path_planner.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_path_planner.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_path_planner " "Found entity 1: SB_1237_path_planner" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678119958784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119958784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_freq_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_freq_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_freq_counter " "Found entity 1: SB_1237_freq_counter" {  } { { "SB_1237_freq_counter.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_freq_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678119958789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119958789 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 SB_1237_adc_control.v(42) " "Verilog HDL Expression warning at SB_1237_adc_control.v(42): truncated literal to match 3 bits" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1678119958789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_adc_control " "Found entity 1: SB_1237_adc_control" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678119958789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119958789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb1237_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file sb1237_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_pwm " "Found entity 1: SB_1237_pwm" {  } { { "SB1237_pwm.v" "" { Text "D:/submission/SB#1237_Task6/SB1237_pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678119958789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119958789 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_Task6.v(184) " "Verilog HDL information at SB_1237_Task6.v(184): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678119958789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_task6.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_task6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_Task6 " "Found entity 1: SB_1237_Task6" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678119958789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119958789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_frame SB_1237_adc_control.v(26) " "Verilog HDL Implicit Net warning at SB_1237_adc_control.v(26): created implicit net for \"data_frame\"" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119958789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_out_ch5 SB_1237_adc_control.v(27) " "Verilog HDL Implicit Net warning at SB_1237_adc_control.v(27): created implicit net for \"d_out_ch5\"" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119958789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_out_ch6 SB_1237_adc_control.v(28) " "Verilog HDL Implicit Net warning at SB_1237_adc_control.v(28): created implicit net for \"d_out_ch6\"" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119958789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_out_ch7 SB_1237_adc_control.v(29) " "Verilog HDL Implicit Net warning at SB_1237_adc_control.v(29): created implicit net for \"d_out_ch7\"" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119958795 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmd_servo3 SB_1237_Task6.v(113) " "Verilog HDL Implicit Net warning at SB_1237_Task6.v(113): created implicit net for \"cmd_servo3\"" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119958795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_top_color.v(8) " "Verilog HDL Instantiation warning at SB_1237_top_color.v(8): instance has no name" {  } { { "SB_1237_top_color.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_top_color.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678119958795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task6.v(31) " "Verilog HDL Instantiation warning at SB_1237_Task6.v(31): instance has no name" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678119958800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task6.v(35) " "Verilog HDL Instantiation warning at SB_1237_Task6.v(35): instance has no name" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678119958800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task6.v(54) " "Verilog HDL Instantiation warning at SB_1237_Task6.v(54): instance has no name" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678119958800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task6.v(64) " "Verilog HDL Instantiation warning at SB_1237_Task6.v(64): instance has no name" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678119958800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task6.v(85) " "Verilog HDL Instantiation warning at SB_1237_Task6.v(85): instance has no name" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678119958800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task6.v(103) " "Verilog HDL Instantiation warning at SB_1237_Task6.v(103): instance has no name" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678119958800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task6.v(109) " "Verilog HDL Instantiation warning at SB_1237_Task6.v(109): instance has no name" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 109 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678119958800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task6.v(114) " "Verilog HDL Instantiation warning at SB_1237_Task6.v(114): instance has no name" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 114 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678119958800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task6.v(134) " "Verilog HDL Instantiation warning at SB_1237_Task6.v(134): instance has no name" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678119958800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SB_1237_Task6 " "Elaborating entity \"SB_1237_Task6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678119958847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ct_pwm_turn SB_1237_Task6.v(38) " "Verilog HDL or VHDL warning at SB_1237_Task6.v(38): object \"ct_pwm_turn\" assigned a value but never read" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ct_pwm SB_1237_Task6.v(39) " "Verilog HDL or VHDL warning at SB_1237_Task6.v(39): object \"ct_pwm\" assigned a value but never read" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_r SB_1237_Task6.v(44) " "Verilog HDL or VHDL warning at SB_1237_Task6.v(44): object \"dc_r\" assigned a value but never read" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "turn_pwm SB_1237_Task6.v(45) " "Verilog HDL or VHDL warning at SB_1237_Task6.v(45): object \"turn_pwm\" assigned a value but never read" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "msg_index SB_1237_Task6.v(71) " "Verilog HDL or VHDL warning at SB_1237_Task6.v(71): object \"msg_index\" assigned a value but never read" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "node_t SB_1237_Task6.v(73) " "Verilog HDL or VHDL warning at SB_1237_Task6.v(73): object \"node_t\" assigned a value but never read" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "msg_jndex SB_1237_Task6.v(76) " "Verilog HDL or VHDL warning at SB_1237_Task6.v(76): object \"msg_jndex\" assigned a value but never read" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n SB_1237_Task6.v(78) " "Verilog HDL or VHDL warning at SB_1237_Task6.v(78): object \"n\" assigned a value but never read" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ledi SB_1237_Task6.v(168) " "Verilog HDL or VHDL warning at SB_1237_Task6.v(168): object \"ledi\" assigned a value but never read" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SB_1237_Task6.v(148) " "Verilog HDL assignment warning at SB_1237_Task6.v(148): truncated value with size 32 to match size of target (5)" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SB_1237_Task6.v(150) " "Verilog HDL assignment warning at SB_1237_Task6.v(150): truncated value with size 32 to match size of target (5)" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "rgb_w1 SB_1237_Task6.v(178) " "Verilog HDL warning at SB_1237_Task6.v(178): initial value for variable rgb_w1 should be constant" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 178 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SB_1237_Task6.v(262) " "Verilog HDL assignment warning at SB_1237_Task6.v(262): truncated value with size 32 to match size of target (5)" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task6.v(202) " "Verilog HDL Case Statement warning at SB_1237_Task6.v(202): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 202 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task6.v(279) " "Verilog HDL Case Statement warning at SB_1237_Task6.v(279): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 279 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SB_1237_Task6.v(347) " "Verilog HDL assignment warning at SB_1237_Task6.v(347): truncated value with size 32 to match size of target (5)" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task6.v(390) " "Verilog HDL Case Statement warning at SB_1237_Task6.v(390): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 390 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task6.v(485) " "Verilog HDL Case Statement warning at SB_1237_Task6.v(485): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 485 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task6.v(189) " "Verilog HDL Case Statement warning at SB_1237_Task6.v(189): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 189 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "next_node.data_a 0 SB_1237_Task6.v(126) " "Net \"next_node.data_a\" at SB_1237_Task6.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "next_node.waddr_a 0 SB_1237_Task6.v(126) " "Net \"next_node.waddr_a\" at SB_1237_Task6.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "next_node.we_a 0 SB_1237_Task6.v(126) " "Net \"next_node.we_a\" at SB_1237_Task6.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_pwm SB_1237_pwm:comb_4 " "Elaborating entity \"SB_1237_pwm\" for hierarchy \"SB_1237_pwm:comb_4\"" {  } { { "SB_1237_Task6.v" "comb_4" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_adc_control SB_1237_adc_control:comb_6 " "Elaborating entity \"SB_1237_adc_control\" for hierarchy \"SB_1237_adc_control:comb_6\"" {  } { { "SB_1237_Task6.v" "comb_6" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_frame SB_1237_adc_control.v(26) " "Verilog HDL or VHDL warning at SB_1237_adc_control.v(26): object \"data_frame\" assigned a value but never read" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6|SB_1237_adc_control:comb_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out_ch5 SB_1237_adc_control.v(27) " "Verilog HDL or VHDL warning at SB_1237_adc_control.v(27): object \"d_out_ch5\" assigned a value but never read" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6|SB_1237_adc_control:comb_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out_ch6 SB_1237_adc_control.v(28) " "Verilog HDL or VHDL warning at SB_1237_adc_control.v(28): object \"d_out_ch6\" assigned a value but never read" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6|SB_1237_adc_control:comb_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out_ch7 SB_1237_adc_control.v(29) " "Verilog HDL or VHDL warning at SB_1237_adc_control.v(29): object \"d_out_ch7\" assigned a value but never read" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6|SB_1237_adc_control:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 SB_1237_adc_control.v(26) " "Verilog HDL assignment warning at SB_1237_adc_control.v(26): truncated value with size 2 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6|SB_1237_adc_control:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 SB_1237_adc_control.v(27) " "Verilog HDL assignment warning at SB_1237_adc_control.v(27): truncated value with size 12 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6|SB_1237_adc_control:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 SB_1237_adc_control.v(28) " "Verilog HDL assignment warning at SB_1237_adc_control.v(28): truncated value with size 12 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6|SB_1237_adc_control:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 SB_1237_adc_control.v(29) " "Verilog HDL assignment warning at SB_1237_adc_control.v(29): truncated value with size 12 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6|SB_1237_adc_control:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SB_1237_adc_control.v(48) " "Verilog HDL assignment warning at SB_1237_adc_control.v(48): truncated value with size 32 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6|SB_1237_adc_control:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SB_1237_adc_control.v(63) " "Verilog HDL assignment warning at SB_1237_adc_control.v(63): truncated value with size 32 to match size of target (3)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6|SB_1237_adc_control:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SB_1237_adc_control.v(120) " "Verilog HDL assignment warning at SB_1237_adc_control.v(120): truncated value with size 32 to match size of target (4)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_adc_control.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6|SB_1237_adc_control:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_top_color SB_1237_top_color:comb_7 " "Elaborating entity \"SB_1237_top_color\" for hierarchy \"SB_1237_top_color:comb_7\"" {  } { { "SB_1237_Task6.v" "comb_7" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_top_color.v(27) " "Verilog HDL Case Statement warning at SB_1237_top_color.v(27): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_top_color.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_top_color.v" 27 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678119958864 "|SB_1237_Task6|SB_1237_top_color:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_freq_counter SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3 " "Elaborating entity \"SB_1237_freq_counter\" for hierarchy \"SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\"" {  } { { "SB_1237_top_color.v" "comb_3" { Text "D:/submission/SB#1237_Task6/SB_1237_top_color.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119958879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SB_1237_freq_counter.v(31) " "Verilog HDL assignment warning at SB_1237_freq_counter.v(31): truncated value with size 32 to match size of target (14)" {  } { { "SB_1237_freq_counter.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_freq_counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958879 "|SB_1237_Task6|SB_1237_top_color:comb_7|SB_1237_freq_counter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_uart SB_1237_uart:comb_8 " "Elaborating entity \"SB_1237_uart\" for hierarchy \"SB_1237_uart:comb_8\"" {  } { { "SB_1237_Task6.v" "comb_8" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119958897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SB_1237_uart.v(37) " "Verilog HDL assignment warning at SB_1237_uart.v(37): truncated value with size 32 to match size of target (1)" {  } { { "SB_1237_uart.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_uart.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958897 "|SB_1237_Task6|SB_1237_uart:comb_8"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_uart.v(46) " "Verilog HDL Case Statement warning at SB_1237_uart.v(46): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_uart.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_uart.v" 46 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678119958897 "|SB_1237_Task6|SB_1237_uart:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_servo SB_1237_servo:comb_9 " "Elaborating entity \"SB_1237_servo\" for hierarchy \"SB_1237_servo:comb_9\"" {  } { { "SB_1237_Task6.v" "comb_9" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119958897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SB_1237_servo.v(13) " "Verilog HDL assignment warning at SB_1237_servo.v(13): truncated value with size 32 to match size of target (20)" {  } { { "SB_1237_servo.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_servo.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958897 "|SB_1237_Task6|SB_1237_servo:comb_9"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_servo.v(22) " "Verilog HDL Case Statement warning at SB_1237_servo.v(22): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_servo.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_servo.v" 22 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678119958897 "|SB_1237_Task6|SB_1237_servo:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_path_planner SB_1237_path_planner:comb_12 " "Elaborating entity \"SB_1237_path_planner\" for hierarchy \"SB_1237_path_planner:comb_12\"" {  } { { "SB_1237_Task6.v" "comb_12" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119958897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(263) " "Verilog HDL assignment warning at SB_1237_path_planner.v(263): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(266) " "Verilog HDL assignment warning at SB_1237_path_planner.v(266): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(269) " "Verilog HDL assignment warning at SB_1237_path_planner.v(269): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(272) " "Verilog HDL assignment warning at SB_1237_path_planner.v(272): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(275) " "Verilog HDL assignment warning at SB_1237_path_planner.v(275): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(278) " "Verilog HDL assignment warning at SB_1237_path_planner.v(278): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(281) " "Verilog HDL assignment warning at SB_1237_path_planner.v(281): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(284) " "Verilog HDL assignment warning at SB_1237_path_planner.v(284): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(287) " "Verilog HDL assignment warning at SB_1237_path_planner.v(287): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(290) " "Verilog HDL assignment warning at SB_1237_path_planner.v(290): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SB_1237_path_planner.v(291) " "Verilog HDL assignment warning at SB_1237_path_planner.v(291): truncated value with size 32 to match size of target (8)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_path_planner.v(104) " "Verilog HDL Case Statement warning at SB_1237_path_planner.v(104): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 104 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "city_block_map.data_a 0 SB_1237_path_planner.v(20) " "Net \"city_block_map.data_a\" at SB_1237_path_planner.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "city_block_map.waddr_a 0 SB_1237_path_planner.v(20) " "Net \"city_block_map.waddr_a\" at SB_1237_path_planner.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "city_block_map.we_a 0 SB_1237_path_planner.v(20) " "Net \"city_block_map.we_a\" at SB_1237_path_planner.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_path_planner.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 "|SB_1237_Task6|SB_1237_path_planner:comb_12"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "graph " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"graph\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "adj " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"adj\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1678119958943 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "SB_1237_path_planner:comb_12\|parent_rtl_0 " "Inferred RAM node \"SB_1237_path_planner:comb_12\|parent_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1678119960809 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "next_node " "RAM logic \"next_node\" is uninferred due to inappropriate RAM size" {  } { { "SB_1237_Task6.v" "next_node" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 126 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1678119960809 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SB_1237_path_planner:comb_12\|vis " "RAM logic \"SB_1237_path_planner:comb_12\|vis\" is uninferred due to inappropriate RAM size" {  } { { "SB_1237_path_planner.v" "vis" { Text "D:/submission/SB#1237_Task6/SB_1237_path_planner.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1678119960809 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1678119960809 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 14 D:/submission/SB#1237_Task6/db/SB_1237_Task6.ram0_SB_1237_Task6_fd9b81fa.hdl.mif " "Memory depth (16) in the design file differs from memory depth (14) in the Memory Initialization File \"D:/submission/SB#1237_Task6/db/SB_1237_Task6.ram0_SB_1237_Task6_fd9b81fa.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1678119960809 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/submission/SB#1237_Task6/db/SB_1237_Task6.ram0_SB_1237_Task6_fd9b81fa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/submission/SB#1237_Task6/db/SB_1237_Task6.ram0_SB_1237_Task6_fd9b81fa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1678119960809 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SB_1237_path_planner:comb_12\|city_block_map_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SB_1237_path_planner:comb_12\|city_block_map_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 26 " "Parameter NUMWORDS_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SB_1237_Task6.ram0_SB_1237_path_planner_79a41872.hdl.mif " "Parameter INIT_FILE set to db/SB_1237_Task6.ram0_SB_1237_path_planner_79a41872.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SB_1237_path_planner:comb_12\|parent_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SB_1237_path_planner:comb_12\|parent_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 26 " "Parameter NUMWORDS_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 26 " "Parameter NUMWORDS_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678119963890 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1678119963890 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1678119963890 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SB_1237_pwm:comb_4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SB_1237_pwm:comb_4\|Mult0\"" {  } { { "SB1237_pwm.v" "Mult0" { Text "D:/submission/SB#1237_Task6/SB1237_pwm.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119963890 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SB_1237_pwm:comb_5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SB_1237_pwm:comb_5\|Mult0\"" {  } { { "SB1237_pwm.v" "Mult0" { Text "D:/submission/SB#1237_Task6/SB1237_pwm.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119963890 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1678119963890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0 " "Elaborated megafunction instantiation \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119963939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0 " "Instantiated megafunction \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 26 " "Parameter \"NUMWORDS_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SB_1237_Task6.ram0_SB_1237_path_planner_79a41872.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SB_1237_Task6.ram0_SB_1237_path_planner_79a41872.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963939 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678119963939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6391 " "Found entity 1: altsyncram_6391" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678119963968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119963968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SB_1237_path_planner:comb_12\|altsyncram:parent_rtl_0 " "Elaborated megafunction instantiation \"SB_1237_path_planner:comb_12\|altsyncram:parent_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119963984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SB_1237_path_planner:comb_12\|altsyncram:parent_rtl_0 " "Instantiated megafunction \"SB_1237_path_planner:comb_12\|altsyncram:parent_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 26 " "Parameter \"NUMWORDS_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 26 " "Parameter \"NUMWORDS_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119963984 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678119963984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ksg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksg1 " "Found entity 1: altsyncram_ksg1" {  } { { "db/altsyncram_ksg1.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_ksg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678119964016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119964016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SB_1237_pwm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\"" {  } { { "SB1237_pwm.v" "" { Text "D:/submission/SB#1237_Task6/SB1237_pwm.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119964035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SB_1237_pwm:comb_4\|lpm_mult:Mult0 " "Instantiated megafunction \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964035 ""}  } { { "SB1237_pwm.v" "" { Text "D:/submission/SB#1237_Task6/SB1237_pwm.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678119964035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SB_1237_pwm:comb_4\|lpm_mult:Mult0\|multcore:mult_core SB_1237_pwm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "SB1237_pwm.v" "" { Text "D:/submission/SB#1237_Task6/SB1237_pwm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119964049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SB_1237_pwm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder SB_1237_pwm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "SB1237_pwm.v" "" { Text "D:/submission/SB#1237_Task6/SB1237_pwm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119964049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SB_1237_pwm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] SB_1237_pwm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "SB1237_pwm.v" "" { Text "D:/submission/SB#1237_Task6/SB1237_pwm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119964065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "D:/submission/SB#1237_Task6/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678119964096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119964096 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SB_1237_pwm:comb_4\|lpm_mult:Mult0\|altshift:external_latency_ffs SB_1237_pwm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "SB1237_pwm.v" "" { Text "D:/submission/SB#1237_Task6/SB1237_pwm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119964112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SB_1237_pwm:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SB_1237_pwm:comb_5\|lpm_mult:Mult0\"" {  } { { "SB1237_pwm.v" "" { Text "D:/submission/SB#1237_Task6/SB1237_pwm.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119964112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SB_1237_pwm:comb_5\|lpm_mult:Mult0 " "Instantiated megafunction \"SB_1237_pwm:comb_5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678119964112 ""}  } { { "SB1237_pwm.v" "" { Text "D:/submission/SB#1237_Task6/SB1237_pwm.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678119964112 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a8 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a9 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a10 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a11 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a12 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a13 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a14 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a15 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a16 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a17 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a18 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a19 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a20 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a21 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a22 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a23 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a24 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a25 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a26 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a27 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a28 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a29 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a30 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a31 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6391:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_6391.tdf" "" { Text "D:/submission/SB#1237_Task6/db/altsyncram_6391.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678119964161 "|SB_1237_Task6|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6391:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1678119964161 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1678119964161 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1678119964491 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_w\[3\] VCC " "Pin \"rgb_w\[3\]\" is stuck at VCC" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678119965978 "|SB_1237_Task6|rgb_w[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_w\[4\] VCC " "Pin \"rgb_w\[4\]\" is stuck at VCC" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678119965978 "|SB_1237_Task6|rgb_w[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_w\[5\] VCC " "Pin \"rgb_w\[5\]\" is stuck at VCC" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678119965978 "|SB_1237_Task6|rgb_w[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_w\[6\] VCC " "Pin \"rgb_w\[6\]\" is stuck at VCC" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678119965978 "|SB_1237_Task6|rgb_w[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_w\[7\] VCC " "Pin \"rgb_w\[7\]\" is stuck at VCC" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678119965978 "|SB_1237_Task6|rgb_w[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_w\[8\] VCC " "Pin \"rgb_w\[8\]\" is stuck at VCC" {  } { { "SB_1237_Task6.v" "" { Text "D:/submission/SB#1237_Task6/SB_1237_Task6.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678119965978 "|SB_1237_Task6|rgb_w[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678119965978 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678119966152 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678119971150 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/submission/SB#1237_Task6/output_files/SB_1237_Task6.map.smsg " "Generated suppressed messages file D:/submission/SB#1237_Task6/output_files/SB_1237_Task6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119971277 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678119971642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678119971642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6568 " "Implemented 6568 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678119971934 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678119971934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6498 " "Implemented 6498 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678119971934 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1678119971934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678119971934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678119971958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 21:56:11 2023 " "Processing ended: Mon Mar 06 21:56:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678119971958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678119971958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678119971958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678119971958 ""}
