Analysis & Synthesis report for DE10_Lite
Wed Mar 13 17:47:47 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE10_LITE|DAC:interface_DAC|state
 11. State Machine - |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Physical Synthesis Netlist Optimizations
 18. Multiplexer Restructuring Statistics (No Restructuring Performed)
 19. Source assignments for adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys
 20. Source assignments for adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3
 21. Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 22. Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 23. Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 24. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0
 29. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
 30. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 31. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 32. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 33. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 34. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 35. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 36. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 37. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller
 38. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001
 41. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Parameter Settings for Inferred Entity Instance: affichage:afficher|lpm_divide:Div6
 44. Parameter Settings for Inferred Entity Instance: affichage:afficher|lpm_divide:Div5
 45. Parameter Settings for Inferred Entity Instance: affichage:afficher|lpm_divide:Div3
 46. Parameter Settings for Inferred Entity Instance: affichage:afficher|lpm_mult:Mult0
 47. scfifo Parameter Settings by Entity Instance
 48. lpm_mult Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "freqsortie:frequencesortie"
 50. Port Connectivity Checks: "numerique:coeur"
 51. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller_001"
 52. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 53. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller"
 54. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 55. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
 56. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1"
 57. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys"
 58. Port Connectivity Checks: "adc_qsys:u0"
 59. Post-Synthesis Netlist Statistics for Top Partition
 60. Elapsed Time Per Partition
 61. Analysis & Synthesis Messages
 62. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 13 17:47:47 2024       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; DE10_Lite                                   ;
; Top-level Entity Name              ; DE10_LITE                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 802                                         ;
;     Total combinational functions  ; 747                                         ;
;     Dedicated logic registers      ; 225                                         ;
; Total registers                    ; 225                                         ;
; Total pins                         ; 187                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 768                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DE10_Lite          ; DE10_Lite          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                      ; Library  ;
+------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+
; numerique.vhd                                                          ; yes             ; User VHDL File               ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/numerique.vhd                                                          ;          ;
; DAC.vhd                                                                ; yes             ; User VHDL File               ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd                                                                ;          ;
; pack_son.vhd                                                           ; yes             ; User VHDL File               ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/pack_son.vhd                                                           ;          ;
; DE10_Lite.vhd                                                          ; yes             ; User VHDL File               ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd                                                          ;          ;
; adc_qsys/synthesis/adc_qsys.v                                          ; yes             ; User Verilog HDL File        ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/adc_qsys.v                                          ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_reset_controller.v                ; yes             ; User Verilog HDL File        ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_reset_controller.v                ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; yes             ; User Verilog HDL File        ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; adc_qsys ;
; adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v                 ; yes             ; User Verilog HDL File        ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v                 ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control.v             ; yes             ; User Verilog HDL File        ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control.v             ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; User Verilog HDL File        ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v         ; yes             ; User Verilog HDL File        ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v         ; adc_qsys ;
; adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; User Verilog HDL File        ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; adc_qsys ;
; adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; User Verilog HDL File        ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; adc_qsys ;
; adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; User Verilog HDL File        ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; adc_qsys ;
; adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v                    ; yes             ; User Verilog HDL File        ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v                    ; adc_qsys ;
; dec7seg.vhd                                                            ; yes             ; User VHDL File               ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/dec7seg.vhd                                                            ;          ;
; freqsortie.vhd                                                         ; yes             ; User VHDL File               ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/freqsortie.vhd                                                         ;          ;
; affichage.vhd                                                          ; yes             ; User VHDL File               ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd                                                          ;          ;
; test_benchV0_1.vhd                                                     ; yes             ; User VHDL File               ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/test_benchV0_1.vhd                                                     ;          ;
; altera_std_synchronizer.v                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                  ;          ;
; scfifo.tdf                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf                                                 ;          ;
; a_regfifo.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_regfifo.inc                                              ;          ;
; a_dpfifo.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_dpfifo.inc                                               ;          ;
; a_i2fifo.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_i2fifo.inc                                               ;          ;
; a_fffifo.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_fffifo.inc                                               ;          ;
; a_f2fifo.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_f2fifo.inc                                               ;          ;
; aglobal211.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                             ;          ;
; db/scfifo_ds61.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/scfifo_ds61.tdf                                                     ;          ;
; db/a_dpfifo_3o41.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/a_dpfifo_3o41.tdf                                                   ;          ;
; db/a_fefifo_c6e.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/a_fefifo_c6e.tdf                                                    ;          ;
; db/cntr_337.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/cntr_337.tdf                                                        ;          ;
; db/altsyncram_rqn1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/altsyncram_rqn1.tdf                                                 ;          ;
; db/cntr_n2b.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/cntr_n2b.tdf                                                        ;          ;
; lpm_divide.tdf                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                                             ;          ;
; abs_divider.inc                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                                            ;          ;
; sign_div_unsign.inc                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                        ;          ;
; db/lpm_divide_ktl.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/lpm_divide_ktl.tdf                                                  ;          ;
; db/sign_div_unsign_mlh.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/sign_div_unsign_mlh.tdf                                             ;          ;
; db/alt_u_div_mhe.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/alt_u_div_mhe.tdf                                                   ;          ;
; db/add_sub_t3c.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/add_sub_t3c.tdf                                                     ;          ;
; db/add_sub_u3c.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/add_sub_u3c.tdf                                                     ;          ;
; db/lpm_divide_ntl.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/lpm_divide_ntl.tdf                                                  ;          ;
; db/sign_div_unsign_plh.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/sign_div_unsign_plh.tdf                                             ;          ;
; db/alt_u_div_she.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/alt_u_div_she.tdf                                                   ;          ;
; db/lpm_divide_1vl.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/lpm_divide_1vl.tdf                                                  ;          ;
; db/sign_div_unsign_3nh.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/sign_div_unsign_3nh.tdf                                             ;          ;
; db/alt_u_div_gke.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/alt_u_div_gke.tdf                                                   ;          ;
; lpm_mult.tdf                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf                                               ;          ;
; lpm_add_sub.inc                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;          ;
; multcore.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc                                               ;          ;
; bypassff.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                               ;          ;
; altshift.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                               ;          ;
; multcore.tdf                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf                                               ;          ;
; csa_add.inc                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/csa_add.inc                                                ;          ;
; mpar_add.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.inc                                               ;          ;
; muleabz.inc                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muleabz.inc                                                ;          ;
; mul_lfrg.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_lfrg.inc                                               ;          ;
; mul_boothc.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_boothc.inc                                             ;          ;
; alt_ded_mult.inc                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                           ;          ;
; alt_ded_mult_y.inc                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                         ;          ;
; dffpipe.inc                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffpipe.inc                                                ;          ;
; mpar_add.tdf                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf                                               ;          ;
; lpm_add_sub.tdf                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                            ;          ;
; addcore.inc                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/addcore.inc                                                ;          ;
; look_add.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/look_add.inc                                               ;          ;
; alt_stratix_add_sub.inc                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                    ;          ;
; db/add_sub_frg.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/add_sub_frg.tdf                                                     ;          ;
; db/add_sub_arg.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/add_sub_arg.tdf                                                     ;          ;
; altshift.tdf                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.tdf                                               ;          ;
+------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 802                                                                                             ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 747                                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 230                                                                                             ;
;     -- 3 input functions                    ; 244                                                                                             ;
;     -- <=2 input functions                  ; 273                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 522                                                                                             ;
;     -- arithmetic mode                      ; 225                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 225                                                                                             ;
;     -- Dedicated logic registers            ; 225                                                                                             ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 187                                                                                             ;
; Total memory bits                           ; 768                                                                                             ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 185                                                                                             ;
; Total fan-out                               ; 3458                                                                                            ;
; Average fan-out                             ; 2.44                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                         ; Entity Name                            ; Library Name ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |DE10_LITE                                                                ; 747 (6)             ; 225 (0)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 187  ; 0            ; 0          ; |DE10_LITE                                                                                                                                                                                                                                                                                                                  ; DE10_LITE                              ; work         ;
;    |DAC:interface_DAC|                                                    ; 103 (103)           ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|DAC:interface_DAC                                                                                                                                                                                                                                                                                                ; DAC                                    ; work         ;
;    |adc_qsys:u0|                                                          ; 216 (0)             ; 119 (0)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0                                                                                                                                                                                                                                                                                                      ; adc_qsys                               ; adc_qsys     ;
;       |adc_qsys_altpll_sys:altpll_sys|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys                                                                                                                                                                                                                                                                       ; adc_qsys_altpll_sys                    ; adc_qsys     ;
;          |adc_qsys_altpll_sys_altpll_6b92:sd1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1                                                                                                                                                                                                                                   ; adc_qsys_altpll_sys_altpll_6b92        ; adc_qsys     ;
;       |adc_qsys_modular_adc_0:modular_adc_0|                              ; 216 (0)             ; 116 (0)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0                                                                                                                                                                                                                                                                 ; adc_qsys_modular_adc_0                 ; adc_qsys     ;
;          |altera_modular_adc_control:control_internal|                    ; 216 (0)             ; 116 (0)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                     ; altera_modular_adc_control             ; adc_qsys     ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                ; 205 (169)           ; 116 (92)                  ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                        ; altera_modular_adc_control_fsm         ; adc_qsys     ;
;                |altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|        ; 36 (0)              ; 20 (0)                    ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo                                                                                                                      ; altera_modular_adc_control_avrg_fifo   ; adc_qsys     ;
;                   |scfifo:scfifo_component|                               ; 36 (0)              ; 20 (0)                    ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component                                                                                              ; scfifo                                 ; work         ;
;                      |scfifo_ds61:auto_generated|                         ; 36 (0)              ; 20 (0)                    ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated                                                                   ; scfifo_ds61                            ; work         ;
;                         |a_dpfifo_3o41:dpfifo|                            ; 36 (8)              ; 20 (0)                    ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo                                              ; a_dpfifo_3o41                          ; work         ;
;                            |a_fefifo_c6e:fifo_state|                      ; 15 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state                      ; a_fefifo_c6e                           ; work         ;
;                               |cntr_337:count_usedw|                      ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw ; cntr_337                               ; work         ;
;                            |altsyncram_rqn1:FIFOram|                      ; 0 (0)               ; 0 (0)                     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram                      ; altsyncram_rqn1                        ; work         ;
;                            |cntr_n2b:rd_ptr_count|                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count                        ; cntr_n2b                               ; work         ;
;                            |cntr_n2b:wr_ptr|                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr                              ; cntr_n2b                               ; work         ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                                                                         ; altera_std_synchronizer                ; work         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                             ; altera_std_synchronizer                ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                           ; fiftyfivenm_adcblock_top_wrapper       ; adc_qsys     ;
;                |chsel_code_converter_sw_to_hw:decoder|                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                     ; chsel_code_converter_sw_to_hw          ; adc_qsys     ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                  ; fiftyfivenm_adcblock_primitive_wrapper ; adc_qsys     ;
;       |altera_reset_controller:rst_controller_001|                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                           ; altera_reset_controller                ; adc_qsys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                ; altera_reset_synchronizer              ; adc_qsys     ;
;    |affichage:afficher|                                                   ; 377 (27)            ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher                                                                                                                                                                                                                                                                                               ; affichage                              ; work         ;
;       |dec7seg:Affichecanal|                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|dec7seg:Affichecanal                                                                                                                                                                                                                                                                          ; dec7seg                                ; work         ;
;       |dec7seg:Affichecentieme|                                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|dec7seg:Affichecentieme                                                                                                                                                                                                                                                                       ; dec7seg                                ; work         ;
;       |dec7seg:Affichedizieme|                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|dec7seg:Affichedizieme                                                                                                                                                                                                                                                                        ; dec7seg                                ; work         ;
;       |dec7seg:Affichemillieme|                                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|dec7seg:Affichemillieme                                                                                                                                                                                                                                                                       ; dec7seg                                ; work         ;
;       |dec7seg:Afficheunite|                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|dec7seg:Afficheunite                                                                                                                                                                                                                                                                          ; dec7seg                                ; work         ;
;       |lpm_divide:Div3|                                                   ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_divide:Div3                                                                                                                                                                                                                                                                               ; lpm_divide                             ; work         ;
;          |lpm_divide_1vl:auto_generated|                                  ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_divide:Div3|lpm_divide_1vl:auto_generated                                                                                                                                                                                                                                                 ; lpm_divide_1vl                         ; work         ;
;             |sign_div_unsign_3nh:divider|                                 ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_divide:Div3|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider                                                                                                                                                                                                                     ; sign_div_unsign_3nh                    ; work         ;
;                |alt_u_div_gke:divider|                                    ; 58 (58)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_divide:Div3|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider                                                                                                                                                                                               ; alt_u_div_gke                          ; work         ;
;       |lpm_divide:Div5|                                                   ; 101 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_divide:Div5                                                                                                                                                                                                                                                                               ; lpm_divide                             ; work         ;
;          |lpm_divide_ntl:auto_generated|                                  ; 101 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated                                                                                                                                                                                                                                                 ; lpm_divide_ntl                         ; work         ;
;             |sign_div_unsign_plh:divider|                                 ; 101 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                     ; sign_div_unsign_plh                    ; work         ;
;                |alt_u_div_she:divider|                                    ; 101 (101)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                               ; alt_u_div_she                          ; work         ;
;       |lpm_divide:Div6|                                                   ; 107 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_divide:Div6                                                                                                                                                                                                                                                                               ; lpm_divide                             ; work         ;
;          |lpm_divide_ktl:auto_generated|                                  ; 107 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                 ; lpm_divide_ktl                         ; work         ;
;             |sign_div_unsign_mlh:divider|                                 ; 107 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                     ; sign_div_unsign_mlh                    ; work         ;
;                |alt_u_div_mhe:divider|                                    ; 107 (107)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                               ; alt_u_div_mhe                          ; work         ;
;       |lpm_mult:Mult0|                                                    ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_mult:Mult0                                                                                                                                                                                                                                                                                ; lpm_mult                               ; work         ;
;          |multcore:mult_core|                                             ; 49 (26)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                             ; multcore                               ; work         ;
;             |mpar_add:padder|                                             ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                             ; mpar_add                               ; work         ;
;                |lpm_add_sub:adder[0]|                                     ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                        ; lpm_add_sub                            ; work         ;
;                   |add_sub_frg:auto_generated|                            ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated                                                                                                                                                                                             ; add_sub_frg                            ; work         ;
;                |lpm_add_sub:adder[1]|                                     ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                        ; lpm_add_sub                            ; work         ;
;                   |add_sub_frg:auto_generated|                            ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|affichage:afficher|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated                                                                                                                                                                                             ; add_sub_frg                            ; work         ;
;    |freqsortie:frequencesortie|                                           ; 31 (31)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|freqsortie:frequencesortie                                                                                                                                                                                                                                                                                       ; freqsortie                             ; work         ;
;    |numerique:coeur|                                                      ; 14 (14)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|numerique:coeur                                                                                                                                                                                                                                                                                                  ; numerique                              ; work         ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 12           ; 64           ; 12           ; 768  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                   ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                         ; IP Include File ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                       ; 19.1    ; N/A          ; N/A          ; |DE10_LITE|adc_qsys:u0                                                                                  ; adc_qsys.qsys   ;
; Altera ; altpll                     ; 19.1    ; N/A          ; N/A          ; |DE10_LITE|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys                                                   ; adc_qsys.qsys   ;
; Altera ; altera_modular_adc         ; 19.1    ; N/A          ; N/A          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0                                             ; adc_qsys.qsys   ;
; Altera ; altera_modular_adc_control ; 19.1    ; N/A          ; N/A          ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ; adc_qsys.qsys   ;
; Altera ; altera_reset_controller    ; 19.1    ; N/A          ; N/A          ; |DE10_LITE|adc_qsys:u0|altera_reset_controller:rst_controller                                           ; adc_qsys.qsys   ;
; Altera ; altera_reset_controller    ; 19.1    ; N/A          ; N/A          ; |DE10_LITE|adc_qsys:u0|altera_reset_controller:rst_controller_001                                       ; adc_qsys.qsys   ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE|DAC:interface_DAC|state                                                                                                                                ;
+-----------------------+-----------------------+------------+----------------+-----------+----------------+-----------+----------------+---------------+-------------+-------------+
; Name                  ; state.attente_fin_ena ; state.stop ; state.slv_ack3 ; state.wr2 ; state.slv_ack2 ; state.wr1 ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+-----------------------+-----------------------+------------+----------------+-----------+----------------+-----------+----------------+---------------+-------------+-------------+
; state.ready           ; 0                     ; 0          ; 0              ; 0         ; 0              ; 0         ; 0              ; 0             ; 0           ; 0           ;
; state.start           ; 0                     ; 0          ; 0              ; 0         ; 0              ; 0         ; 0              ; 0             ; 1           ; 1           ;
; state.command         ; 0                     ; 0          ; 0              ; 0         ; 0              ; 0         ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1        ; 0                     ; 0          ; 0              ; 0         ; 0              ; 0         ; 1              ; 0             ; 0           ; 1           ;
; state.wr1             ; 0                     ; 0          ; 0              ; 0         ; 0              ; 1         ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2        ; 0                     ; 0          ; 0              ; 0         ; 1              ; 0         ; 0              ; 0             ; 0           ; 1           ;
; state.wr2             ; 0                     ; 0          ; 0              ; 1         ; 0              ; 0         ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack3        ; 0                     ; 0          ; 1              ; 0         ; 0              ; 0         ; 0              ; 0             ; 0           ; 1           ;
; state.stop            ; 0                     ; 1          ; 0              ; 0         ; 0              ; 0         ; 0              ; 0             ; 0           ; 1           ;
; state.attente_fin_ena ; 1                     ; 0          ; 0              ; 0         ; 0              ; 0         ; 0              ; 0             ; 0           ; 1           ;
+-----------------------+-----------------------+------------+----------------+-----------+----------------+-----------+----------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                         ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                         ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 6                                                                                                                                                         ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+
; Register name                                                                                                                                                 ; Reason for Removal                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+
; DAC:interface_DAC|stretch                                                                                                                                     ; Stuck at GND due to stuck port data_in                     ;
; DAC:interface_DAC|data_tx[12..15]                                                                                                                             ; Stuck at GND due to stuck port data_in                     ;
; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|prev_reset                                                                                                         ; Stuck at GND due to stuck port data_in                     ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                         ; Lost fanout                                                ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                        ; Lost fanout                                                ;
; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|pll_lock_sync                                                                  ; Stuck at VCC due to stuck port data_in                     ;
; DAC:interface_DAC|addr_rw[7]                                                                                                                                  ; Merged with DAC:interface_DAC|addr_rw[6]                   ;
; DAC:interface_DAC|addr_rw[1..5]                                                                                                                               ; Merged with DAC:interface_DAC|addr_rw[0]                   ;
; DAC:interface_DAC|addr_rw[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                     ;
; DAC:interface_DAC|addr_rw[6]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                     ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT     ; Lost fanout                                                ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W ; Lost fanout                                                ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1    ; Lost fanout                                                ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4        ; Lost fanout                                                ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5        ; Lost fanout                                                ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6        ; Lost fanout                                                ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7        ; Lost fanout                                                ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8        ; Lost fanout                                                ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ; Stuck at GND due to stuck port data_in                     ;
; DAC:interface_DAC|state.attente_fin_ena                                                                                                                       ; Stuck at GND due to stuck port data_in                     ;
; DAC:interface_DAC|count[0]                                                                                                                                    ; Merged with freqsortie:frequencesortie|\cpt_fs:compteur[0] ;
; DAC:interface_DAC|count[1]                                                                                                                                    ; Merged with freqsortie:frequencesortie|\cpt_fs:compteur[1] ;
; Total Number of Removed Registers = 30                                                                                                                        ;                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                ;
+-------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                 ;
+-------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|prev_reset ; Stuck at GND              ; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                       ; due to stuck port data_in ; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                                       ;                           ; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],  ;
;                                                       ;                           ; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|pll_lock_sync                                           ;
+-------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 225   ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 36    ;
; Number of registers using Asynchronous Clear ; 182   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 89    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                  ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out          ; 96      ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]           ; 1       ;
; DAC:interface_DAC|sda_int                                                                                                                          ; 3       ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd  ; 2       ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4] ; 7       ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1] ; 7       ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2] ; 7       ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3] ; 7       ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]           ; 1       ;
; DAC:interface_DAC|bit_cnt[1]                                                                                                                       ; 19      ;
; DAC:interface_DAC|bit_cnt[0]                                                                                                                       ; 16      ;
; DAC:interface_DAC|bit_cnt[2]                                                                                                                       ; 10      ;
; Total number of inverted registers = 12                                                                                                            ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                              ; Action           ; Reason              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; DAC:interface_DAC|Add0~0_OTERM13                                                                                                                  ; Retimed Register ; Timing optimization ;
; DAC:interface_DAC|Add0~0_RTM015                                                                                                                   ; Modified         ; Timing optimization ;
; DAC:interface_DAC|Add0~0_RTM015                                                                                                                   ; Retimed Register ; Timing optimization ;
; DAC:interface_DAC|Add0~1                                                                                                                          ; Modified         ; Timing optimization ;
; DAC:interface_DAC|Add0~2_OTERM11                                                                                                                  ; Retimed Register ; Timing optimization ;
; DAC:interface_DAC|Add0~4_OTERM9                                                                                                                   ; Retimed Register ; Timing optimization ;
; DAC:interface_DAC|Add0~6_OTERM7                                                                                                                   ; Retimed Register ; Timing optimization ;
; DAC:interface_DAC|Add0~8_OTERM5                                                                                                                   ; Retimed Register ; Timing optimization ;
; DAC:interface_DAC|Add0~10_OTERM3                                                                                                                  ; Retimed Register ; Timing optimization ;
; DAC:interface_DAC|Add0~12_OTERM1                                                                                                                  ; Retimed Register ; Timing optimization ;
; DAC:interface_DAC|Equal0~0                                                                                                                        ; Modified         ; Timing optimization ;
; DAC:interface_DAC|Equal0~0_OTERM47                                                                                                                ; Retimed Register ; Timing optimization ;
; DAC:interface_DAC|LessThan1~0                                                                                                                     ; Modified         ; Timing optimization ;
; DAC:interface_DAC|count[5]                                                                                                                        ; Deleted          ; Timing optimization ;
; DAC:interface_DAC|count[6]                                                                                                                        ; Deleted          ; Timing optimization ;
; DAC:interface_DAC|data_clk~0                                                                                                                      ; Modified         ; Timing optimization ;
; DAC:interface_DAC|data_clk~0_RTM014                                                                                                               ; Modified         ; Timing optimization ;
; DAC:interface_DAC|data_clk~4                                                                                                                      ; Modified         ; Timing optimization ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|Add3~1  ; Modified         ; Timing optimization ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|Add3~53 ; Modified         ; Timing optimization ;
; affichage:afficher|dec7seg:Affichecanal|Mux0~0                                                                                                    ; Deleted          ; Timing optimization ;
; affichage:afficher|dec7seg:Affichecanal|Mux0~0_wirecell                                                                                           ; Modified         ; Timing optimization ;
; affichage:afficher|dec7seg:Affichecentieme|Mux0~0                                                                                                 ; Deleted          ; Timing optimization ;
; affichage:afficher|dec7seg:Affichecentieme|Mux0~0_wirecell                                                                                        ; Modified         ; Timing optimization ;
; affichage:afficher|dec7seg:Affichedizieme|Mux0~0                                                                                                  ; Deleted          ; Timing optimization ;
; affichage:afficher|dec7seg:Affichedizieme|Mux0~0_wirecell                                                                                         ; Modified         ; Timing optimization ;
; affichage:afficher|dec7seg:Affichemillieme|Mux0~0                                                                                                 ; Deleted          ; Timing optimization ;
; affichage:afficher|dec7seg:Affichemillieme|Mux0~0_wirecell                                                                                        ; Modified         ; Timing optimization ;
; affichage:afficher|dec7seg:Afficheunite|Mux0~0                                                                                                    ; Deleted          ; Timing optimization ;
; affichage:afficher|dec7seg:Afficheunite|Mux0~0_wirecell                                                                                           ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div3|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|StageOut[100]~73               ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div3|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|StageOut[100]~74               ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div3|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|StageOut[102]~61               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div3|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|StageOut[112]~75               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div3|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|StageOut[113]~71               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div3|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|StageOut[114]~81               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div3|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_9_result_int[3]~0      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div3|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_9_result_int[3]~1      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div3|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_10_result_int[2]~18    ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div3|lpm_divide_1vl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider|add_sub_10_result_int[3]~1     ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[48]~105               ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[48]~106               ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[50]~95                ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[56]~114               ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[56]~115               ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[57]~107               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[58]~103               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[59]~149               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[64]~123               ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[64]~124               ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[65]~116               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[66]~112               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[66]~151               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[72]~132               ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[72]~133               ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[73]~125               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[74]~121               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[74]~152               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[81]~134               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[82]~130               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[82]~153               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_6_result_int[2]~0      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_6_result_int[2]~1      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_7_result_int[1]~14     ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_7_result_int[2]~0      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_8_result_int[1]~14     ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_8_result_int[2]~0      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[1]~14     ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[2]~0      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[1]~14    ; Deleted          ; Timing optimization ;
; affichage:afficher|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[2]~1     ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|StageOut[16]~81                ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|StageOut[21]~87                ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|StageOut[22]~132               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|StageOut[26]~93                ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|StageOut[31]~99                ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|StageOut[36]~105               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|StageOut[41]~111               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|StageOut[46]~117               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|StageOut[51]~122               ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|add_sub_3_result_int[1]~0      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|add_sub_3_result_int[1]~1      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|add_sub_4_result_int[1]~0      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|add_sub_5_result_int[1]~0      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|add_sub_6_result_int[1]~0      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|add_sub_7_result_int[1]~0      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|add_sub_8_result_int[1]~0      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|add_sub_9_result_int[1]~0      ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_divide:Div6|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|add_sub_10_result_int[1]~1     ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~2                       ; Modified         ; Timing optimization ;
; affichage:afficher|lpm_mult:Mult0|multcore:mult_core|romout[2][7]~14                                                                              ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|Add0~0_NEW_REG40_RTM042                                                                                                ; Modified         ; Timing optimization ;
; freqsortie:frequencesortie|Add0~0_OTERM41                                                                                                         ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Add0~0_RTM043                                                                                                          ; Modified         ; Timing optimization ;
; freqsortie:frequencesortie|Add0~0_RTM043                                                                                                          ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Add0~1                                                                                                                 ; Modified         ; Timing optimization ;
; freqsortie:frequencesortie|Add0~2_OTERM39                                                                                                         ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Add0~4_OTERM37                                                                                                         ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Add0~6_OTERM35                                                                                                         ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Add0~8_OTERM33                                                                                                         ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Add0~10_OTERM31                                                                                                        ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Add0~12_OTERM29                                                                                                        ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Add0~14_OTERM27                                                                                                        ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Add0~16_OTERM25                                                                                                        ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Add0~18_OTERM23                                                                                                        ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Add0~20_OTERM21                                                                                                        ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Add0~22_OTERM19                                                                                                        ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Add0~24_OTERM17                                                                                                        ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Equal0~0                                                                                                               ; Modified         ; Timing optimization ;
; freqsortie:frequencesortie|Equal0~0_OTERM45                                                                                                       ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Equal0~1_OTERM53                                                                                                       ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Equal0~2                                                                                                               ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|Equal0~2_OTERM49                                                                                                       ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Equal0~2_RTM051                                                                                                        ; Modified         ; Timing optimization ;
; freqsortie:frequencesortie|Equal0~2_RTM051                                                                                                        ; Retimed Register ; Timing optimization ;
; freqsortie:frequencesortie|Equal0~3                                                                                                               ; Modified         ; Timing optimization ;
; freqsortie:frequencesortie|Equal0~3_RTM050                                                                                                        ; Modified         ; Timing optimization ;
; freqsortie:frequencesortie|Equal1~4                                                                                                               ; Modified         ; Timing optimization ;
; freqsortie:frequencesortie|\cpt_fs:compteur[0]                                                                                                    ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|\cpt_fs:compteur[1]                                                                                                    ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|\cpt_fs:compteur[3]                                                                                                    ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|\cpt_fs:compteur[4]                                                                                                    ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|\cpt_fs:compteur[5]                                                                                                    ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|\cpt_fs:compteur[6]                                                                                                    ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|\cpt_fs:compteur[7]                                                                                                    ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|\cpt_fs:compteur[8]                                                                                                    ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|\cpt_fs:compteur[9]                                                                                                    ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|\cpt_fs:compteur[10]                                                                                                   ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|\cpt_fs:compteur[11]                                                                                                   ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|\cpt_fs:compteur[12]                                                                                                   ; Deleted          ; Timing optimization ;
; freqsortie:frequencesortie|sena~0                                                                                                                 ; Modified         ; Timing optimization ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[9]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[2]   ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[1]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE|DAC:interface_DAC|bit_cnt[0]                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE10_LITE|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state_nxt ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys ;
+----------------+-------+------+-----------------------------------+
; Assignment     ; Value ; From ; To                                ;
+----------------+-------+------+-----------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                        ;
+----------------+-------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+---------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                    ;
+-----------------------------+-------+---------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                          ;
+-----------------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                            ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                  ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                  ;
; tsclksel                        ; 1     ; Signed Integer                                                                                  ;
; prescalar                       ; 0     ; Signed Integer                                                                                  ;
; refsel                          ; 0     ; Signed Integer                                                                                  ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                  ;
; analog_input_pin_mask           ; 64    ; Signed Integer                                                                                  ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                  ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                  ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                  ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                  ;
; simfilename_ch0                 ;       ; String                                                                                          ;
; simfilename_ch1                 ;       ; String                                                                                          ;
; simfilename_ch2                 ;       ; String                                                                                          ;
; simfilename_ch3                 ;       ; String                                                                                          ;
; simfilename_ch4                 ;       ; String                                                                                          ;
; simfilename_ch5                 ;       ; String                                                                                          ;
; simfilename_ch6                 ;       ; String                                                                                          ;
; simfilename_ch7                 ;       ; String                                                                                          ;
; simfilename_ch8                 ;       ; String                                                                                          ;
; simfilename_ch9                 ;       ; String                                                                                          ;
; simfilename_ch10                ;       ; String                                                                                          ;
; simfilename_ch11                ;       ; String                                                                                          ;
; simfilename_ch12                ;       ; String                                                                                          ;
; simfilename_ch13                ;       ; String                                                                                          ;
; simfilename_ch14                ;       ; String                                                                                          ;
; simfilename_ch15                ;       ; String                                                                                          ;
; simfilename_ch16                ;       ; String                                                                                          ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                   ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                           ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                      ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                            ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                            ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                            ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                            ;
; refsel                          ; 0     ; Signed Integer                                                                                                                            ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                            ;
; analog_input_pin_mask           ; 64    ; Signed Integer                                                                                                                            ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                            ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                            ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                            ;
; simfilename_ch0                 ;       ; String                                                                                                                                    ;
; simfilename_ch1                 ;       ; String                                                                                                                                    ;
; simfilename_ch2                 ;       ; String                                                                                                                                    ;
; simfilename_ch3                 ;       ; String                                                                                                                                    ;
; simfilename_ch4                 ;       ; String                                                                                                                                    ;
; simfilename_ch5                 ;       ; String                                                                                                                                    ;
; simfilename_ch6                 ;       ; String                                                                                                                                    ;
; simfilename_ch7                 ;       ; String                                                                                                                                    ;
; simfilename_ch8                 ;       ; String                                                                                                                                    ;
; simfilename_ch9                 ;       ; String                                                                                                                                    ;
; simfilename_ch10                ;       ; String                                                                                                                                    ;
; simfilename_ch11                ;       ; String                                                                                                                                    ;
; simfilename_ch12                ;       ; String                                                                                                                                    ;
; simfilename_ch13                ;       ; String                                                                                                                                    ;
; simfilename_ch14                ;       ; String                                                                                                                                    ;
; simfilename_ch15                ;       ; String                                                                                                                                    ;
; simfilename_ch16                ;       ; String                                                                                                                                    ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                            ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                  ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                               ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                     ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                     ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                     ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                     ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                     ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                             ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                     ;
; analog_input_pin_mask           ; 64    ; Signed Integer                                                                                                                                                                                     ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                     ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                     ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                     ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                             ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: affichage:afficher|lpm_divide:Div6 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: affichage:afficher|lpm_divide:Div5 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: affichage:afficher|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_1vl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: affichage:afficher|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------+
; Parameter Name                                 ; Value    ; Type                   ;
+------------------------------------------------+----------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 13       ; Untyped                ;
; LPM_WIDTHB                                     ; 12       ; Untyped                ;
; LPM_WIDTHP                                     ; 25       ; Untyped                ;
; LPM_WIDTHR                                     ; 25       ; Untyped                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                ;
; LATENCY                                        ; 0        ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                ;
; USE_EAB                                        ; OFF      ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                ;
+------------------------------------------------+----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                   ;
; Entity Instance            ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                        ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 1                                 ;
; Entity Instance                       ; affichage:afficher|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13                                ;
;     -- LPM_WIDTHB                     ; 12                                ;
;     -- LPM_WIDTHP                     ; 25                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freqsortie:frequencesortie"                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; fs   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "numerique:coeur"                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; start_trait ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys" ;
+--------------------+--------+----------+-------------------------------+
; Port               ; Type   ; Severity ; Details                       ;
+--------------------+--------+----------+-------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected        ;
; write              ; Input  ; Info     ; Explicitly unconnected        ;
; address            ; Input  ; Info     ; Explicitly unconnected        ;
; readdata           ; Output ; Info     ; Explicitly unconnected        ;
; writedata          ; Input  ; Info     ; Explicitly unconnected        ;
; areset             ; Input  ; Info     ; Explicitly unconnected        ;
; scandone           ; Output ; Info     ; Explicitly unconnected        ;
; scandataout        ; Output ; Info     ; Explicitly unconnected        ;
; c2                 ; Output ; Info     ; Explicitly unconnected        ;
; c3                 ; Output ; Info     ; Explicitly unconnected        ;
; c4                 ; Output ; Info     ; Explicitly unconnected        ;
; phasedone          ; Output ; Info     ; Explicitly unconnected        ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                  ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                  ;
; phasestep          ; Input  ; Info     ; Stuck at GND                  ;
; scanclk            ; Input  ; Info     ; Stuck at GND                  ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                  ;
; scandata           ; Input  ; Info     ; Stuck at GND                  ;
; configupdate       ; Input  ; Info     ; Stuck at GND                  ;
+--------------------+--------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0"                                                                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; modular_adc_0_command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_reset_n                        ; Input  ; Info     ; Stuck at VCC                                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 187                         ;
; cycloneiii_ff         ; 225                         ;
;     CLR               ; 105                         ;
;     CLR SCLR          ; 8                           ;
;     CLR SCLR SLD      ; 18                          ;
;     ENA               ; 20                          ;
;     ENA CLR           ; 51                          ;
;     ENA SLD           ; 18                          ;
;     plain             ; 5                           ;
; cycloneiii_io_obuf    ; 55                          ;
; cycloneiii_lcell_comb ; 748                         ;
;     arith             ; 225                         ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 144                         ;
;     normal            ; 523                         ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 157                         ;
;         3 data inputs ; 100                         ;
;         4 data inputs ; 230                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 12                          ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 23.50                       ;
; Average LUT depth     ; 7.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed Mar 13 17:47:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite -c DE10_Lite
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file numerique.vhd
    Info (12022): Found design unit 1: numerique-comportementale File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/numerique.vhd Line: 20
    Info (12023): Found entity 1: numerique File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/numerique.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file dac.vhd
    Info (12022): Found design unit 1: DAC-logic File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 46
    Info (12023): Found entity 1: DAC File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 35
Info (12021): Found 1 design units, including 0 entities, in source file pack_son.vhd
    Info (12022): Found design unit 1: son File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/pack_son.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file de10_lite.vhd
    Info (12022): Found design unit 1: DE10_LITE-structurelle File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 62
    Info (12023): Found entity 1: DE10_LITE File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/adc_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v
    Info (12023): Found entity 1: adc_qsys_modular_adc_0 File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v
    Info (12023): Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 38
    Info (12023): Found entity 2: adc_qsys_altpll_sys_stdsync_sv6 File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 99
    Info (12023): Found entity 3: adc_qsys_altpll_sys_altpll_6b92 File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 131
    Info (12023): Found entity 4: adc_qsys_altpll_sys File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 218
Info (12021): Found 2 design units, including 1 entities, in source file dec7seg.vhd
    Info (12022): Found design unit 1: dec7seg-comportementale File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/dec7seg.vhd Line: 13
    Info (12023): Found entity 1: dec7seg File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/dec7seg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file freqsortie.vhd
    Info (12022): Found design unit 1: freqsortie-comportementale File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/freqsortie.vhd Line: 17
    Info (12023): Found entity 1: freqsortie File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/freqsortie.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file affichage.vhd
    Info (12022): Found design unit 1: affichage-comportementale File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 25
    Info (12023): Found entity 1: affichage File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file test_benchv0_1.vhd
    Info (12022): Found design unit 1: TEST_BENCH_V0_1-test File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/test_benchV0_1.vhd Line: 9
    Info (12023): Found entity 1: TEST_BENCH_V0_1 File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/test_benchV0_1.vhd Line: 6
Info (12127): Elaborating entity "DE10_Lite" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(26): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 26
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(27): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(28): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(29): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 29
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(30): used implicit default value for signal "DRAM_DQ" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(31): used implicit default value for signal "DRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(32): used implicit default value for signal "DRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(33): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(34): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(35): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(36): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 36
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(38): used implicit default value for signal "VGA_HS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 38
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(39): used implicit default value for signal "VGA_VS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(40): used implicit default value for signal "VGA_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 40
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(41): used implicit default value for signal "VGA_G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 41
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(42): used implicit default value for signal "VGA_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 42
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(44): used implicit default value for signal "CLK_I2C_SCL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 44
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(46): used implicit default value for signal "GSENSOR_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 46
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(49): used implicit default value for signal "GSENSOR_INT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 49
Warning (10541): VHDL Signal Declaration warning at DE10_Lite.vhd(50): used implicit default value for signal "GSENSOR_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at DE10_Lite.vhd(138): object "commandeready" assigned a value but never read File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 138
Warning (10036): Verilog HDL or VHDL warning at DE10_Lite.vhd(141): object "startofpacket" assigned a value but never read File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 141
Warning (10036): Verilog HDL or VHDL warning at DE10_Lite.vhd(142): object "endofpacket" assigned a value but never read File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 142
Warning (10036): Verilog HDL or VHDL warning at DE10_Lite.vhd(144): object "sfs" assigned a value but never read File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 144
Warning (10036): Verilog HDL or VHDL warning at DE10_Lite.vhd(145): object "sstart_trait" assigned a value but never read File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 145
Warning (10665): Bidirectional port "ARDUINO_IO[15]" at DE10_Lite.vhd(55) has a one-way connection to bidirectional port "GPIO[0]" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
Warning (10665): Bidirectional port "ARDUINO_IO[14]" at DE10_Lite.vhd(55) has a one-way connection to bidirectional port "GPIO[1]" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
Info (12128): Elaborating entity "adc_qsys" for hierarchy "adc_qsys:u0" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 150
Info (12128): Elaborating entity "adc_qsys_altpll_sys" for hierarchy "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/adc_qsys.v Line: 52
Info (12128): Elaborating entity "adc_qsys_altpll_sys_stdsync_sv6" for hierarchy "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 289
Info (12128): Elaborating entity "adc_qsys_altpll_sys_dffpipe_l2c" for hierarchy "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 117
Info (12128): Elaborating entity "adc_qsys_altpll_sys_altpll_6b92" for hierarchy "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 295
Info (12128): Elaborating entity "adc_qsys_modular_adc_0" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/adc_qsys.v Line: 71
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/adc_qsys.v Line: 134
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "numerique" for hierarchy "numerique:coeur" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 173
Warning (10492): VHDL Process Statement warning at numerique.vhd(45): signal "BP0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/numerique.vhd Line: 45
Info (12128): Elaborating entity "freqsortie" for hierarchy "freqsortie:frequencesortie" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 188
Info (12128): Elaborating entity "DAC" for hierarchy "DAC:interface_DAC" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 196
Warning (10036): Verilog HDL or VHDL warning at DAC.vhd(62): object "i" assigned a value but never read File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 62
Warning (10036): Verilog HDL or VHDL warning at DAC.vhd(63): object "j" assigned a value but never read File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 63
Warning (10492): VHDL Process Statement warning at DAC.vhd(123): signal "Tnum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 123
Info (12128): Elaborating entity "affichage" for hierarchy "affichage:afficher" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 205
Warning (10036): Verilog HDL or VHDL warning at affichage.vhd(34): object "adc_sample_data" assigned a value but never read File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 34
Info (12128): Elaborating entity "dec7seg" for hierarchy "affichage:afficher|dec7seg:Affichecanal" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 77
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "affichage:afficher|Div6" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "affichage:afficher|Div5" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 60
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "affichage:afficher|Div3" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 58
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "affichage:afficher|Mult0" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 48
Info (12130): Elaborated megafunction instantiation "affichage:afficher|lpm_divide:Div6" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 61
Info (12133): Instantiated megafunction "affichage:afficher|lpm_divide:Div6" with the following parameter: File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 61
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ktl.tdf
    Info (12023): Found entity 1: lpm_divide_ktl File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/lpm_divide_ktl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf
    Info (12023): Found entity 1: alt_u_div_mhe File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/alt_u_div_mhe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "affichage:afficher|lpm_divide:Div5" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 60
Info (12133): Instantiated megafunction "affichage:afficher|lpm_divide:Div5" with the following parameter: File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 60
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf
    Info (12023): Found entity 1: lpm_divide_ntl File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/lpm_divide_ntl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/alt_u_div_she.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "affichage:afficher|lpm_divide:Div3" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 58
Info (12133): Instantiated megafunction "affichage:afficher|lpm_divide:Div3" with the following parameter: File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 58
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1vl.tdf
    Info (12023): Found entity 1: lpm_divide_1vl File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/lpm_divide_1vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/sign_div_unsign_3nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gke.tdf
    Info (12023): Found entity 1: alt_u_div_gke File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/alt_u_div_gke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "affichage:afficher|lpm_mult:Mult0" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 48
Info (12133): Instantiated megafunction "affichage:afficher|lpm_mult:Mult0" with the following parameter: File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd Line: 48
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "affichage:afficher|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "affichage:afficher|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "affichage:afficher|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "affichage:afficher|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "affichage:afficher|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "affichage:afficher|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf
    Info (12023): Found entity 1: add_sub_frg File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/add_sub_frg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "affichage:afficher|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "affichage:afficher|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "affichage:afficher|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "affichage:afficher|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf
    Info (12023): Found entity 1: add_sub_arg File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/add_sub_arg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "affichage:afficher|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "affichage:afficher|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver. File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "CLK_I2C_SDA" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 45
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 56
Info (13000): Registers with preset signals will power-up high File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 53
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "DAC:interface_DAC|data_tx[6]" is converted into an equivalent circuit using register "DAC:interface_DAC|data_tx[6]~_emulated" and latch "DAC:interface_DAC|data_tx[6]~1" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 117
    Warning (13310): Register "DAC:interface_DAC|data_tx[5]" is converted into an equivalent circuit using register "DAC:interface_DAC|data_tx[5]~_emulated" and latch "DAC:interface_DAC|data_tx[5]~5" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 117
    Warning (13310): Register "DAC:interface_DAC|data_tx[4]" is converted into an equivalent circuit using register "DAC:interface_DAC|data_tx[4]~_emulated" and latch "DAC:interface_DAC|data_tx[4]~9" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 117
    Warning (13310): Register "DAC:interface_DAC|data_tx[1]" is converted into an equivalent circuit using register "DAC:interface_DAC|data_tx[1]~_emulated" and latch "DAC:interface_DAC|data_tx[1]~13" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 117
    Warning (13310): Register "DAC:interface_DAC|data_tx[3]" is converted into an equivalent circuit using register "DAC:interface_DAC|data_tx[3]~_emulated" and latch "DAC:interface_DAC|data_tx[3]~17" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 117
    Warning (13310): Register "DAC:interface_DAC|data_tx[2]" is converted into an equivalent circuit using register "DAC:interface_DAC|data_tx[2]~_emulated" and latch "DAC:interface_DAC|data_tx[2]~21" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 117
    Warning (13310): Register "DAC:interface_DAC|data_tx[0]" is converted into an equivalent circuit using register "DAC:interface_DAC|data_tx[0]~_emulated" and latch "DAC:interface_DAC|data_tx[0]~25" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 117
    Warning (13310): Register "DAC:interface_DAC|data_tx[7]" is converted into an equivalent circuit using register "DAC:interface_DAC|data_tx[7]~_emulated" and latch "DAC:interface_DAC|data_tx[7]~29" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 117
    Warning (13310): Register "DAC:interface_DAC|data_tx[9]" is converted into an equivalent circuit using register "DAC:interface_DAC|data_tx[9]~_emulated" and latch "DAC:interface_DAC|data_tx[9]~33" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 117
    Warning (13310): Register "DAC:interface_DAC|data_tx[11]" is converted into an equivalent circuit using register "DAC:interface_DAC|data_tx[11]~_emulated" and latch "DAC:interface_DAC|data_tx[11]~37" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 117
    Warning (13310): Register "DAC:interface_DAC|data_tx[10]" is converted into an equivalent circuit using register "DAC:interface_DAC|data_tx[10]~_emulated" and latch "DAC:interface_DAC|data_tx[10]~41" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 117
    Warning (13310): Register "DAC:interface_DAC|data_tx[8]" is converted into an equivalent circuit using register "DAC:interface_DAC|data_tx[8]~_emulated" and latch "DAC:interface_DAC|data_tx[8]~45" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd Line: 117
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[0]~synth" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13010): Node "GPIO[1]~synth" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13010): Node "GPIO[2]~synth" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13010): Node "GPIO[3]~synth" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
    Warning (13010): Node "GPIO[4]~synth" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 52
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 18
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 19
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 20
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 21
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 22
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 23
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 23
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 23
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 23
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 23
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 23
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 23
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 23
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 24
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 26
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 28
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 29
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 29
    Warning (13410): Pin "DRAM_DQ[0]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[1]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[2]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[3]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[4]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[5]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[6]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[7]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[8]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[9]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[10]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[11]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[12]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[13]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[14]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_DQ[15]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 30
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 31
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 32
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 33
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 34
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 35
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 36
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 38
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 39
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 40
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 40
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 40
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 40
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 41
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 41
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 41
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 41
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 42
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 42
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 42
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 42
    Warning (13410): Pin "CLK_I2C_SCL" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 44
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 46
    Warning (13410): Pin "GSENSOR_INT[1]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 49
    Warning (13410): Pin "GSENSOR_INT[2]" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 49
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 50
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Warning (335093): The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'adc_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'
Info (332104): Reading SDC File: 'DE10_Lite.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll_sys|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|altpll_sys|sd1|pll7|clk[0]} {u0|altpll_sys|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_sys|sd1|pll7|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {u0|altpll_sys|sd1|pll7|clk[1]} {u0|altpll_sys|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: DAC:interface_DAC|data_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DAC:interface_DAC|sda_int is being clocked by DAC:interface_DAC|data_clk
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DAC:interface_DAC|data_tx[10]~41 is being clocked by KEY[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance|clkin_from_pll_c0  to: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|eoc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000   ADC_CLK_10
    Info (332111):   20.000 MAX10_CLK1_50
    Info (332111):   20.000 MAX10_CLK2_50
    Info (332111):   40.000 u0|altpll_sys|sd1|pll7|clk[0]
    Info (332111):  100.000 u0|altpll_sys|sd1|pll7|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 800 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/output_files/DE10_Lite.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 11
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 13
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 16
    Warning (15610): No output dependent on input pin "GSENSOR_SDI" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd Line: 48
Info (21057): Implemented 1025 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 116 output pins
    Info (21060): Implemented 55 bidirectional pins
    Info (21061): Implemented 824 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 192 warnings
    Info: Peak virtual memory: 4926 megabytes
    Info: Processing ended: Wed Mar 13 17:47:47 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/output_files/DE10_Lite.map.smsg.


