JDF B
// Created by Version 2.1 
PROJECT ISP_lab10
DESIGN isp_lab10 Normal
DEVKIT LC4256V-75T100I
ENTRY Schematic/Verilog HDL
MODULE ledscan_n.v
MODSTYLE LEDscan Normal
MODULE toplevel.v
MODSTYLE toplevel Normal
MODULE PS2_Receiver.v
MODSTYLE PS2_Receiver Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ModelSim
TOPMODULE toplevel
