{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 23:25:43 2015 " "Info: Processing started: Mon Sep 21 23:25:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_dp -c lab2_dp " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_dp -c lab2_dp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DLatch2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DLatch2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLatch2-behavioural " "Info: Found design unit 1: DLatch2-behavioural" {  } { { "DLatch2.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/DLatch2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DLatch2 " "Info: Found entity 1: DLatch2" {  } { { "DLatch2.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/DLatch2.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dflipflop-behavioural " "Info: Found design unit 1: Dflipflop-behavioural" {  } { { "Dflipflop.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/Dflipflop.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dflipflop " "Info: Found entity 1: Dflipflop" {  } { { "Dflipflop.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/Dflipflop.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRLatch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SRLatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRLatch-dataflow " "Info: Found design unit 1: SRLatch-dataflow" {  } { { "SRLatch.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/SRLatch.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRLatch " "Info: Found entity 1: SRLatch" {  } { { "SRLatch.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/SRLatch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_SRLatch_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_SRLatch_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test_SRLatch_1 " "Info: Found design unit 1: test-test_SRLatch_1" {  } { { "test_SRLatch_1.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_SRLatch_1.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test_SRLatch_1.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_SRLatch_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRLatch_nor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SRLatch_nor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRLatch_nor-dataflow " "Info: Found design unit 1: SRLatch_nor-dataflow" {  } { { "SRLatch_nor.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/SRLatch_nor.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRLatch_nor " "Info: Found entity 1: SRLatch_nor" {  } { { "SRLatch_nor.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/SRLatch_nor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_SRLatch_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_SRLatch_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_nor-test_SRLatch_2 " "Info: Found design unit 1: test_nor-test_SRLatch_2" {  } { { "test_SRLatch_2.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_SRLatch_2.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_nor " "Info: Found entity 1: test_nor" {  } { { "test_SRLatch_2.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_SRLatch_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_Dbit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_Dbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testdbit-tb_Dbit " "Info: Found design unit 1: testdbit-tb_Dbit" {  } { { "test_Dbit.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_Dbit.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 testdbit " "Info: Found entity 1: testdbit" {  } { { "test_Dbit.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_Dbit.vhd" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_gen-bhv " "Info: Found design unit 1: reg_gen-bhv" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_gen " "Info: Found entity 1: reg_gen" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tb_reg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testreg-tb_reg " "Info: Found design unit 1: testreg-tb_reg" {  } { { "tb_reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/tb_reg_gen.vhd" 3 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 testreg " "Info: Found entity 1: testreg" {  } { { "tb_reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/tb_reg_gen.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dflipflop_bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Dflipflop_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dflipflop_bit-behavioural " "Info: Found design unit 1: Dflipflop_bit-behavioural" {  } { { "Dflipflop_bit.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/Dflipflop_bit.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dflipflop_bit " "Info: Found entity 1: Dflipflop_bit" {  } { { "Dflipflop_bit.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/Dflipflop_bit.vhd" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DLatch2_bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DLatch2_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLatch2_bit-behavioural " "Info: Found design unit 1: DLatch2_bit-behavioural" {  } { { "DLatch2_bit.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/DLatch2_bit.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DLatch2_bit " "Info: Found entity 1: DLatch2_bit" {  } { { "DLatch2_bit.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/DLatch2_bit.vhd" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_Dstd_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_Dstd_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teststd_logic-tb_std_logic " "Info: Found design unit 1: teststd_logic-tb_std_logic" {  } { { "test_Dstd_logic.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_Dstd_logic.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 teststd_logic " "Info: Found entity 1: teststd_logic" {  } { { "test_Dstd_logic.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_Dstd_logic.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc5_pack.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file opc5_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opc5_pack " "Info: Found design unit 1: opc5_pack" {  } { { "opc5_pack.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_pack.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 opc5_pack-body " "Info: Found design unit 2: opc5_pack-body" {  } { { "opc5_pack.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_pack.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_opc5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tb_opc5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_opc-arch " "Info: Found design unit 1: test_opc-arch" {  } { { "tb_opc5.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/tb_opc5.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_opc " "Info: Found entity 1: test_opc" {  } { { "tb_opc5.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/tb_opc5.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc5_bustest.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file opc5_bustest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opc5_bustest-blv " "Info: Found design unit 1: opc5_bustest-blv" {  } { { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 opc5_bustest " "Info: Found entity 1: opc5_bustest" {  } { { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "opc5_bustest " "Info: Elaborating entity \"opc5_bustest\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_gen reg_gen:T1 " "Info: Elaborating entity \"reg_gen\" for hierarchy \"reg_gen:T1\"" {  } { { "opc5_bustest.vhd" "T1" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T2\|q\[0\]\[0\] High " "Critical Warning (18010): Register reg_gen:T2\|q\[0\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T1\|q\[0\]\[0\] High " "Critical Warning (18010): Register reg_gen:T1\|q\[0\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T2\|q\[1\]\[0\] High " "Critical Warning (18010): Register reg_gen:T2\|q\[1\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T1\|q\[1\]\[0\] High " "Critical Warning (18010): Register reg_gen:T1\|q\[1\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T2\|q\[2\]\[0\] High " "Critical Warning (18010): Register reg_gen:T2\|q\[2\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T1\|q\[2\]\[0\] High " "Critical Warning (18010): Register reg_gen:T1\|q\[2\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T2\|q\[3\]\[0\] High " "Critical Warning (18010): Register reg_gen:T2\|q\[3\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T1\|q\[3\]\[0\] High " "Critical Warning (18010): Register reg_gen:T1\|q\[3\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Info: Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Info: Implemented 48 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 23:25:46 2015 " "Info: Processing ended: Mon Sep 21 23:25:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
