INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l/Desktop/6463ADVHDes/code/project_2/project_2.sim/sim_1/synth/timing/RRT_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RRT
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_2/project_2.srcs/sim_1/new/RRT_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RRT_TB
