\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{Design}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{SDK Lab specification}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{HDL}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.3}{SDK}{section.2}% 5
\BOOKMARK [2][-]{subsection.2.4}{Errors}{section.2}% 6
\BOOKMARK [1][-]{section.3}{Simulation}{}% 7
\BOOKMARK [1][-]{section.4}{Conclusion}{}% 8
\BOOKMARK [1][-]{section.5}{Appendix}{}% 9
\BOOKMARK [2][-]{subsection.5.1}{Lesson Learned}{section.5}% 10
\BOOKMARK [3][-]{subsubsection.5.1.1}{Vivado Language Templates}{subsection.5.1}% 11
\BOOKMARK [3][-]{subsubsection.5.1.2}{Clock divider not working}{subsection.5.1}% 12
\BOOKMARK [3][-]{subsubsection.5.1.3}{Implementation Error [Place 30-574] Poor placement for routing between an I/O pin and BUFG}{subsection.5.1}% 13
