<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c.html">Component : ALT_ECC_EMAC1_RX_ECC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd3c44effa3e703f3ef0e55f5f5aea224"></a><a class="anchor" id="ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad440184a1f1fdee392d66ea0c2daa922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad440184a1f1fdee392d66ea0c2daa922">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad440184a1f1fdee392d66ea0c2daa922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24311c439fce4d99c008aa9fb8d7ae83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga24311c439fce4d99c008aa9fb8d7ae83">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga24311c439fce4d99c008aa9fb8d7ae83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c36e534fc876e949b2e13fa4b989f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga61c36e534fc876e949b2e13fa4b989f0">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga61c36e534fc876e949b2e13fa4b989f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3890ee8a41205833ff47c68d501c0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gab3890ee8a41205833ff47c68d501c0b2">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:gab3890ee8a41205833ff47c68d501c0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4d89e670cb587d07f9414c2fddcdc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga0a4d89e670cb587d07f9414c2fddcdc8">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga0a4d89e670cb587d07f9414c2fddcdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab69e0689d147c2866e10135caf4c38f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaab69e0689d147c2866e10135caf4c38f">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaab69e0689d147c2866e10135caf4c38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157ed43484b35b4533032fdeaa93ee9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga157ed43484b35b4533032fdeaa93ee9c">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga157ed43484b35b4533032fdeaa93ee9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f4162742724be6823d4362a49d2b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga57f4162742724be6823d4362a49d2b6d">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga57f4162742724be6823d4362a49d2b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp11262ab519ddd4d3f51e81bebe3f8446"></a><a class="anchor" id="ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga884ce433b26b76cb102170f71047bbe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga884ce433b26b76cb102170f71047bbe6">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga884ce433b26b76cb102170f71047bbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2716126585ad21c7f4fceff6e0039eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga2716126585ad21c7f4fceff6e0039eba">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga2716126585ad21c7f4fceff6e0039eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32bf95b3d22649d861398d13060c99e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gae32bf95b3d22649d861398d13060c99e">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae32bf95b3d22649d861398d13060c99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33279c22ed538f3a1eb10c012319336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf33279c22ed538f3a1eb10c012319336">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:gaf33279c22ed538f3a1eb10c012319336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79410f0db7aa1d57c51579974767b73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga79410f0db7aa1d57c51579974767b73e">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga79410f0db7aa1d57c51579974767b73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec74c0a31ac607426f3b4128afecc9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaec74c0a31ac607426f3b4128afecc9df">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaec74c0a31ac607426f3b4128afecc9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f017822d5d55aad8349273bb1cff84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga22f017822d5d55aad8349273bb1cff84">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga22f017822d5d55aad8349273bb1cff84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2a88992807b154327ba766dd79075c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gabc2a88992807b154327ba766dd79075c">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:gabc2a88992807b154327ba766dd79075c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp710b04072f1430f46e758136c05395eb"></a><a class="anchor" id="ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad0cb910ce55d2861464e232181e9e47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad0cb910ce55d2861464e232181e9e47b">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad0cb910ce55d2861464e232181e9e47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab239646504b4a44f1a1a3a20356bd7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gab239646504b4a44f1a1a3a20356bd7bb">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gab239646504b4a44f1a1a3a20356bd7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d0089a51e3a10a1e342d24e553abc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga76d0089a51e3a10a1e342d24e553abc1">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga76d0089a51e3a10a1e342d24e553abc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4066add49e270efb9c271429a521894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gab4066add49e270efb9c271429a521894">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:gab4066add49e270efb9c271429a521894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02e38881009e3ea8cbea0fbdfa64729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gac02e38881009e3ea8cbea0fbdfa64729">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:gac02e38881009e3ea8cbea0fbdfa64729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9389e7d8173c695865e944834867ecff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9389e7d8173c695865e944834867ecff">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9389e7d8173c695865e944834867ecff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d6fd2b2745e6e6d7cab6936bf997df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga10d6fd2b2745e6e6d7cab6936bf997df">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga10d6fd2b2745e6e6d7cab6936bf997df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7695fe8ced9307589fd8ce9c8d4cb9e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga7695fe8ced9307589fd8ce9c8d4cb9e5">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga7695fe8ced9307589fd8ce9c8d4cb9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfd6568dd78991461e5f0c2b5dd559ce5"></a><a class="anchor" id="ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga86ca295d219807719451ecba2ef05d7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga86ca295d219807719451ecba2ef05d7f">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga86ca295d219807719451ecba2ef05d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac74fcaf1a6f0a5c12c8b5744ab2c7e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaac74fcaf1a6f0a5c12c8b5744ab2c7e7">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gaac74fcaf1a6f0a5c12c8b5744ab2c7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8bf9f7c372b86787158b1252f01a81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gac8bf9f7c372b86787158b1252f01a81a">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac8bf9f7c372b86787158b1252f01a81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186f5fc4ef0213305732446b754ade4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga186f5fc4ef0213305732446b754ade4d">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga186f5fc4ef0213305732446b754ade4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62796e552af92b60c273a5e70f543243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga62796e552af92b60c273a5e70f543243">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:ga62796e552af92b60c273a5e70f543243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe2fbc7cac126725dee115a9e5e8665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga4fe2fbc7cac126725dee115a9e5e8665">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4fe2fbc7cac126725dee115a9e5e8665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b52355aa948b71b417c5fd1b2036a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga1b52355aa948b71b417c5fd1b2036a5c">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga1b52355aa948b71b417c5fd1b2036a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae991552907c24bf19437d6d899e46b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gae991552907c24bf19437d6d899e46b05">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:gae991552907c24bf19437d6d899e46b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabef9afe31d4ccf3332e9f11c4728c435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gabef9afe31d4ccf3332e9f11c4728c435">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gabef9afe31d4ccf3332e9f11c4728c435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656ee116e4ebe94b8e0cc08630a126fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga656ee116e4ebe94b8e0cc08630a126fd">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:ga656ee116e4ebe94b8e0cc08630a126fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gadbd513ca53d148f350f8ab7a75e7b8cf"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gadbd513ca53d148f350f8ab7a75e7b8cf">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_t</a></td></tr>
<tr class="separator:gadbd513ca53d148f350f8ab7a75e7b8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5507e5074e84554563735798ab833b27"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaed548965d7cf8907c300aea35d74022"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a83339a64b21fe739ea5dfac3dbeff0d2"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa3fe9fa8545b4dcf5a8427256b202cf3"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a91d3a7797e1d63a80b2f391988ff94f4"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7256c7e1a4c74ed9919e94f0cac198d8"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a769ea9c9df60bca883e7a95103608362"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0a30bc260240e09215be66171f63697f"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gad440184a1f1fdee392d66ea0c2daa922"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga24311c439fce4d99c008aa9fb8d7ae83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga61c36e534fc876e949b2e13fa4b989f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab3890ee8a41205833ff47c68d501c0b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0a4d89e670cb587d07f9414c2fddcdc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaab69e0689d147c2866e10135caf4c38f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga157ed43484b35b4533032fdeaa93ee9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga57f4162742724be6823d4362a49d2b6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga884ce433b26b76cb102170f71047bbe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2716126585ad21c7f4fceff6e0039eba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae32bf95b3d22649d861398d13060c99e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf33279c22ed538f3a1eb10c012319336"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga79410f0db7aa1d57c51579974767b73e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaec74c0a31ac607426f3b4128afecc9df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga22f017822d5d55aad8349273bb1cff84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabc2a88992807b154327ba766dd79075c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad0cb910ce55d2861464e232181e9e47b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab239646504b4a44f1a1a3a20356bd7bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga76d0089a51e3a10a1e342d24e553abc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab4066add49e270efb9c271429a521894"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac02e38881009e3ea8cbea0fbdfa64729"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9389e7d8173c695865e944834867ecff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga10d6fd2b2745e6e6d7cab6936bf997df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7695fe8ced9307589fd8ce9c8d4cb9e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga86ca295d219807719451ecba2ef05d7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaac74fcaf1a6f0a5c12c8b5744ab2c7e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac8bf9f7c372b86787158b1252f01a81a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga186f5fc4ef0213305732446b754ade4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga62796e552af92b60c273a5e70f543243"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4fe2fbc7cac126725dee115a9e5e8665"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1b52355aa948b71b417c5fd1b2036a5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae991552907c24bf19437d6d899e46b05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabef9afe31d4ccf3332e9f11c4728c435"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga656ee116e4ebe94b8e0cc08630a126fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gadbd513ca53d148f350f8ab7a75e7b8cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gadbd513ca53d148f350f8ab7a75e7b8cf">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___e_m_a_c1___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC1_RX_ECC_ECC_WDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
