

================================================================
== Vivado HLS Report for 'cmpy_complex_top_myatan2_complex_ap_fixed_s'
================================================================
* Date:           Mon Feb 08 23:42:54 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        DispCheck
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   10|   10|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+-----+-----+-----+-----+----------+
        |                                        |                              |  Latency  |  Interval | Pipeline |
        |                Instance                |            Module            | min | max | min | max |   Type   |
        +----------------------------------------+------------------------------+-----+-----+-----+-----+----------+
        |grp_cmpy_complex_top_cordic_base_fu_32  |cmpy_complex_top_cordic_base  |   10|   10|    1|    1| function |
        +----------------------------------------+------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     663|   1502|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|      11|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     674|   1504|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+-------+-----+------+
    |                Instance                |            Module            | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------------------------+------------------------------+---------+-------+-----+------+
    |grp_cmpy_complex_top_cordic_base_fu_32  |cmpy_complex_top_cordic_base  |        0|      0|  663|  1502|
    +----------------------------------------+------------------------------+---------+-------+-----+------+
    |Total                                   |                              |        0|      0|  663|  1502|
    +----------------------------------------+------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_74  |    or    |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |xin_TDATA_blk_n  |   1|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |   1|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1   |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10  |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2   |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3   |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4   |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5   |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6   |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7   |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8   |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9   |  1|   0|    1|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 11|   0|   11|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | cmpy_complex_top_myatan2<complex,ap_fixed > | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | cmpy_complex_top_myatan2<complex,ap_fixed > | return value |
|ap_start         |  in |    1| ap_ctrl_hs | cmpy_complex_top_myatan2<complex,ap_fixed > | return value |
|ap_done          | out |    1| ap_ctrl_hs | cmpy_complex_top_myatan2<complex,ap_fixed > | return value |
|ap_idle          | out |    1| ap_ctrl_hs | cmpy_complex_top_myatan2<complex,ap_fixed > | return value |
|ap_ready         | out |    1| ap_ctrl_hs | cmpy_complex_top_myatan2<complex,ap_fixed > | return value |
|ap_ce            |  in |    1| ap_ctrl_hs | cmpy_complex_top_myatan2<complex,ap_fixed > | return value |
|xin_TDATA_blk_n  | out |    1| ap_ctrl_hs | cmpy_complex_top_myatan2<complex,ap_fixed > | return value |
|ap_return        | out |   20| ap_ctrl_hs | cmpy_complex_top_myatan2<complex,ap_fixed > | return value |
|xin_TVALID       |  in |    1|    axis    |                     xin                     |    pointer   |
|xin_TDATA        |  in |   24|    axis    |                     xin                     |    pointer   |
|xin_TREADY       | out |    1|    axis    |                     xin                     |    pointer   |
+-----------------+-----+-----+------------+---------------------------------------------+--------------+

