
0703_lcd_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005190  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000ec38  08005370  08005370  00006370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013fa8  08013fa8  0001505c  2**0
                  CONTENTS
  4 .ARM          00000008  08013fa8  08013fa8  00014fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013fb0  08013fb0  0001505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08013fb0  08013fb0  00014fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08013fb8  08013fb8  00014fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08013fc0  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  2000005c  0801401c  0001505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000314  0801401c  00015314  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002301a  00000000  00000000  0001508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fad  00000000  00000000  000380a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b0  00000000  00000000  0003c058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000213f  00000000  00000000  0003d608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b0cd  00000000  00000000  0003f747  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b656  00000000  00000000  0006a814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001006cd  00000000  00000000  00085e6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  00186537  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f78  00000000  00000000  001865c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0018c538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000d36c  00000000  00000000  0018c592  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005358 	.word	0x08005358

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08005358 	.word	0x08005358

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <_ZN12Adafruit_GFX9setCursorEss>:
    @brief  Set text cursor location
    @param  x    X coordinate in pixels
    @param  y    Y coordinate in pixels
  */
  /**********************************************************************/
  void setCursor(int16_t x, int16_t y) {
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
 80002d8:	460b      	mov	r3, r1
 80002da:	807b      	strh	r3, [r7, #2]
 80002dc:	4613      	mov	r3, r2
 80002de:	803b      	strh	r3, [r7, #0]
    cursor_x = x;
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	887a      	ldrh	r2, [r7, #2]
 80002e4:	821a      	strh	r2, [r3, #16]
    cursor_y = y;
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	883a      	ldrh	r2, [r7, #0]
 80002ea:	825a      	strh	r2, [r3, #18]
  }
 80002ec:	bf00      	nop
 80002ee:	370c      	adds	r7, #12
 80002f0:	46bd      	mov	sp, r7
 80002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f6:	4770      	bx	lr

080002f8 <_ZN12Adafruit_GFX12setTextColorEtt>:
    @brief   Set text font color with custom background color
    @param   c   16-bit 5-6-5 Color to draw text with
    @param   bg  16-bit 5-6-5 Color to draw background/fill with
  */
  /**********************************************************************/
  void setTextColor(uint16_t c, uint16_t bg) {
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	6078      	str	r0, [r7, #4]
 8000300:	460b      	mov	r3, r1
 8000302:	807b      	strh	r3, [r7, #2]
 8000304:	4613      	mov	r3, r2
 8000306:	803b      	strh	r3, [r7, #0]
    textcolor = c;
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	887a      	ldrh	r2, [r7, #2]
 800030c:	829a      	strh	r2, [r3, #20]
    textbgcolor = bg;
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	883a      	ldrh	r2, [r7, #0]
 8000312:	82da      	strh	r2, [r3, #22]
  }
 8000314:	bf00      	nop
 8000316:	370c      	adds	r7, #12
 8000318:	46bd      	mov	sp, r7
 800031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031e:	4770      	bx	lr

08000320 <_ZN15Adafruit_SPITFTD1Ev>:

  Adafruit_SPITFT(uint16_t w, uint16_t h, CallbackType callback);

  // DESTRUCTOR ----------------------------------------------------------

  ~Adafruit_SPITFT(){};
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
 8000328:	4a04      	ldr	r2, [pc, #16]	@ (800033c <_ZN15Adafruit_SPITFTD1Ev+0x1c>)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	601a      	str	r2, [r3, #0]
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	4618      	mov	r0, r3
 8000332:	370c      	adds	r7, #12
 8000334:	46bd      	mov	sp, r7
 8000336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033a:	4770      	bx	lr
 800033c:	08013e3c 	.word	0x08013e3c

08000340 <_Z12lcd_callbackN15Adafruit_SPITFT6SpiCmdEPhj>:
//#include "Fonts/FreeSerif12pt7b.h"

using SpiCmd = Adafruit_SPITFT::SpiCmd;

void lcd_callback(SpiCmd cmd, uint8_t* pdata, size_t size)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b086      	sub	sp, #24
 8000344:	af00      	add	r7, sp, #0
 8000346:	60f8      	str	r0, [r7, #12]
 8000348:	60b9      	str	r1, [r7, #8]
 800034a:	607a      	str	r2, [r7, #4]
  auto spi = hspi1.Instance;
 800034c:	4b1c      	ldr	r3, [pc, #112]	@ (80003c0 <_Z12lcd_callbackN15Adafruit_SPITFT6SpiCmdEPhj+0x80>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	617b      	str	r3, [r7, #20]
  switch (cmd)
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	2b07      	cmp	r3, #7
 8000356:	d82e      	bhi.n	80003b6 <_Z12lcd_callbackN15Adafruit_SPITFT6SpiCmdEPhj+0x76>
 8000358:	a201      	add	r2, pc, #4	@ (adr r2, 8000360 <_Z12lcd_callbackN15Adafruit_SPITFT6SpiCmdEPhj+0x20>)
 800035a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800035e:	bf00      	nop
 8000360:	080003b5 	.word	0x080003b5
 8000364:	080003b5 	.word	0x080003b5
 8000368:	080003b5 	.word	0x080003b5
 800036c:	080003b5 	.word	0x080003b5
 8000370:	08000381 	.word	0x08000381
 8000374:	0800038f 	.word	0x0800038f
 8000378:	0800039d 	.word	0x0800039d
 800037c:	080003ad 	.word	0x080003ad

  case SpiCmd::cs_high:
    break;

  case SpiCmd::dc_low:
    HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8000380:	2200      	movs	r2, #0
 8000382:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000386:	480f      	ldr	r0, [pc, #60]	@ (80003c4 <_Z12lcd_callbackN15Adafruit_SPITFT6SpiCmdEPhj+0x84>)
 8000388:	f001 fb5e 	bl	8001a48 <HAL_GPIO_WritePin>
    break;
 800038c:	e013      	b.n	80003b6 <_Z12lcd_callbackN15Adafruit_SPITFT6SpiCmdEPhj+0x76>

  case SpiCmd::dc_high:
    HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 800038e:	2201      	movs	r2, #1
 8000390:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000394:	480b      	ldr	r0, [pc, #44]	@ (80003c4 <_Z12lcd_callbackN15Adafruit_SPITFT6SpiCmdEPhj+0x84>)
 8000396:	f001 fb57 	bl	8001a48 <HAL_GPIO_WritePin>
    break;
 800039a:	e00c      	b.n	80003b6 <_Z12lcd_callbackN15Adafruit_SPITFT6SpiCmdEPhj+0x76>

  case SpiCmd::transmit:
    HAL_SPI_Transmit(&hspi1, pdata, size, size);
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	b29a      	uxth	r2, r3
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	68b9      	ldr	r1, [r7, #8]
 80003a4:	4806      	ldr	r0, [pc, #24]	@ (80003c0 <_Z12lcd_callbackN15Adafruit_SPITFT6SpiCmdEPhj+0x80>)
 80003a6:	f002 fa02 	bl	80027ae <HAL_SPI_Transmit>
//    }
//    while (LL_SPI_IsActiveFlag_BSY(spi))
//      ;
//    LL_SPI_Disable(spi);

    break;
 80003aa:	e004      	b.n	80003b6 <_Z12lcd_callbackN15Adafruit_SPITFT6SpiCmdEPhj+0x76>
//      ;
//    LL_SPI_Disable(spi);
//    break;

  case SpiCmd::delay:
    HAL_Delay(size);
 80003ac:	6878      	ldr	r0, [r7, #4]
 80003ae:	f000 fec5 	bl	800113c <HAL_Delay>
    break;
 80003b2:	e000      	b.n	80003b6 <_Z12lcd_callbackN15Adafruit_SPITFT6SpiCmdEPhj+0x76>
    break;
 80003b4:	bf00      	nop
  }
}
 80003b6:	bf00      	nop
 80003b8:	3718      	adds	r7, #24
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	200000b4 	.word	0x200000b4
 80003c4:	48000800 	.word	0x48000800

080003c8 <setup>:

Adafruit_ST7789 lcd(240, 320, lcd_callback);

void setup()
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af02      	add	r7, sp, #8
  HAL_Delay(500);
 80003ce:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80003d2:	f000 feb3 	bl	800113c <HAL_Delay>
  lcd.init(240, 320);
 80003d6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80003da:	21f0      	movs	r1, #240	@ 0xf0
 80003dc:	482e      	ldr	r0, [pc, #184]	@ (8000498 <setup+0xd0>)
 80003de:	f004 f935 	bl	800464c <_ZN15Adafruit_ST77894initEtt>
  lcd.setRotation(1);
 80003e2:	2101      	movs	r1, #1
 80003e4:	482c      	ldr	r0, [pc, #176]	@ (8000498 <setup+0xd0>)
 80003e6:	f004 f8db 	bl	80045a0 <_ZN15Adafruit_ST778911setRotationEh>
  lcd.fillScreen(ST77XX_BLACK);
 80003ea:	2100      	movs	r1, #0
 80003ec:	482a      	ldr	r0, [pc, #168]	@ (8000498 <setup+0xd0>)
 80003ee:	f003 f9dd 	bl	80037ac <_ZN12Adafruit_GFX10fillScreenEt>
  lcd_show_picture(0, 0, 120, 240, gImage_kun);
 80003f2:	4b2a      	ldr	r3, [pc, #168]	@ (800049c <setup+0xd4>)
 80003f4:	9300      	str	r3, [sp, #0]
 80003f6:	23f0      	movs	r3, #240	@ 0xf0
 80003f8:	2278      	movs	r2, #120	@ 0x78
 80003fa:	2100      	movs	r1, #0
 80003fc:	2000      	movs	r0, #0
 80003fe:	f000 f859 	bl	80004b4 <lcd_show_picture>

  lcd.setCursor(121, 0);
 8000402:	2200      	movs	r2, #0
 8000404:	2179      	movs	r1, #121	@ 0x79
 8000406:	4824      	ldr	r0, [pc, #144]	@ (8000498 <setup+0xd0>)
 8000408:	f7ff ff62 	bl	80002d0 <_ZN12Adafruit_GFX9setCursorEss>
  lcd.setTextColor(ST77XX_CYAN, ST77XX_BLACK);
 800040c:	2200      	movs	r2, #0
 800040e:	f240 71ff 	movw	r1, #2047	@ 0x7ff
 8000412:	4821      	ldr	r0, [pc, #132]	@ (8000498 <setup+0xd0>)
 8000414:	f7ff ff70 	bl	80002f8 <_ZN12Adafruit_GFX12setTextColorEtt>
  lcd.setTextSize(2);
 8000418:	2102      	movs	r1, #2
 800041a:	481f      	ldr	r0, [pc, #124]	@ (8000498 <setup+0xd0>)
 800041c:	f003 fcbe 	bl	8003d9c <_ZN12Adafruit_GFX11setTextSizeEh>
  lcd.printf("MODE:\n");
 8000420:	491f      	ldr	r1, [pc, #124]	@ (80004a0 <setup+0xd8>)
 8000422:	481d      	ldr	r0, [pc, #116]	@ (8000498 <setup+0xd0>)
 8000424:	f004 fa60 	bl	80048e8 <_ZN5Print6printfEPKcz>
  lcd_show_picture(121, 25, 12, 20, MenuCursor16x16);
 8000428:	4b1e      	ldr	r3, [pc, #120]	@ (80004a4 <setup+0xdc>)
 800042a:	9300      	str	r3, [sp, #0]
 800042c:	2314      	movs	r3, #20
 800042e:	220c      	movs	r2, #12
 8000430:	2119      	movs	r1, #25
 8000432:	2079      	movs	r0, #121	@ 0x79
 8000434:	f000 f83e 	bl	80004b4 <lcd_show_picture>
  lcd.setCursor(180 , 25);
 8000438:	2219      	movs	r2, #25
 800043a:	21b4      	movs	r1, #180	@ 0xb4
 800043c:	4816      	ldr	r0, [pc, #88]	@ (8000498 <setup+0xd0>)
 800043e:	f7ff ff47 	bl	80002d0 <_ZN12Adafruit_GFX9setCursorEss>
  lcd.setTextColor(ST77XX_WHITE, ST77XX_BLACK);
 8000442:	2200      	movs	r2, #0
 8000444:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000448:	4813      	ldr	r0, [pc, #76]	@ (8000498 <setup+0xd0>)
 800044a:	f7ff ff55 	bl	80002f8 <_ZN12Adafruit_GFX12setTextColorEtt>
  lcd.printf("BASE\n");
 800044e:	4916      	ldr	r1, [pc, #88]	@ (80004a8 <setup+0xe0>)
 8000450:	4811      	ldr	r0, [pc, #68]	@ (8000498 <setup+0xd0>)
 8000452:	f004 fa49 	bl	80048e8 <_ZN5Print6printfEPKcz>
  lcd.setCursor(180, 45);
 8000456:	222d      	movs	r2, #45	@ 0x2d
 8000458:	21b4      	movs	r1, #180	@ 0xb4
 800045a:	480f      	ldr	r0, [pc, #60]	@ (8000498 <setup+0xd0>)
 800045c:	f7ff ff38 	bl	80002d0 <_ZN12Adafruit_GFX9setCursorEss>
  lcd.setTextColor(ST77XX_WHITE, ST77XX_BLACK);
 8000460:	2200      	movs	r2, #0
 8000462:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000466:	480c      	ldr	r0, [pc, #48]	@ (8000498 <setup+0xd0>)
 8000468:	f7ff ff46 	bl	80002f8 <_ZN12Adafruit_GFX12setTextColorEtt>
  lcd.printf("EXTEND (1)\n");
 800046c:	490f      	ldr	r1, [pc, #60]	@ (80004ac <setup+0xe4>)
 800046e:	480a      	ldr	r0, [pc, #40]	@ (8000498 <setup+0xd0>)
 8000470:	f004 fa3a 	bl	80048e8 <_ZN5Print6printfEPKcz>
  lcd.setCursor(180, 65);
 8000474:	2241      	movs	r2, #65	@ 0x41
 8000476:	21b4      	movs	r1, #180	@ 0xb4
 8000478:	4807      	ldr	r0, [pc, #28]	@ (8000498 <setup+0xd0>)
 800047a:	f7ff ff29 	bl	80002d0 <_ZN12Adafruit_GFX9setCursorEss>
  lcd.setTextColor(ST77XX_WHITE, ST77XX_BLACK);
 800047e:	2200      	movs	r2, #0
 8000480:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000484:	4804      	ldr	r0, [pc, #16]	@ (8000498 <setup+0xd0>)
 8000486:	f7ff ff37 	bl	80002f8 <_ZN12Adafruit_GFX12setTextColorEtt>
  lcd.printf("EXTEND (2)\n");
 800048a:	4909      	ldr	r1, [pc, #36]	@ (80004b0 <setup+0xe8>)
 800048c:	4802      	ldr	r0, [pc, #8]	@ (8000498 <setup+0xd0>)
 800048e:	f004 fa2b 	bl	80048e8 <_ZN5Print6printfEPKcz>
//    lcd.drawFastHLine(i, 320-1-i, 240-2*i, ST77XX_YELLOW);
//    lcd.drawFastVLine(i, 80+i, 240-2*i, ST77XX_GREEN);
//    lcd.drawFastVLine(240-1-i, 80+i, 240-2*i, ST77XX_BLUE);
//    HAL_Delay(100);
//  }
}
 8000492:	bf00      	nop
 8000494:	46bd      	mov	sp, r7
 8000496:	bd80      	pop	{r7, pc}
 8000498:	20000078 	.word	0x20000078
 800049c:	0800541c 	.word	0x0800541c
 80004a0:	08005370 	.word	0x08005370
 80004a4:	0801351c 	.word	0x0801351c
 80004a8:	08005378 	.word	0x08005378
 80004ac:	08005380 	.word	0x08005380
 80004b0:	0800538c 	.word	0x0800538c

080004b4 <lcd_show_picture>:

void lcd_show_picture(uint16_t x, uint16_t y , uint16_t col , uint16_t row , const unsigned char * p)
{
 80004b4:	b590      	push	{r4, r7, lr}
 80004b6:	b087      	sub	sp, #28
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	4604      	mov	r4, r0
 80004bc:	4608      	mov	r0, r1
 80004be:	4611      	mov	r1, r2
 80004c0:	461a      	mov	r2, r3
 80004c2:	4623      	mov	r3, r4
 80004c4:	80fb      	strh	r3, [r7, #6]
 80004c6:	4603      	mov	r3, r0
 80004c8:	80bb      	strh	r3, [r7, #4]
 80004ca:	460b      	mov	r3, r1
 80004cc:	807b      	strh	r3, [r7, #2]
 80004ce:	4613      	mov	r3, r2
 80004d0:	803b      	strh	r3, [r7, #0]
	uint16_t * data = (uint16_t *) p;
 80004d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80004d4:	617b      	str	r3, [r7, #20]
	for (int i = y ; i < row + y ; ++i)
 80004d6:	88bb      	ldrh	r3, [r7, #4]
 80004d8:	613b      	str	r3, [r7, #16]
 80004da:	e01a      	b.n	8000512 <lcd_show_picture+0x5e>
	{
		for ( int j = x ; j < col + x ; ++j)
 80004dc:	88fb      	ldrh	r3, [r7, #6]
 80004de:	60fb      	str	r3, [r7, #12]
 80004e0:	e00e      	b.n	8000500 <lcd_show_picture+0x4c>
		{
			lcd.drawPixel(j, i, *data++);
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	b219      	sxth	r1, r3
 80004e6:	693b      	ldr	r3, [r7, #16]
 80004e8:	b218      	sxth	r0, r3
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	1c9a      	adds	r2, r3, #2
 80004ee:	617a      	str	r2, [r7, #20]
 80004f0:	881b      	ldrh	r3, [r3, #0]
 80004f2:	4602      	mov	r2, r0
 80004f4:	480c      	ldr	r0, [pc, #48]	@ (8000528 <lcd_show_picture+0x74>)
 80004f6:	f003 fd6b 	bl	8003fd0 <_ZN15Adafruit_SPITFT9drawPixelEsst>
		for ( int j = x ; j < col + x ; ++j)
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	3301      	adds	r3, #1
 80004fe:	60fb      	str	r3, [r7, #12]
 8000500:	887a      	ldrh	r2, [r7, #2]
 8000502:	88fb      	ldrh	r3, [r7, #6]
 8000504:	4413      	add	r3, r2
 8000506:	68fa      	ldr	r2, [r7, #12]
 8000508:	429a      	cmp	r2, r3
 800050a:	dbea      	blt.n	80004e2 <lcd_show_picture+0x2e>
	for (int i = y ; i < row + y ; ++i)
 800050c:	693b      	ldr	r3, [r7, #16]
 800050e:	3301      	adds	r3, #1
 8000510:	613b      	str	r3, [r7, #16]
 8000512:	883a      	ldrh	r2, [r7, #0]
 8000514:	88bb      	ldrh	r3, [r7, #4]
 8000516:	4413      	add	r3, r2
 8000518:	693a      	ldr	r2, [r7, #16]
 800051a:	429a      	cmp	r2, r3
 800051c:	dbde      	blt.n	80004dc <lcd_show_picture+0x28>
		}
	}
}
 800051e:	bf00      	nop
 8000520:	bf00      	nop
 8000522:	371c      	adds	r7, #28
 8000524:	46bd      	mov	sp, r7
 8000526:	bd90      	pop	{r4, r7, pc}
 8000528:	20000078 	.word	0x20000078

0800052c <lcd_show_num>:
void lcd_show_num(int n)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
	lcd.setCursor(200, 145);
 8000534:	2291      	movs	r2, #145	@ 0x91
 8000536:	21c8      	movs	r1, #200	@ 0xc8
 8000538:	480a      	ldr	r0, [pc, #40]	@ (8000564 <lcd_show_num+0x38>)
 800053a:	f7ff fec9 	bl	80002d0 <_ZN12Adafruit_GFX9setCursorEss>
	lcd.printf("   ");
 800053e:	490a      	ldr	r1, [pc, #40]	@ (8000568 <lcd_show_num+0x3c>)
 8000540:	4808      	ldr	r0, [pc, #32]	@ (8000564 <lcd_show_num+0x38>)
 8000542:	f004 f9d1 	bl	80048e8 <_ZN5Print6printfEPKcz>
	lcd.setCursor(200, 145);
 8000546:	2291      	movs	r2, #145	@ 0x91
 8000548:	21c8      	movs	r1, #200	@ 0xc8
 800054a:	4806      	ldr	r0, [pc, #24]	@ (8000564 <lcd_show_num+0x38>)
 800054c:	f7ff fec0 	bl	80002d0 <_ZN12Adafruit_GFX9setCursorEss>
	lcd.print(n);
 8000550:	220a      	movs	r2, #10
 8000552:	6879      	ldr	r1, [r7, #4]
 8000554:	4803      	ldr	r0, [pc, #12]	@ (8000564 <lcd_show_num+0x38>)
 8000556:	f004 fa3d 	bl	80049d4 <_ZN5Print5printEii>
}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	20000078 	.word	0x20000078
 8000568:	08005398 	.word	0x08005398

0800056c <lcd_show_str>:
void lcd_show_str(int16_t x, int16_t y,const char * lmf)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af02      	add	r7, sp, #8
 8000572:	4603      	mov	r3, r0
 8000574:	603a      	str	r2, [r7, #0]
 8000576:	80fb      	strh	r3, [r7, #6]
 8000578:	460b      	mov	r3, r1
 800057a:	80bb      	strh	r3, [r7, #4]
	lcd.setCursor(x, y);
 800057c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000580:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000584:	4619      	mov	r1, r3
 8000586:	480b      	ldr	r0, [pc, #44]	@ (80005b4 <lcd_show_str+0x48>)
 8000588:	f7ff fea2 	bl	80002d0 <_ZN12Adafruit_GFX9setCursorEss>
	lcd.fillRect(x, y, 230, 20, BLACK);
 800058c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000590:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000594:	2300      	movs	r3, #0
 8000596:	9301      	str	r3, [sp, #4]
 8000598:	2314      	movs	r3, #20
 800059a:	9300      	str	r3, [sp, #0]
 800059c:	23e6      	movs	r3, #230	@ 0xe6
 800059e:	4805      	ldr	r0, [pc, #20]	@ (80005b4 <lcd_show_str+0x48>)
 80005a0:	f003 feb6 	bl	8004310 <_ZN15Adafruit_SPITFT8fillRectEsssst>
	lcd.printf(lmf);
 80005a4:	6839      	ldr	r1, [r7, #0]
 80005a6:	4803      	ldr	r0, [pc, #12]	@ (80005b4 <lcd_show_str+0x48>)
 80005a8:	f004 f99e 	bl	80048e8 <_ZN5Print6printfEPKcz>
}
 80005ac:	bf00      	nop
 80005ae:	3708      	adds	r7, #8
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	20000078 	.word	0x20000078

080005b8 <lcd_show_black>:
void lcd_show_black(int16_t x, int16_t y , int16_t w, int16_t h)
{
 80005b8:	b590      	push	{r4, r7, lr}
 80005ba:	b085      	sub	sp, #20
 80005bc:	af02      	add	r7, sp, #8
 80005be:	4604      	mov	r4, r0
 80005c0:	4608      	mov	r0, r1
 80005c2:	4611      	mov	r1, r2
 80005c4:	461a      	mov	r2, r3
 80005c6:	4623      	mov	r3, r4
 80005c8:	80fb      	strh	r3, [r7, #6]
 80005ca:	4603      	mov	r3, r0
 80005cc:	80bb      	strh	r3, [r7, #4]
 80005ce:	460b      	mov	r3, r1
 80005d0:	807b      	strh	r3, [r7, #2]
 80005d2:	4613      	mov	r3, r2
 80005d4:	803b      	strh	r3, [r7, #0]
	lcd.fillRect(x, y, w, h, BLACK);
 80005d6:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 80005da:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80005de:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80005e2:	2300      	movs	r3, #0
 80005e4:	9301      	str	r3, [sp, #4]
 80005e6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80005ea:	9300      	str	r3, [sp, #0]
 80005ec:	4603      	mov	r3, r0
 80005ee:	4803      	ldr	r0, [pc, #12]	@ (80005fc <lcd_show_black+0x44>)
 80005f0:	f003 fe8e 	bl	8004310 <_ZN15Adafruit_SPITFT8fillRectEsssst>
}
 80005f4:	bf00      	nop
 80005f6:	370c      	adds	r7, #12
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd90      	pop	{r4, r7, pc}
 80005fc:	20000078 	.word	0x20000078

08000600 <_ZN15Adafruit_ST77xxD1Ev>:
#define ST77XX_MAGENTA 0xF81F
#define ST77XX_YELLOW 0xFFE0
#define ST77XX_ORANGE 0xFC00

/// Subclass of SPITFT for ST77xx displays (lots in common!)
class Adafruit_ST77xx : public Adafruit_SPITFT {
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
 8000608:	4a05      	ldr	r2, [pc, #20]	@ (8000620 <_ZN15Adafruit_ST77xxD1Ev+0x20>)
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	601a      	str	r2, [r3, #0]
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff fe85 	bl	8000320 <_ZN15Adafruit_SPITFTD1Ev>
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	4618      	mov	r0, r3
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	08013f1c 	.word	0x08013f1c

08000624 <_ZN15Adafruit_ST7789D1Ev>:
#define _ADAFRUIT_ST7789H_

#include "Adafruit_ST77xx.h"

/// Subclass of ST77XX type display for ST7789 TFT Driver
class Adafruit_ST7789 : public Adafruit_ST77xx {
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	4a05      	ldr	r2, [pc, #20]	@ (8000644 <_ZN15Adafruit_ST7789D1Ev+0x20>)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	601a      	str	r2, [r3, #0]
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	4618      	mov	r0, r3
 8000636:	f7ff ffe3 	bl	8000600 <_ZN15Adafruit_ST77xxD1Ev>
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	4618      	mov	r0, r3
 800063e:	3708      	adds	r7, #8
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	08013e9c 	.word	0x08013e9c

08000648 <_Z41__static_initialization_and_destruction_0ii>:
void loop()
{
  ;
}
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2b01      	cmp	r3, #1
 8000656:	d10b      	bne.n	8000670 <_Z41__static_initialization_and_destruction_0ii+0x28>
 8000658:	683b      	ldr	r3, [r7, #0]
 800065a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800065e:	4293      	cmp	r3, r2
 8000660:	d106      	bne.n	8000670 <_Z41__static_initialization_and_destruction_0ii+0x28>
Adafruit_ST7789 lcd(240, 320, lcd_callback);
 8000662:	4b0b      	ldr	r3, [pc, #44]	@ (8000690 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8000664:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000668:	21f0      	movs	r1, #240	@ 0xf0
 800066a:	480a      	ldr	r0, [pc, #40]	@ (8000694 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 800066c:	f003 ffe2 	bl	8004634 <_ZN15Adafruit_ST7789C1EttPFvN15Adafruit_SPITFT6SpiCmdEPhjE>
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d107      	bne.n	8000686 <_Z41__static_initialization_and_destruction_0ii+0x3e>
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800067c:	4293      	cmp	r3, r2
 800067e:	d102      	bne.n	8000686 <_Z41__static_initialization_and_destruction_0ii+0x3e>
 8000680:	4804      	ldr	r0, [pc, #16]	@ (8000694 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8000682:	f7ff ffcf 	bl	8000624 <_ZN15Adafruit_ST7789D1Ev>
}
 8000686:	bf00      	nop
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	08000341 	.word	0x08000341
 8000694:	20000078 	.word	0x20000078

08000698 <_GLOBAL__sub_I__Z12lcd_callbackN15Adafruit_SPITFT6SpiCmdEPhj>:
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
 800069c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80006a0:	2001      	movs	r0, #1
 80006a2:	f7ff ffd1 	bl	8000648 <_Z41__static_initialization_and_destruction_0ii>
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <_GLOBAL__sub_D__Z12lcd_callbackN15Adafruit_SPITFT6SpiCmdEPhj>:
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
 80006ac:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80006b0:	2000      	movs	r0, #0
 80006b2:	f7ff ffc9 	bl	8000648 <_Z41__static_initialization_and_destruction_0ii>
 80006b6:	bd80      	pop	{r7, pc}

080006b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b08a      	sub	sp, #40	@ 0x28
 80006bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006be:	f000 fccc 	bl	800105a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c2:	f000 f989 	bl	80009d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c6:	f000 faa1 	bl	8000c0c <MX_GPIO_Init>
  MX_DMA_Init();
 80006ca:	f000 fa75 	bl	8000bb8 <MX_DMA_Init>
  MX_SPI1_Init();
 80006ce:	f000 f9db 	bl	8000a88 <MX_SPI1_Init>
  MX_TIM8_Init();
 80006d2:	f000 fa17 	bl	8000b04 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  setup();
 80006d6:	f7ff fe77 	bl	80003c8 <setup>
//  uint8_t Direction;
//  uint16_t pre_Capturenum;
//  uint16_t result = 0;
//  int result_2 = 0;
//
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 80006da:	213c      	movs	r1, #60	@ 0x3c
 80006dc:	48af      	ldr	r0, [pc, #700]	@ (800099c <main+0x2e4>)
 80006de:	f002 fbe5 	bl	8002eac <HAL_TIM_Encoder_Start>
  GPIO_PinState prev = GPIO_PIN_SET;
 80006e2:	2301      	movs	r3, #1
 80006e4:	77fb      	strb	r3, [r7, #31]
  int flag = 0;
 80006e6:	2300      	movs	r3, #0
 80006e8:	617b      	str	r3, [r7, #20]
//	 state_phb = HAL_GPIO_ReadPin(GPIOB, 1<<7);
//	 state_pha_t = state_pha;
//	 state_phb_t = state_phb;
//	 lcd_show_num(dc);
//	 HAL_Delay(1);
	  int 	Direction = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim8);   //读取电机转动方向
 80006ea:	4bac      	ldr	r3, [pc, #688]	@ (800099c <main+0x2e4>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f003 0310 	and.w	r3, r3, #16
 80006f4:	2b10      	cmp	r3, #16
 80006f6:	bf0c      	ite	eq
 80006f8:	2301      	moveq	r3, #1
 80006fa:	2300      	movne	r3, #0
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	613b      	str	r3, [r7, #16]
	  int CaptureNumber =	(short)__HAL_TIM_GET_COUNTER(&htim8);
 8000700:	4ba6      	ldr	r3, [pc, #664]	@ (800099c <main+0x2e4>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000706:	b21b      	sxth	r3, r3
 8000708:	61bb      	str	r3, [r7, #24]
	  int counter = CaptureNumber  / 4 % 3 + 1;
 800070a:	69bb      	ldr	r3, [r7, #24]
 800070c:	2b00      	cmp	r3, #0
 800070e:	da00      	bge.n	8000712 <main+0x5a>
 8000710:	3303      	adds	r3, #3
 8000712:	109b      	asrs	r3, r3, #2
 8000714:	4619      	mov	r1, r3
 8000716:	4ba2      	ldr	r3, [pc, #648]	@ (80009a0 <main+0x2e8>)
 8000718:	fb83 3201 	smull	r3, r2, r3, r1
 800071c:	17cb      	asrs	r3, r1, #31
 800071e:	1ad2      	subs	r2, r2, r3
 8000720:	4613      	mov	r3, r2
 8000722:	005b      	lsls	r3, r3, #1
 8000724:	4413      	add	r3, r2
 8000726:	1aca      	subs	r2, r1, r3
 8000728:	1c53      	adds	r3, r2, #1
 800072a:	60fb      	str	r3, [r7, #12]
	  int phase = 0;
 800072c:	2300      	movs	r3, #0
 800072e:	60bb      	str	r3, [r7, #8]

	  switch(counter)
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	2b03      	cmp	r3, #3
 8000734:	d03b      	beq.n	80007ae <main+0xf6>
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	2b03      	cmp	r3, #3
 800073a:	dc51      	bgt.n	80007e0 <main+0x128>
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	2b01      	cmp	r3, #1
 8000740:	d003      	beq.n	800074a <main+0x92>
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	2b02      	cmp	r3, #2
 8000746:	d019      	beq.n	800077c <main+0xc4>
 8000748:	e04a      	b.n	80007e0 <main+0x128>
	  {
	  case 1:
		  lcd_show_picture(121, 45 , 12, 20, gImage_black);
 800074a:	4b96      	ldr	r3, [pc, #600]	@ (80009a4 <main+0x2ec>)
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	2314      	movs	r3, #20
 8000750:	220c      	movs	r2, #12
 8000752:	212d      	movs	r1, #45	@ 0x2d
 8000754:	2079      	movs	r0, #121	@ 0x79
 8000756:	f7ff fead 	bl	80004b4 <lcd_show_picture>
		  lcd_show_picture(121, 65 , 12, 20, gImage_black);
 800075a:	4b92      	ldr	r3, [pc, #584]	@ (80009a4 <main+0x2ec>)
 800075c:	9300      	str	r3, [sp, #0]
 800075e:	2314      	movs	r3, #20
 8000760:	220c      	movs	r2, #12
 8000762:	2141      	movs	r1, #65	@ 0x41
 8000764:	2079      	movs	r0, #121	@ 0x79
 8000766:	f7ff fea5 	bl	80004b4 <lcd_show_picture>
		  lcd_show_picture(121, 25, 12, 20, MenuCursor16x16);
 800076a:	4b8f      	ldr	r3, [pc, #572]	@ (80009a8 <main+0x2f0>)
 800076c:	9300      	str	r3, [sp, #0]
 800076e:	2314      	movs	r3, #20
 8000770:	220c      	movs	r2, #12
 8000772:	2119      	movs	r1, #25
 8000774:	2079      	movs	r0, #121	@ 0x79
 8000776:	f7ff fe9d 	bl	80004b4 <lcd_show_picture>
		  break;
 800077a:	e031      	b.n	80007e0 <main+0x128>
	  case 2:
		  lcd_show_picture(121, 65 , 12, 20, gImage_black);
 800077c:	4b89      	ldr	r3, [pc, #548]	@ (80009a4 <main+0x2ec>)
 800077e:	9300      	str	r3, [sp, #0]
 8000780:	2314      	movs	r3, #20
 8000782:	220c      	movs	r2, #12
 8000784:	2141      	movs	r1, #65	@ 0x41
 8000786:	2079      	movs	r0, #121	@ 0x79
 8000788:	f7ff fe94 	bl	80004b4 <lcd_show_picture>
		  lcd_show_picture(121, 25 , 12, 20, gImage_black);
 800078c:	4b85      	ldr	r3, [pc, #532]	@ (80009a4 <main+0x2ec>)
 800078e:	9300      	str	r3, [sp, #0]
 8000790:	2314      	movs	r3, #20
 8000792:	220c      	movs	r2, #12
 8000794:	2119      	movs	r1, #25
 8000796:	2079      	movs	r0, #121	@ 0x79
 8000798:	f7ff fe8c 	bl	80004b4 <lcd_show_picture>
		  lcd_show_picture(121, 45, 12, 20, MenuCursor16x16);
 800079c:	4b82      	ldr	r3, [pc, #520]	@ (80009a8 <main+0x2f0>)
 800079e:	9300      	str	r3, [sp, #0]
 80007a0:	2314      	movs	r3, #20
 80007a2:	220c      	movs	r2, #12
 80007a4:	212d      	movs	r1, #45	@ 0x2d
 80007a6:	2079      	movs	r0, #121	@ 0x79
 80007a8:	f7ff fe84 	bl	80004b4 <lcd_show_picture>
		  break;
 80007ac:	e018      	b.n	80007e0 <main+0x128>
	  case 3:
		  lcd_show_picture(121, 45, 12, 20, gImage_black);
 80007ae:	4b7d      	ldr	r3, [pc, #500]	@ (80009a4 <main+0x2ec>)
 80007b0:	9300      	str	r3, [sp, #0]
 80007b2:	2314      	movs	r3, #20
 80007b4:	220c      	movs	r2, #12
 80007b6:	212d      	movs	r1, #45	@ 0x2d
 80007b8:	2079      	movs	r0, #121	@ 0x79
 80007ba:	f7ff fe7b 	bl	80004b4 <lcd_show_picture>
		  lcd_show_picture(121, 25 , 12, 20, gImage_black);
 80007be:	4b79      	ldr	r3, [pc, #484]	@ (80009a4 <main+0x2ec>)
 80007c0:	9300      	str	r3, [sp, #0]
 80007c2:	2314      	movs	r3, #20
 80007c4:	220c      	movs	r2, #12
 80007c6:	2119      	movs	r1, #25
 80007c8:	2079      	movs	r0, #121	@ 0x79
 80007ca:	f7ff fe73 	bl	80004b4 <lcd_show_picture>
		  lcd_show_picture(121, 65, 12, 20, MenuCursor16x16);
 80007ce:	4b76      	ldr	r3, [pc, #472]	@ (80009a8 <main+0x2f0>)
 80007d0:	9300      	str	r3, [sp, #0]
 80007d2:	2314      	movs	r3, #20
 80007d4:	220c      	movs	r2, #12
 80007d6:	2141      	movs	r1, #65	@ 0x41
 80007d8:	2079      	movs	r0, #121	@ 0x79
 80007da:	f7ff fe6b 	bl	80004b4 <lcd_show_picture>
		  break;
 80007de:	bf00      	nop

	  }
	  GPIO_PinState curr = HAL_GPIO_ReadPin(GPIOC, 1<<13);
 80007e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007e4:	4871      	ldr	r0, [pc, #452]	@ (80009ac <main+0x2f4>)
 80007e6:	f001 f917 	bl	8001a18 <HAL_GPIO_ReadPin>
 80007ea:	4603      	mov	r3, r0
 80007ec:	71fb      	strb	r3, [r7, #7]
	  if (prev && !curr)
 80007ee:	7ffb      	ldrb	r3, [r7, #31]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	f000 80cf 	beq.w	8000994 <main+0x2dc>
 80007f6:	79fb      	ldrb	r3, [r7, #7]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	f040 80cb 	bne.w	8000994 <main+0x2dc>
	  {
		  switch(counter)
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2b03      	cmp	r3, #3
 8000802:	d05a      	beq.n	80008ba <main+0x202>
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	2b03      	cmp	r3, #3
 8000808:	f300 80b5 	bgt.w	8000976 <main+0x2be>
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	2b01      	cmp	r3, #1
 8000810:	d003      	beq.n	800081a <main+0x162>
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	2b02      	cmp	r3, #2
 8000816:	d028      	beq.n	800086a <main+0x1b2>
 8000818:	e0ad      	b.n	8000976 <main+0x2be>
		  {
		  case 1:
			  lcd_show_picture(121, 45 , 12, 20, gImage_black);
 800081a:	4b62      	ldr	r3, [pc, #392]	@ (80009a4 <main+0x2ec>)
 800081c:	9300      	str	r3, [sp, #0]
 800081e:	2314      	movs	r3, #20
 8000820:	220c      	movs	r2, #12
 8000822:	212d      	movs	r1, #45	@ 0x2d
 8000824:	2079      	movs	r0, #121	@ 0x79
 8000826:	f7ff fe45 	bl	80004b4 <lcd_show_picture>
			  lcd_show_picture(121, 65 , 12, 20, gImage_black);
 800082a:	4b5e      	ldr	r3, [pc, #376]	@ (80009a4 <main+0x2ec>)
 800082c:	9300      	str	r3, [sp, #0]
 800082e:	2314      	movs	r3, #20
 8000830:	220c      	movs	r2, #12
 8000832:	2141      	movs	r1, #65	@ 0x41
 8000834:	2079      	movs	r0, #121	@ 0x79
 8000836:	f7ff fe3d 	bl	80004b4 <lcd_show_picture>
			  lcd_show_picture(121, 25, 12, 20, MenuCursor16x16);
 800083a:	4b5b      	ldr	r3, [pc, #364]	@ (80009a8 <main+0x2f0>)
 800083c:	9300      	str	r3, [sp, #0]
 800083e:	2314      	movs	r3, #20
 8000840:	220c      	movs	r2, #12
 8000842:	2119      	movs	r1, #25
 8000844:	2079      	movs	r0, #121	@ 0x79
 8000846:	f7ff fe35 	bl	80004b4 <lcd_show_picture>
			  lcd_show_str(121, 105,"ENTER BASE MODE\n");
 800084a:	4a59      	ldr	r2, [pc, #356]	@ (80009b0 <main+0x2f8>)
 800084c:	2169      	movs	r1, #105	@ 0x69
 800084e:	2079      	movs	r0, #121	@ 0x79
 8000850:	f7ff fe8c 	bl	800056c <lcd_show_str>
			  lcd_show_str(121, 125,"PRESS SW3\n");
 8000854:	4a57      	ldr	r2, [pc, #348]	@ (80009b4 <main+0x2fc>)
 8000856:	217d      	movs	r1, #125	@ 0x7d
 8000858:	2079      	movs	r0, #121	@ 0x79
 800085a:	f7ff fe87 	bl	800056c <lcd_show_str>
			  lcd_show_str(121,145,"TO RETURN\n");
 800085e:	4a56      	ldr	r2, [pc, #344]	@ (80009b8 <main+0x300>)
 8000860:	2191      	movs	r1, #145	@ 0x91
 8000862:	2079      	movs	r0, #121	@ 0x79
 8000864:	f7ff fe82 	bl	800056c <lcd_show_str>
			  //need api
			  break;
 8000868:	e085      	b.n	8000976 <main+0x2be>
		  case 2:
			  lcd_show_picture(121, 65 , 12, 20, gImage_black);
 800086a:	4b4e      	ldr	r3, [pc, #312]	@ (80009a4 <main+0x2ec>)
 800086c:	9300      	str	r3, [sp, #0]
 800086e:	2314      	movs	r3, #20
 8000870:	220c      	movs	r2, #12
 8000872:	2141      	movs	r1, #65	@ 0x41
 8000874:	2079      	movs	r0, #121	@ 0x79
 8000876:	f7ff fe1d 	bl	80004b4 <lcd_show_picture>
			  lcd_show_picture(121, 25 , 12, 20, gImage_black);
 800087a:	4b4a      	ldr	r3, [pc, #296]	@ (80009a4 <main+0x2ec>)
 800087c:	9300      	str	r3, [sp, #0]
 800087e:	2314      	movs	r3, #20
 8000880:	220c      	movs	r2, #12
 8000882:	2119      	movs	r1, #25
 8000884:	2079      	movs	r0, #121	@ 0x79
 8000886:	f7ff fe15 	bl	80004b4 <lcd_show_picture>
			  lcd_show_picture(121, 45, 12, 20, MenuCursor16x16);
 800088a:	4b47      	ldr	r3, [pc, #284]	@ (80009a8 <main+0x2f0>)
 800088c:	9300      	str	r3, [sp, #0]
 800088e:	2314      	movs	r3, #20
 8000890:	220c      	movs	r2, #12
 8000892:	212d      	movs	r1, #45	@ 0x2d
 8000894:	2079      	movs	r0, #121	@ 0x79
 8000896:	f7ff fe0d 	bl	80004b4 <lcd_show_picture>
			  lcd_show_str(121, 105 ,"ENTER EXTEND (1)\n");
 800089a:	4a48      	ldr	r2, [pc, #288]	@ (80009bc <main+0x304>)
 800089c:	2169      	movs	r1, #105	@ 0x69
 800089e:	2079      	movs	r0, #121	@ 0x79
 80008a0:	f7ff fe64 	bl	800056c <lcd_show_str>
			  lcd_show_str(121, 125,"PRESS SW3\n");
 80008a4:	4a43      	ldr	r2, [pc, #268]	@ (80009b4 <main+0x2fc>)
 80008a6:	217d      	movs	r1, #125	@ 0x7d
 80008a8:	2079      	movs	r0, #121	@ 0x79
 80008aa:	f7ff fe5f 	bl	800056c <lcd_show_str>
			  lcd_show_str(121,145,"TO RETURN\n");
 80008ae:	4a42      	ldr	r2, [pc, #264]	@ (80009b8 <main+0x300>)
 80008b0:	2191      	movs	r1, #145	@ 0x91
 80008b2:	2079      	movs	r0, #121	@ 0x79
 80008b4:	f7ff fe5a 	bl	800056c <lcd_show_str>
			  //need api
			  break;
 80008b8:	e05d      	b.n	8000976 <main+0x2be>
		  case 3:
			  lcd_show_picture(121, 45, 12, 20, gImage_black);
 80008ba:	4b3a      	ldr	r3, [pc, #232]	@ (80009a4 <main+0x2ec>)
 80008bc:	9300      	str	r3, [sp, #0]
 80008be:	2314      	movs	r3, #20
 80008c0:	220c      	movs	r2, #12
 80008c2:	212d      	movs	r1, #45	@ 0x2d
 80008c4:	2079      	movs	r0, #121	@ 0x79
 80008c6:	f7ff fdf5 	bl	80004b4 <lcd_show_picture>
			  lcd_show_picture(121, 25 , 12, 20, gImage_black);
 80008ca:	4b36      	ldr	r3, [pc, #216]	@ (80009a4 <main+0x2ec>)
 80008cc:	9300      	str	r3, [sp, #0]
 80008ce:	2314      	movs	r3, #20
 80008d0:	220c      	movs	r2, #12
 80008d2:	2119      	movs	r1, #25
 80008d4:	2079      	movs	r0, #121	@ 0x79
 80008d6:	f7ff fded 	bl	80004b4 <lcd_show_picture>
			  lcd_show_picture(121, 65, 12, 20, MenuCursor16x16);
 80008da:	4b33      	ldr	r3, [pc, #204]	@ (80009a8 <main+0x2f0>)
 80008dc:	9300      	str	r3, [sp, #0]
 80008de:	2314      	movs	r3, #20
 80008e0:	220c      	movs	r2, #12
 80008e2:	2141      	movs	r1, #65	@ 0x41
 80008e4:	2079      	movs	r0, #121	@ 0x79
 80008e6:	f7ff fde5 	bl	80004b4 <lcd_show_picture>
			  lcd_show_str(121, 105,"USE ENCODER TO\n");
 80008ea:	4a35      	ldr	r2, [pc, #212]	@ (80009c0 <main+0x308>)
 80008ec:	2169      	movs	r1, #105	@ 0x69
 80008ee:	2079      	movs	r0, #121	@ 0x79
 80008f0:	f7ff fe3c 	bl	800056c <lcd_show_str>
			  lcd_show_str(121 , 125 , "SET PHASE\n");
 80008f4:	4a33      	ldr	r2, [pc, #204]	@ (80009c4 <main+0x30c>)
 80008f6:	217d      	movs	r1, #125	@ 0x7d
 80008f8:	2079      	movs	r0, #121	@ 0x79
 80008fa:	f7ff fe37 	bl	800056c <lcd_show_str>
			  lcd_show_str(121, 145,"PHASE:\n");
 80008fe:	4a32      	ldr	r2, [pc, #200]	@ (80009c8 <main+0x310>)
 8000900:	2191      	movs	r1, #145	@ 0x91
 8000902:	2079      	movs	r0, #121	@ 0x79
 8000904:	f7ff fe32 	bl	800056c <lcd_show_str>
			  lcd_show_str(121, 165,"PRESS SW3\n");
 8000908:	4a2a      	ldr	r2, [pc, #168]	@ (80009b4 <main+0x2fc>)
 800090a:	21a5      	movs	r1, #165	@ 0xa5
 800090c:	2079      	movs	r0, #121	@ 0x79
 800090e:	f7ff fe2d 	bl	800056c <lcd_show_str>
			  lcd_show_str(121,185,"TO CONFIRM\n");
 8000912:	4a2e      	ldr	r2, [pc, #184]	@ (80009cc <main+0x314>)
 8000914:	21b9      	movs	r1, #185	@ 0xb9
 8000916:	2079      	movs	r0, #121	@ 0x79
 8000918:	f7ff fe28 	bl	800056c <lcd_show_str>
			  while (1)
			  {
				  phase = abs((CaptureNumber) / 4 % 72 * 5);
 800091c:	69bb      	ldr	r3, [r7, #24]
 800091e:	2b00      	cmp	r3, #0
 8000920:	da00      	bge.n	8000924 <main+0x26c>
 8000922:	3303      	adds	r3, #3
 8000924:	109b      	asrs	r3, r3, #2
 8000926:	4619      	mov	r1, r3
 8000928:	4b29      	ldr	r3, [pc, #164]	@ (80009d0 <main+0x318>)
 800092a:	fb83 2301 	smull	r2, r3, r3, r1
 800092e:	111a      	asrs	r2, r3, #4
 8000930:	17cb      	asrs	r3, r1, #31
 8000932:	1ad2      	subs	r2, r2, r3
 8000934:	4613      	mov	r3, r2
 8000936:	00db      	lsls	r3, r3, #3
 8000938:	4413      	add	r3, r2
 800093a:	00db      	lsls	r3, r3, #3
 800093c:	1aca      	subs	r2, r1, r3
 800093e:	4613      	mov	r3, r2
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	4413      	add	r3, r2
 8000944:	2b00      	cmp	r3, #0
 8000946:	bfb8      	it	lt
 8000948:	425b      	neglt	r3, r3
 800094a:	60bb      	str	r3, [r7, #8]
				  lcd_show_num(phase);
 800094c:	68b8      	ldr	r0, [r7, #8]
 800094e:	f7ff fded 	bl	800052c <lcd_show_num>
				  CaptureNumber = (short)__HAL_TIM_GET_COUNTER(&htim8);
 8000952:	4b12      	ldr	r3, [pc, #72]	@ (800099c <main+0x2e4>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000958:	b21b      	sxth	r3, r3
 800095a:	61bb      	str	r3, [r7, #24]
				  if (HAL_GPIO_ReadPin(GPIOD, 1<<2) == GPIO_PIN_RESET)
 800095c:	2104      	movs	r1, #4
 800095e:	481d      	ldr	r0, [pc, #116]	@ (80009d4 <main+0x31c>)
 8000960:	f001 f85a 	bl	8001a18 <HAL_GPIO_ReadPin>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d1d8      	bne.n	800091c <main+0x264>
				  {
					  lcd_show_str(121,185,"TO RETURN\n");
 800096a:	4a13      	ldr	r2, [pc, #76]	@ (80009b8 <main+0x300>)
 800096c:	21b9      	movs	r1, #185	@ 0xb9
 800096e:	2079      	movs	r0, #121	@ 0x79
 8000970:	f7ff fdfc 	bl	800056c <lcd_show_str>

					  break;
 8000974:	bf00      	nop

			  break;

			  //need api
		  }
		  while(HAL_GPIO_ReadPin(GPIOC, 1<<13) != 0)
 8000976:	bf00      	nop
 8000978:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800097c:	480b      	ldr	r0, [pc, #44]	@ (80009ac <main+0x2f4>)
 800097e:	f001 f84b 	bl	8001a18 <HAL_GPIO_ReadPin>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d1f7      	bne.n	8000978 <main+0x2c0>
			  ;
		  //lcd_show_picture(121, 105, 240, 100, gImage_black_big);
		  lcd_show_black(121, 105, 239, 100);
 8000988:	2364      	movs	r3, #100	@ 0x64
 800098a:	22ef      	movs	r2, #239	@ 0xef
 800098c:	2169      	movs	r1, #105	@ 0x69
 800098e:	2079      	movs	r0, #121	@ 0x79
 8000990:	f7ff fe12 	bl	80005b8 <lcd_show_black>


	  }
	  prev = curr;
 8000994:	79fb      	ldrb	r3, [r7, #7]
 8000996:	77fb      	strb	r3, [r7, #31]
  {
 8000998:	e6a7      	b.n	80006ea <main+0x32>
 800099a:	bf00      	nop
 800099c:	20000178 	.word	0x20000178
 80009a0:	55555556 	.word	0x55555556
 80009a4:	080136fc 	.word	0x080136fc
 80009a8:	0801351c 	.word	0x0801351c
 80009ac:	48000800 	.word	0x48000800
 80009b0:	0800539c 	.word	0x0800539c
 80009b4:	080053b0 	.word	0x080053b0
 80009b8:	080053bc 	.word	0x080053bc
 80009bc:	080053c8 	.word	0x080053c8
 80009c0:	080053dc 	.word	0x080053dc
 80009c4:	080053ec 	.word	0x080053ec
 80009c8:	080053f8 	.word	0x080053f8
 80009cc:	08005400 	.word	0x08005400
 80009d0:	38e38e39 	.word	0x38e38e39
 80009d4:	48000c00 	.word	0x48000c00

080009d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b094      	sub	sp, #80	@ 0x50
 80009dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009de:	f107 0318 	add.w	r3, r7, #24
 80009e2:	2238      	movs	r2, #56	@ 0x38
 80009e4:	2100      	movs	r1, #0
 80009e6:	4618      	mov	r0, r3
 80009e8:	f004 f8e4 	bl	8004bb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ec:	1d3b      	adds	r3, r7, #4
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
 80009f2:	605a      	str	r2, [r3, #4]
 80009f4:	609a      	str	r2, [r3, #8]
 80009f6:	60da      	str	r2, [r3, #12]
 80009f8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009fa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009fe:	f001 f83b 	bl	8001a78 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000a02:	2303      	movs	r3, #3
 8000a04:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a06:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a0a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a10:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a12:	2340      	movs	r3, #64	@ 0x40
 8000a14:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a16:	2302      	movs	r3, #2
 8000a18:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a1a:	2303      	movs	r3, #3
 8000a1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000a22:	2318      	movs	r3, #24
 8000a24:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a26:	2302      	movs	r3, #2
 8000a28:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a2a:	2302      	movs	r3, #2
 8000a2c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a2e:	2302      	movs	r3, #2
 8000a30:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a32:	f107 0318 	add.w	r3, r7, #24
 8000a36:	4618      	mov	r0, r3
 8000a38:	f001 f8d2 	bl	8001be0 <HAL_RCC_OscConfig>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000a42:	f000 f981 	bl	8000d48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a46:	230f      	movs	r3, #15
 8000a48:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a4a:	2303      	movs	r3, #3
 8000a4c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a52:	2300      	movs	r3, #0
 8000a54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a56:	2300      	movs	r3, #0
 8000a58:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a5a:	1d3b      	adds	r3, r7, #4
 8000a5c:	2104      	movs	r1, #4
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f001 fbd0 	bl	8002204 <HAL_RCC_ClockConfig>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000a6a:	f000 f96d 	bl	8000d48 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO_PG10, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8000a6e:	2200      	movs	r2, #0
 8000a70:	f04f 7140 	mov.w	r1, #50331648	@ 0x3000000
 8000a74:	4803      	ldr	r0, [pc, #12]	@ (8000a84 <SystemClock_Config+0xac>)
 8000a76:	f001 fd01 	bl	800247c <HAL_RCC_MCOConfig>
}
 8000a7a:	bf00      	nop
 8000a7c:	3750      	adds	r7, #80	@ 0x50
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	00060400 	.word	0x00060400

08000a88 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8000b00 <MX_SPI1_Init+0x78>)
 8000a90:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a92:	4b1a      	ldr	r3, [pc, #104]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000a94:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a98:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a9a:	4b18      	ldr	r3, [pc, #96]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000aa0:	4b16      	ldr	r3, [pc, #88]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000aa2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000aa6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000aa8:	4b14      	ldr	r3, [pc, #80]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000aae:	4b13      	ldr	r3, [pc, #76]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ab4:	4b11      	ldr	r3, [pc, #68]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ab6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000aba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000abc:	4b0f      	ldr	r3, [pc, #60]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000abe:	2210      	movs	r2, #16
 8000ac0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ace:	4b0b      	ldr	r3, [pc, #44]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000ad4:	4b09      	ldr	r3, [pc, #36]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ad6:	2207      	movs	r2, #7
 8000ad8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ada:	4b08      	ldr	r3, [pc, #32]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000ae0:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ae6:	4805      	ldr	r0, [pc, #20]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ae8:	f001 fdb6 	bl	8002658 <HAL_SPI_Init>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000af2:	f000 f929 	bl	8000d48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	200000b4 	.word	0x200000b4
 8000b00:	40013000 	.word	0x40013000

08000b04 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08c      	sub	sp, #48	@ 0x30
 8000b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000b0a:	f107 030c 	add.w	r3, r7, #12
 8000b0e:	2224      	movs	r2, #36	@ 0x24
 8000b10:	2100      	movs	r1, #0
 8000b12:	4618      	mov	r0, r3
 8000b14:	f004 f84e 	bl	8004bb4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b18:	463b      	mov	r3, r7
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	601a      	str	r2, [r3, #0]
 8000b1e:	605a      	str	r2, [r3, #4]
 8000b20:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000b22:	4b23      	ldr	r3, [pc, #140]	@ (8000bb0 <MX_TIM8_Init+0xac>)
 8000b24:	4a23      	ldr	r2, [pc, #140]	@ (8000bb4 <MX_TIM8_Init+0xb0>)
 8000b26:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000b28:	4b21      	ldr	r3, [pc, #132]	@ (8000bb0 <MX_TIM8_Init+0xac>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b2e:	4b20      	ldr	r3, [pc, #128]	@ (8000bb0 <MX_TIM8_Init+0xac>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8000b34:	4b1e      	ldr	r3, [pc, #120]	@ (8000bb0 <MX_TIM8_Init+0xac>)
 8000b36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b3a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb0 <MX_TIM8_Init+0xac>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000b42:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb0 <MX_TIM8_Init+0xac>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b48:	4b19      	ldr	r3, [pc, #100]	@ (8000bb0 <MX_TIM8_Init+0xac>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000b4e:	2303      	movs	r3, #3
 8000b50:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000b52:	2300      	movs	r3, #0
 8000b54:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000b56:	2301      	movs	r3, #1
 8000b58:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000b62:	2300      	movs	r3, #0
 8000b64:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000b66:	2301      	movs	r3, #1
 8000b68:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8000b72:	f107 030c 	add.w	r3, r7, #12
 8000b76:	4619      	mov	r1, r3
 8000b78:	480d      	ldr	r0, [pc, #52]	@ (8000bb0 <MX_TIM8_Init+0xac>)
 8000b7a:	f002 f8f1 	bl	8002d60 <HAL_TIM_Encoder_Init>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8000b84:	f000 f8e0 	bl	8000d48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b90:	2300      	movs	r3, #0
 8000b92:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000b94:	463b      	mov	r3, r7
 8000b96:	4619      	mov	r1, r3
 8000b98:	4805      	ldr	r0, [pc, #20]	@ (8000bb0 <MX_TIM8_Init+0xac>)
 8000b9a:	f002 faef 	bl	800317c <HAL_TIMEx_MasterConfigSynchronization>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8000ba4:	f000 f8d0 	bl	8000d48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000ba8:	bf00      	nop
 8000baa:	3730      	adds	r7, #48	@ 0x30
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000178 	.word	0x20000178
 8000bb4:	40013400 	.word	0x40013400

08000bb8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000bbe:	4b12      	ldr	r3, [pc, #72]	@ (8000c08 <MX_DMA_Init+0x50>)
 8000bc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bc2:	4a11      	ldr	r2, [pc, #68]	@ (8000c08 <MX_DMA_Init+0x50>)
 8000bc4:	f043 0304 	orr.w	r3, r3, #4
 8000bc8:	6493      	str	r3, [r2, #72]	@ 0x48
 8000bca:	4b0f      	ldr	r3, [pc, #60]	@ (8000c08 <MX_DMA_Init+0x50>)
 8000bcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bce:	f003 0304 	and.w	r3, r3, #4
 8000bd2:	607b      	str	r3, [r7, #4]
 8000bd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8000c08 <MX_DMA_Init+0x50>)
 8000bd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bda:	4a0b      	ldr	r2, [pc, #44]	@ (8000c08 <MX_DMA_Init+0x50>)
 8000bdc:	f043 0301 	orr.w	r3, r3, #1
 8000be0:	6493      	str	r3, [r2, #72]	@ 0x48
 8000be2:	4b09      	ldr	r3, [pc, #36]	@ (8000c08 <MX_DMA_Init+0x50>)
 8000be4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	603b      	str	r3, [r7, #0]
 8000bec:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000bee:	2200      	movs	r2, #0
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	200b      	movs	r0, #11
 8000bf4:	f000 fb9f 	bl	8001336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000bf8:	200b      	movs	r0, #11
 8000bfa:	f000 fbb6 	bl	800136a <HAL_NVIC_EnableIRQ>

}
 8000bfe:	bf00      	nop
 8000c00:	3708      	adds	r7, #8
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	40021000 	.word	0x40021000

08000c0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08c      	sub	sp, #48	@ 0x30
 8000c10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c12:	f107 031c 	add.w	r3, r7, #28
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]
 8000c1a:	605a      	str	r2, [r3, #4]
 8000c1c:	609a      	str	r2, [r3, #8]
 8000c1e:	60da      	str	r2, [r3, #12]
 8000c20:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c22:	4b45      	ldr	r3, [pc, #276]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c26:	4a44      	ldr	r2, [pc, #272]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c28:	f043 0304 	orr.w	r3, r3, #4
 8000c2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c2e:	4b42      	ldr	r3, [pc, #264]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c32:	f003 0304 	and.w	r3, r3, #4
 8000c36:	61bb      	str	r3, [r7, #24]
 8000c38:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c3a:	4b3f      	ldr	r3, [pc, #252]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3e:	4a3e      	ldr	r2, [pc, #248]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c40:	f043 0320 	orr.w	r3, r3, #32
 8000c44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c46:	4b3c      	ldr	r3, [pc, #240]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4a:	f003 0320 	and.w	r3, r3, #32
 8000c4e:	617b      	str	r3, [r7, #20]
 8000c50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c52:	4b39      	ldr	r3, [pc, #228]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c56:	4a38      	ldr	r2, [pc, #224]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c5e:	4b36      	ldr	r3, [pc, #216]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c66:	613b      	str	r3, [r7, #16]
 8000c68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6a:	4b33      	ldr	r3, [pc, #204]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c6e:	4a32      	ldr	r2, [pc, #200]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c70:	f043 0301 	orr.w	r3, r3, #1
 8000c74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c76:	4b30      	ldr	r3, [pc, #192]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c82:	4b2d      	ldr	r3, [pc, #180]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c86:	4a2c      	ldr	r2, [pc, #176]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c88:	f043 0308 	orr.w	r3, r3, #8
 8000c8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c8e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c92:	f003 0308 	and.w	r3, r3, #8
 8000c96:	60bb      	str	r3, [r7, #8]
 8000c98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c9a:	4b27      	ldr	r3, [pc, #156]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c9e:	4a26      	ldr	r2, [pc, #152]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000ca0:	f043 0302 	orr.w	r3, r3, #2
 8000ca4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ca6:	4b24      	ldr	r3, [pc, #144]	@ (8000d38 <MX_GPIO_Init+0x12c>)
 8000ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000caa:	f003 0302 	and.w	r3, r3, #2
 8000cae:	607b      	str	r3, [r7, #4]
 8000cb0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cb8:	4820      	ldr	r0, [pc, #128]	@ (8000d3c <MX_GPIO_Init+0x130>)
 8000cba:	f000 fec5 	bl	8001a48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000cbe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ccc:	f107 031c 	add.w	r3, r7, #28
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	481a      	ldr	r0, [pc, #104]	@ (8000d3c <MX_GPIO_Init+0x130>)
 8000cd4:	f000 fd1e 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000cd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cde:	2302      	movs	r3, #2
 8000ce0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000cea:	2300      	movs	r3, #0
 8000cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cee:	f107 031c 	add.w	r3, r7, #28
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	4812      	ldr	r0, [pc, #72]	@ (8000d40 <MX_GPIO_Init+0x134>)
 8000cf6:	f000 fd0d 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 8000cfa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000cfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d00:	2301      	movs	r3, #1
 8000d02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d04:	2300      	movs	r3, #0
 8000d06:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 8000d0c:	f107 031c 	add.w	r3, r7, #28
 8000d10:	4619      	mov	r1, r3
 8000d12:	480a      	ldr	r0, [pc, #40]	@ (8000d3c <MX_GPIO_Init+0x130>)
 8000d14:	f000 fcfe 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d18:	2304      	movs	r3, #4
 8000d1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d20:	2301      	movs	r3, #1
 8000d22:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d24:	f107 031c 	add.w	r3, r7, #28
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4806      	ldr	r0, [pc, #24]	@ (8000d44 <MX_GPIO_Init+0x138>)
 8000d2c:	f000 fcf2 	bl	8001714 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d30:	bf00      	nop
 8000d32:	3730      	adds	r7, #48	@ 0x30
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40021000 	.word	0x40021000
 8000d3c:	48000800 	.word	0x48000800
 8000d40:	48001800 	.word	0x48001800
 8000d44:	48000c00 	.word	0x48000c00

08000d48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d4c:	b672      	cpsid	i
}
 8000d4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <Error_Handler+0x8>

08000d54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d5a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d98 <HAL_MspInit+0x44>)
 8000d5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d5e:	4a0e      	ldr	r2, [pc, #56]	@ (8000d98 <HAL_MspInit+0x44>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d66:	4b0c      	ldr	r3, [pc, #48]	@ (8000d98 <HAL_MspInit+0x44>)
 8000d68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d6a:	f003 0301 	and.w	r3, r3, #1
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d72:	4b09      	ldr	r3, [pc, #36]	@ (8000d98 <HAL_MspInit+0x44>)
 8000d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d76:	4a08      	ldr	r2, [pc, #32]	@ (8000d98 <HAL_MspInit+0x44>)
 8000d78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d7e:	4b06      	ldr	r3, [pc, #24]	@ (8000d98 <HAL_MspInit+0x44>)
 8000d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d86:	603b      	str	r3, [r7, #0]
 8000d88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d8a:	f000 ff19 	bl	8001bc0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	40021000 	.word	0x40021000

08000d9c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b08a      	sub	sp, #40	@ 0x28
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	f107 0314 	add.w	r3, r7, #20
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a2c      	ldr	r2, [pc, #176]	@ (8000e6c <HAL_SPI_MspInit+0xd0>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d151      	bne.n	8000e62 <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dbe:	4b2c      	ldr	r3, [pc, #176]	@ (8000e70 <HAL_SPI_MspInit+0xd4>)
 8000dc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dc2:	4a2b      	ldr	r2, [pc, #172]	@ (8000e70 <HAL_SPI_MspInit+0xd4>)
 8000dc4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000dc8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000dca:	4b29      	ldr	r3, [pc, #164]	@ (8000e70 <HAL_SPI_MspInit+0xd4>)
 8000dcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000dd2:	613b      	str	r3, [r7, #16]
 8000dd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd6:	4b26      	ldr	r3, [pc, #152]	@ (8000e70 <HAL_SPI_MspInit+0xd4>)
 8000dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dda:	4a25      	ldr	r2, [pc, #148]	@ (8000e70 <HAL_SPI_MspInit+0xd4>)
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000de2:	4b23      	ldr	r3, [pc, #140]	@ (8000e70 <HAL_SPI_MspInit+0xd4>)
 8000de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	60fb      	str	r3, [r7, #12]
 8000dec:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000dee:	23a0      	movs	r3, #160	@ 0xa0
 8000df0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dfe:	2305      	movs	r3, #5
 8000e00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e02:	f107 0314 	add.w	r3, r7, #20
 8000e06:	4619      	mov	r1, r3
 8000e08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e0c:	f000 fc82 	bl	8001714 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8000e10:	4b18      	ldr	r3, [pc, #96]	@ (8000e74 <HAL_SPI_MspInit+0xd8>)
 8000e12:	4a19      	ldr	r2, [pc, #100]	@ (8000e78 <HAL_SPI_MspInit+0xdc>)
 8000e14:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8000e16:	4b17      	ldr	r3, [pc, #92]	@ (8000e74 <HAL_SPI_MspInit+0xd8>)
 8000e18:	220b      	movs	r2, #11
 8000e1a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e1c:	4b15      	ldr	r3, [pc, #84]	@ (8000e74 <HAL_SPI_MspInit+0xd8>)
 8000e1e:	2210      	movs	r2, #16
 8000e20:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e22:	4b14      	ldr	r3, [pc, #80]	@ (8000e74 <HAL_SPI_MspInit+0xd8>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e28:	4b12      	ldr	r3, [pc, #72]	@ (8000e74 <HAL_SPI_MspInit+0xd8>)
 8000e2a:	2280      	movs	r2, #128	@ 0x80
 8000e2c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e2e:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <HAL_SPI_MspInit+0xd8>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e34:	4b0f      	ldr	r3, [pc, #60]	@ (8000e74 <HAL_SPI_MspInit+0xd8>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e74 <HAL_SPI_MspInit+0xd8>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e40:	4b0c      	ldr	r3, [pc, #48]	@ (8000e74 <HAL_SPI_MspInit+0xd8>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000e46:	480b      	ldr	r0, [pc, #44]	@ (8000e74 <HAL_SPI_MspInit+0xd8>)
 8000e48:	f000 faaa 	bl	80013a0 <HAL_DMA_Init>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8000e52:	f7ff ff79 	bl	8000d48 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4a06      	ldr	r2, [pc, #24]	@ (8000e74 <HAL_SPI_MspInit+0xd8>)
 8000e5a:	655a      	str	r2, [r3, #84]	@ 0x54
 8000e5c:	4a05      	ldr	r2, [pc, #20]	@ (8000e74 <HAL_SPI_MspInit+0xd8>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000e62:	bf00      	nop
 8000e64:	3728      	adds	r7, #40	@ 0x28
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40013000 	.word	0x40013000
 8000e70:	40021000 	.word	0x40021000
 8000e74:	20000118 	.word	0x20000118
 8000e78:	40020008 	.word	0x40020008

08000e7c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08a      	sub	sp, #40	@ 0x28
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e84:	f107 0314 	add.w	r3, r7, #20
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
 8000e92:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a17      	ldr	r2, [pc, #92]	@ (8000ef8 <HAL_TIM_Encoder_MspInit+0x7c>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d127      	bne.n	8000eee <HAL_TIM_Encoder_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8000e9e:	4b17      	ldr	r3, [pc, #92]	@ (8000efc <HAL_TIM_Encoder_MspInit+0x80>)
 8000ea0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ea2:	4a16      	ldr	r2, [pc, #88]	@ (8000efc <HAL_TIM_Encoder_MspInit+0x80>)
 8000ea4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ea8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000eaa:	4b14      	ldr	r3, [pc, #80]	@ (8000efc <HAL_TIM_Encoder_MspInit+0x80>)
 8000eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000eb2:	613b      	str	r3, [r7, #16]
 8000eb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb6:	4b11      	ldr	r3, [pc, #68]	@ (8000efc <HAL_TIM_Encoder_MspInit+0x80>)
 8000eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eba:	4a10      	ldr	r2, [pc, #64]	@ (8000efc <HAL_TIM_Encoder_MspInit+0x80>)
 8000ebc:	f043 0304 	orr.w	r3, r3, #4
 8000ec0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8000efc <HAL_TIM_Encoder_MspInit+0x80>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec6:	f003 0304 	and.w	r3, r3, #4
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ece:	23c0      	movs	r3, #192	@ 0xc0
 8000ed0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eda:	2300      	movs	r3, #0
 8000edc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8000ede:	2304      	movs	r3, #4
 8000ee0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4805      	ldr	r0, [pc, #20]	@ (8000f00 <HAL_TIM_Encoder_MspInit+0x84>)
 8000eea:	f000 fc13 	bl	8001714 <HAL_GPIO_Init>

  /* USER CODE END TIM8_MspInit 1 */

  }

}
 8000eee:	bf00      	nop
 8000ef0:	3728      	adds	r7, #40	@ 0x28
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40013400 	.word	0x40013400
 8000efc:	40021000 	.word	0x40021000
 8000f00:	48000800 	.word	0x48000800

08000f04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <NMI_Handler+0x4>

08000f0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <HardFault_Handler+0x4>

08000f14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <MemManage_Handler+0x4>

08000f1c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <BusFault_Handler+0x4>

08000f24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f28:	bf00      	nop
 8000f2a:	e7fd      	b.n	8000f28 <UsageFault_Handler+0x4>

08000f2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr

08000f3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f3e:	bf00      	nop
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr

08000f48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr

08000f56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f5a:	f000 f8d1 	bl	8001100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
	...

08000f64 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000f68:	4802      	ldr	r0, [pc, #8]	@ (8000f74 <DMA1_Channel1_IRQHandler+0x10>)
 8000f6a:	f000 fac1 	bl	80014f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000118 	.word	0x20000118

08000f78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f80:	4a14      	ldr	r2, [pc, #80]	@ (8000fd4 <_sbrk+0x5c>)
 8000f82:	4b15      	ldr	r3, [pc, #84]	@ (8000fd8 <_sbrk+0x60>)
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f8c:	4b13      	ldr	r3, [pc, #76]	@ (8000fdc <_sbrk+0x64>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d102      	bne.n	8000f9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f94:	4b11      	ldr	r3, [pc, #68]	@ (8000fdc <_sbrk+0x64>)
 8000f96:	4a12      	ldr	r2, [pc, #72]	@ (8000fe0 <_sbrk+0x68>)
 8000f98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f9a:	4b10      	ldr	r3, [pc, #64]	@ (8000fdc <_sbrk+0x64>)
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d207      	bcs.n	8000fb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fa8:	f003 fe1c 	bl	8004be4 <__errno>
 8000fac:	4603      	mov	r3, r0
 8000fae:	220c      	movs	r2, #12
 8000fb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb6:	e009      	b.n	8000fcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fb8:	4b08      	ldr	r3, [pc, #32]	@ (8000fdc <_sbrk+0x64>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fbe:	4b07      	ldr	r3, [pc, #28]	@ (8000fdc <_sbrk+0x64>)
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	4a05      	ldr	r2, [pc, #20]	@ (8000fdc <_sbrk+0x64>)
 8000fc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fca:	68fb      	ldr	r3, [r7, #12]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3718      	adds	r7, #24
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	20020000 	.word	0x20020000
 8000fd8:	00000400 	.word	0x00000400
 8000fdc:	200001c4 	.word	0x200001c4
 8000fe0:	20000318 	.word	0x20000318

08000fe4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fe8:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <SystemInit+0x20>)
 8000fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fee:	4a05      	ldr	r2, [pc, #20]	@ (8001004 <SystemInit+0x20>)
 8000ff0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ff4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001008:	480d      	ldr	r0, [pc, #52]	@ (8001040 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800100a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800100c:	f7ff ffea 	bl	8000fe4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001010:	480c      	ldr	r0, [pc, #48]	@ (8001044 <LoopForever+0x6>)
  ldr r1, =_edata
 8001012:	490d      	ldr	r1, [pc, #52]	@ (8001048 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001014:	4a0d      	ldr	r2, [pc, #52]	@ (800104c <LoopForever+0xe>)
  movs r3, #0
 8001016:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001018:	e002      	b.n	8001020 <LoopCopyDataInit>

0800101a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800101c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800101e:	3304      	adds	r3, #4

08001020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001024:	d3f9      	bcc.n	800101a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001026:	4a0a      	ldr	r2, [pc, #40]	@ (8001050 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001028:	4c0a      	ldr	r4, [pc, #40]	@ (8001054 <LoopForever+0x16>)
  movs r3, #0
 800102a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800102c:	e001      	b.n	8001032 <LoopFillZerobss>

0800102e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800102e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001030:	3204      	adds	r2, #4

08001032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001034:	d3fb      	bcc.n	800102e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001036:	f003 fddb 	bl	8004bf0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800103a:	f7ff fb3d 	bl	80006b8 <main>

0800103e <LoopForever>:

LoopForever:
    b LoopForever
 800103e:	e7fe      	b.n	800103e <LoopForever>
  ldr   r0, =_estack
 8001040:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001048:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800104c:	08013fc0 	.word	0x08013fc0
  ldr r2, =_sbss
 8001050:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001054:	20000314 	.word	0x20000314

08001058 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001058:	e7fe      	b.n	8001058 <ADC1_2_IRQHandler>

0800105a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001060:	2300      	movs	r3, #0
 8001062:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001064:	2003      	movs	r0, #3
 8001066:	f000 f95b 	bl	8001320 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800106a:	200f      	movs	r0, #15
 800106c:	f000 f80e 	bl	800108c <HAL_InitTick>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d002      	beq.n	800107c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	71fb      	strb	r3, [r7, #7]
 800107a:	e001      	b.n	8001080 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800107c:	f7ff fe6a 	bl	8000d54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001080:	79fb      	ldrb	r3, [r7, #7]

}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001094:	2300      	movs	r3, #0
 8001096:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001098:	4b16      	ldr	r3, [pc, #88]	@ (80010f4 <HAL_InitTick+0x68>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d022      	beq.n	80010e6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80010a0:	4b15      	ldr	r3, [pc, #84]	@ (80010f8 <HAL_InitTick+0x6c>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <HAL_InitTick+0x68>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80010ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80010b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b4:	4618      	mov	r0, r3
 80010b6:	f000 f966 	bl	8001386 <HAL_SYSTICK_Config>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d10f      	bne.n	80010e0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b0f      	cmp	r3, #15
 80010c4:	d809      	bhi.n	80010da <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010c6:	2200      	movs	r2, #0
 80010c8:	6879      	ldr	r1, [r7, #4]
 80010ca:	f04f 30ff 	mov.w	r0, #4294967295
 80010ce:	f000 f932 	bl	8001336 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010d2:	4a0a      	ldr	r2, [pc, #40]	@ (80010fc <HAL_InitTick+0x70>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6013      	str	r3, [r2, #0]
 80010d8:	e007      	b.n	80010ea <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	73fb      	strb	r3, [r7, #15]
 80010de:	e004      	b.n	80010ea <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010e0:	2301      	movs	r3, #1
 80010e2:	73fb      	strb	r3, [r7, #15]
 80010e4:	e001      	b.n	80010ea <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	20000008 	.word	0x20000008
 80010f8:	20000000 	.word	0x20000000
 80010fc:	20000004 	.word	0x20000004

08001100 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001104:	4b05      	ldr	r3, [pc, #20]	@ (800111c <HAL_IncTick+0x1c>)
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <HAL_IncTick+0x20>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4413      	add	r3, r2
 800110e:	4a03      	ldr	r2, [pc, #12]	@ (800111c <HAL_IncTick+0x1c>)
 8001110:	6013      	str	r3, [r2, #0]
}
 8001112:	bf00      	nop
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	200001c8 	.word	0x200001c8
 8001120:	20000008 	.word	0x20000008

08001124 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  return uwTick;
 8001128:	4b03      	ldr	r3, [pc, #12]	@ (8001138 <HAL_GetTick+0x14>)
 800112a:	681b      	ldr	r3, [r3, #0]
}
 800112c:	4618      	mov	r0, r3
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	200001c8 	.word	0x200001c8

0800113c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001144:	f7ff ffee 	bl	8001124 <HAL_GetTick>
 8001148:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001154:	d004      	beq.n	8001160 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001156:	4b09      	ldr	r3, [pc, #36]	@ (800117c <HAL_Delay+0x40>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	68fa      	ldr	r2, [r7, #12]
 800115c:	4413      	add	r3, r2
 800115e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001160:	bf00      	nop
 8001162:	f7ff ffdf 	bl	8001124 <HAL_GetTick>
 8001166:	4602      	mov	r2, r0
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	429a      	cmp	r2, r3
 8001170:	d8f7      	bhi.n	8001162 <HAL_Delay+0x26>
  {
  }
}
 8001172:	bf00      	nop
 8001174:	bf00      	nop
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000008 	.word	0x20000008

08001180 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001180:	b480      	push	{r7}
 8001182:	b085      	sub	sp, #20
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f003 0307 	and.w	r3, r3, #7
 800118e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001190:	4b0c      	ldr	r3, [pc, #48]	@ (80011c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001196:	68ba      	ldr	r2, [r7, #8]
 8001198:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800119c:	4013      	ands	r3, r2
 800119e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011b2:	4a04      	ldr	r2, [pc, #16]	@ (80011c4 <__NVIC_SetPriorityGrouping+0x44>)
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	60d3      	str	r3, [r2, #12]
}
 80011b8:	bf00      	nop
 80011ba:	3714      	adds	r7, #20
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011cc:	4b04      	ldr	r3, [pc, #16]	@ (80011e0 <__NVIC_GetPriorityGrouping+0x18>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	0a1b      	lsrs	r3, r3, #8
 80011d2:	f003 0307 	and.w	r3, r3, #7
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	db0b      	blt.n	800120e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	f003 021f 	and.w	r2, r3, #31
 80011fc:	4907      	ldr	r1, [pc, #28]	@ (800121c <__NVIC_EnableIRQ+0x38>)
 80011fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001202:	095b      	lsrs	r3, r3, #5
 8001204:	2001      	movs	r0, #1
 8001206:	fa00 f202 	lsl.w	r2, r0, r2
 800120a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800120e:	bf00      	nop
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	e000e100 	.word	0xe000e100

08001220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	6039      	str	r1, [r7, #0]
 800122a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800122c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001230:	2b00      	cmp	r3, #0
 8001232:	db0a      	blt.n	800124a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	b2da      	uxtb	r2, r3
 8001238:	490c      	ldr	r1, [pc, #48]	@ (800126c <__NVIC_SetPriority+0x4c>)
 800123a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123e:	0112      	lsls	r2, r2, #4
 8001240:	b2d2      	uxtb	r2, r2
 8001242:	440b      	add	r3, r1
 8001244:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001248:	e00a      	b.n	8001260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	b2da      	uxtb	r2, r3
 800124e:	4908      	ldr	r1, [pc, #32]	@ (8001270 <__NVIC_SetPriority+0x50>)
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	f003 030f 	and.w	r3, r3, #15
 8001256:	3b04      	subs	r3, #4
 8001258:	0112      	lsls	r2, r2, #4
 800125a:	b2d2      	uxtb	r2, r2
 800125c:	440b      	add	r3, r1
 800125e:	761a      	strb	r2, [r3, #24]
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	e000e100 	.word	0xe000e100
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001274:	b480      	push	{r7}
 8001276:	b089      	sub	sp, #36	@ 0x24
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	f003 0307 	and.w	r3, r3, #7
 8001286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	f1c3 0307 	rsb	r3, r3, #7
 800128e:	2b04      	cmp	r3, #4
 8001290:	bf28      	it	cs
 8001292:	2304      	movcs	r3, #4
 8001294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	3304      	adds	r3, #4
 800129a:	2b06      	cmp	r3, #6
 800129c:	d902      	bls.n	80012a4 <NVIC_EncodePriority+0x30>
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	3b03      	subs	r3, #3
 80012a2:	e000      	b.n	80012a6 <NVIC_EncodePriority+0x32>
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a8:	f04f 32ff 	mov.w	r2, #4294967295
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	43da      	mvns	r2, r3
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	401a      	ands	r2, r3
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012bc:	f04f 31ff 	mov.w	r1, #4294967295
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	fa01 f303 	lsl.w	r3, r1, r3
 80012c6:	43d9      	mvns	r1, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012cc:	4313      	orrs	r3, r2
         );
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3724      	adds	r7, #36	@ 0x24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
	...

080012dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012ec:	d301      	bcc.n	80012f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ee:	2301      	movs	r3, #1
 80012f0:	e00f      	b.n	8001312 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012f2:	4a0a      	ldr	r2, [pc, #40]	@ (800131c <SysTick_Config+0x40>)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	3b01      	subs	r3, #1
 80012f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012fa:	210f      	movs	r1, #15
 80012fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001300:	f7ff ff8e 	bl	8001220 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001304:	4b05      	ldr	r3, [pc, #20]	@ (800131c <SysTick_Config+0x40>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800130a:	4b04      	ldr	r3, [pc, #16]	@ (800131c <SysTick_Config+0x40>)
 800130c:	2207      	movs	r2, #7
 800130e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	e000e010 	.word	0xe000e010

08001320 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff ff29 	bl	8001180 <__NVIC_SetPriorityGrouping>
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b086      	sub	sp, #24
 800133a:	af00      	add	r7, sp, #0
 800133c:	4603      	mov	r3, r0
 800133e:	60b9      	str	r1, [r7, #8]
 8001340:	607a      	str	r2, [r7, #4]
 8001342:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001344:	f7ff ff40 	bl	80011c8 <__NVIC_GetPriorityGrouping>
 8001348:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	68b9      	ldr	r1, [r7, #8]
 800134e:	6978      	ldr	r0, [r7, #20]
 8001350:	f7ff ff90 	bl	8001274 <NVIC_EncodePriority>
 8001354:	4602      	mov	r2, r0
 8001356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800135a:	4611      	mov	r1, r2
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff ff5f 	bl	8001220 <__NVIC_SetPriority>
}
 8001362:	bf00      	nop
 8001364:	3718      	adds	r7, #24
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b082      	sub	sp, #8
 800136e:	af00      	add	r7, sp, #0
 8001370:	4603      	mov	r3, r0
 8001372:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff ff33 	bl	80011e4 <__NVIC_EnableIRQ>
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	b082      	sub	sp, #8
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f7ff ffa4 	bl	80012dc <SysTick_Config>
 8001394:	4603      	mov	r3, r0
}
 8001396:	4618      	mov	r0, r3
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
	...

080013a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d101      	bne.n	80013b2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e08d      	b.n	80014ce <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	461a      	mov	r2, r3
 80013b8:	4b47      	ldr	r3, [pc, #284]	@ (80014d8 <HAL_DMA_Init+0x138>)
 80013ba:	429a      	cmp	r2, r3
 80013bc:	d80f      	bhi.n	80013de <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	461a      	mov	r2, r3
 80013c4:	4b45      	ldr	r3, [pc, #276]	@ (80014dc <HAL_DMA_Init+0x13c>)
 80013c6:	4413      	add	r3, r2
 80013c8:	4a45      	ldr	r2, [pc, #276]	@ (80014e0 <HAL_DMA_Init+0x140>)
 80013ca:	fba2 2303 	umull	r2, r3, r2, r3
 80013ce:	091b      	lsrs	r3, r3, #4
 80013d0:	009a      	lsls	r2, r3, #2
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a42      	ldr	r2, [pc, #264]	@ (80014e4 <HAL_DMA_Init+0x144>)
 80013da:	641a      	str	r2, [r3, #64]	@ 0x40
 80013dc:	e00e      	b.n	80013fc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	461a      	mov	r2, r3
 80013e4:	4b40      	ldr	r3, [pc, #256]	@ (80014e8 <HAL_DMA_Init+0x148>)
 80013e6:	4413      	add	r3, r2
 80013e8:	4a3d      	ldr	r2, [pc, #244]	@ (80014e0 <HAL_DMA_Init+0x140>)
 80013ea:	fba2 2303 	umull	r2, r3, r2, r3
 80013ee:	091b      	lsrs	r3, r3, #4
 80013f0:	009a      	lsls	r2, r3, #2
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4a3c      	ldr	r2, [pc, #240]	@ (80014ec <HAL_DMA_Init+0x14c>)
 80013fa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2202      	movs	r2, #2
 8001400:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001412:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001416:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001420:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	691b      	ldr	r3, [r3, #16]
 8001426:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800142c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	699b      	ldr	r3, [r3, #24]
 8001432:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001438:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6a1b      	ldr	r3, [r3, #32]
 800143e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001440:	68fa      	ldr	r2, [r7, #12]
 8001442:	4313      	orrs	r3, r2
 8001444:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f000 f8fe 	bl	8001650 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800145c:	d102      	bne.n	8001464 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685a      	ldr	r2, [r3, #4]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800146c:	b2d2      	uxtb	r2, r2
 800146e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001478:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d010      	beq.n	80014a4 <HAL_DMA_Init+0x104>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	2b04      	cmp	r3, #4
 8001488:	d80c      	bhi.n	80014a4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f000 f91e 	bl	80016cc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	e008      	b.n	80014b6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2200      	movs	r2, #0
 80014ae:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2200      	movs	r2, #0
 80014b4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2201      	movs	r2, #1
 80014c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2200      	movs	r2, #0
 80014c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80014cc:	2300      	movs	r3, #0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40020407 	.word	0x40020407
 80014dc:	bffdfff8 	.word	0xbffdfff8
 80014e0:	cccccccd 	.word	0xcccccccd
 80014e4:	40020000 	.word	0x40020000
 80014e8:	bffdfbf8 	.word	0xbffdfbf8
 80014ec:	40020400 	.word	0x40020400

080014f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800150c:	f003 031f 	and.w	r3, r3, #31
 8001510:	2204      	movs	r2, #4
 8001512:	409a      	lsls	r2, r3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	4013      	ands	r3, r2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d026      	beq.n	800156a <HAL_DMA_IRQHandler+0x7a>
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	f003 0304 	and.w	r3, r3, #4
 8001522:	2b00      	cmp	r3, #0
 8001524:	d021      	beq.n	800156a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f003 0320 	and.w	r3, r3, #32
 8001530:	2b00      	cmp	r3, #0
 8001532:	d107      	bne.n	8001544 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f022 0204 	bic.w	r2, r2, #4
 8001542:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001548:	f003 021f 	and.w	r2, r3, #31
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001550:	2104      	movs	r1, #4
 8001552:	fa01 f202 	lsl.w	r2, r1, r2
 8001556:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155c:	2b00      	cmp	r3, #0
 800155e:	d071      	beq.n	8001644 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001568:	e06c      	b.n	8001644 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156e:	f003 031f 	and.w	r3, r3, #31
 8001572:	2202      	movs	r2, #2
 8001574:	409a      	lsls	r2, r3
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	4013      	ands	r3, r2
 800157a:	2b00      	cmp	r3, #0
 800157c:	d02e      	beq.n	80015dc <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	f003 0302 	and.w	r3, r3, #2
 8001584:	2b00      	cmp	r3, #0
 8001586:	d029      	beq.n	80015dc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 0320 	and.w	r3, r3, #32
 8001592:	2b00      	cmp	r3, #0
 8001594:	d10b      	bne.n	80015ae <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f022 020a 	bic.w	r2, r2, #10
 80015a4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2201      	movs	r2, #1
 80015aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b2:	f003 021f 	and.w	r2, r3, #31
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ba:	2102      	movs	r1, #2
 80015bc:	fa01 f202 	lsl.w	r2, r1, r2
 80015c0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d038      	beq.n	8001644 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80015da:	e033      	b.n	8001644 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015e0:	f003 031f 	and.w	r3, r3, #31
 80015e4:	2208      	movs	r2, #8
 80015e6:	409a      	lsls	r2, r3
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	4013      	ands	r3, r2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d02a      	beq.n	8001646 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	f003 0308 	and.w	r3, r3, #8
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d025      	beq.n	8001646 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f022 020e 	bic.w	r2, r2, #14
 8001608:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800160e:	f003 021f 	and.w	r2, r3, #31
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001616:	2101      	movs	r1, #1
 8001618:	fa01 f202 	lsl.w	r2, r1, r2
 800161c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2201      	movs	r2, #1
 8001622:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2201      	movs	r2, #1
 8001628:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2200      	movs	r2, #0
 8001630:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001638:	2b00      	cmp	r3, #0
 800163a:	d004      	beq.n	8001646 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001644:	bf00      	nop
 8001646:	bf00      	nop
}
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001650:	b480      	push	{r7}
 8001652:	b087      	sub	sp, #28
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	461a      	mov	r2, r3
 800165e:	4b16      	ldr	r3, [pc, #88]	@ (80016b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001660:	429a      	cmp	r2, r3
 8001662:	d802      	bhi.n	800166a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001664:	4b15      	ldr	r3, [pc, #84]	@ (80016bc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001666:	617b      	str	r3, [r7, #20]
 8001668:	e001      	b.n	800166e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800166a:	4b15      	ldr	r3, [pc, #84]	@ (80016c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800166c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	b2db      	uxtb	r3, r3
 8001678:	3b08      	subs	r3, #8
 800167a:	4a12      	ldr	r2, [pc, #72]	@ (80016c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800167c:	fba2 2303 	umull	r2, r3, r2, r3
 8001680:	091b      	lsrs	r3, r3, #4
 8001682:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001688:	089b      	lsrs	r3, r3, #2
 800168a:	009a      	lsls	r2, r3, #2
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	4413      	add	r3, r2
 8001690:	461a      	mov	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a0b      	ldr	r2, [pc, #44]	@ (80016c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800169a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f003 031f 	and.w	r3, r3, #31
 80016a2:	2201      	movs	r2, #1
 80016a4:	409a      	lsls	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80016aa:	bf00      	nop
 80016ac:	371c      	adds	r7, #28
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	40020407 	.word	0x40020407
 80016bc:	40020800 	.word	0x40020800
 80016c0:	40020820 	.word	0x40020820
 80016c4:	cccccccd 	.word	0xcccccccd
 80016c8:	40020880 	.word	0x40020880

080016cc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80016dc:	68fa      	ldr	r2, [r7, #12]
 80016de:	4b0b      	ldr	r3, [pc, #44]	@ (800170c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80016e0:	4413      	add	r3, r2
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	461a      	mov	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a08      	ldr	r2, [pc, #32]	@ (8001710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80016ee:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	3b01      	subs	r3, #1
 80016f4:	f003 031f 	and.w	r3, r3, #31
 80016f8:	2201      	movs	r2, #1
 80016fa:	409a      	lsls	r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001700:	bf00      	nop
 8001702:	3714      	adds	r7, #20
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	1000823f 	.word	0x1000823f
 8001710:	40020940 	.word	0x40020940

08001714 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001714:	b480      	push	{r7}
 8001716:	b087      	sub	sp, #28
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800171e:	2300      	movs	r3, #0
 8001720:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001722:	e15a      	b.n	80019da <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	2101      	movs	r1, #1
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	fa01 f303 	lsl.w	r3, r1, r3
 8001730:	4013      	ands	r3, r2
 8001732:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	2b00      	cmp	r3, #0
 8001738:	f000 814c 	beq.w	80019d4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f003 0303 	and.w	r3, r3, #3
 8001744:	2b01      	cmp	r3, #1
 8001746:	d005      	beq.n	8001754 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001750:	2b02      	cmp	r3, #2
 8001752:	d130      	bne.n	80017b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	2203      	movs	r2, #3
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	43db      	mvns	r3, r3
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	4013      	ands	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	68da      	ldr	r2, [r3, #12]
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	4313      	orrs	r3, r2
 800177c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800178a:	2201      	movs	r2, #1
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	fa02 f303 	lsl.w	r3, r2, r3
 8001792:	43db      	mvns	r3, r3
 8001794:	693a      	ldr	r2, [r7, #16]
 8001796:	4013      	ands	r3, r2
 8001798:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	091b      	lsrs	r3, r3, #4
 80017a0:	f003 0201 	and.w	r2, r3, #1
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f003 0303 	and.w	r3, r3, #3
 80017be:	2b03      	cmp	r3, #3
 80017c0:	d017      	beq.n	80017f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	2203      	movs	r2, #3
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	43db      	mvns	r3, r3
 80017d4:	693a      	ldr	r2, [r7, #16]
 80017d6:	4013      	ands	r3, r2
 80017d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	689a      	ldr	r2, [r3, #8]
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	693a      	ldr	r2, [r7, #16]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f003 0303 	and.w	r3, r3, #3
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d123      	bne.n	8001846 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	08da      	lsrs	r2, r3, #3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	3208      	adds	r2, #8
 8001806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800180a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	220f      	movs	r2, #15
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	43db      	mvns	r3, r3
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	4013      	ands	r3, r2
 8001820:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	691a      	ldr	r2, [r3, #16]
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	f003 0307 	and.w	r3, r3, #7
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	4313      	orrs	r3, r2
 8001836:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	08da      	lsrs	r2, r3, #3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	3208      	adds	r2, #8
 8001840:	6939      	ldr	r1, [r7, #16]
 8001842:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	2203      	movs	r2, #3
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43db      	mvns	r3, r3
 8001858:	693a      	ldr	r2, [r7, #16]
 800185a:	4013      	ands	r3, r2
 800185c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f003 0203 	and.w	r2, r3, #3
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	4313      	orrs	r3, r2
 8001872:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001882:	2b00      	cmp	r3, #0
 8001884:	f000 80a6 	beq.w	80019d4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001888:	4b5b      	ldr	r3, [pc, #364]	@ (80019f8 <HAL_GPIO_Init+0x2e4>)
 800188a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800188c:	4a5a      	ldr	r2, [pc, #360]	@ (80019f8 <HAL_GPIO_Init+0x2e4>)
 800188e:	f043 0301 	orr.w	r3, r3, #1
 8001892:	6613      	str	r3, [r2, #96]	@ 0x60
 8001894:	4b58      	ldr	r3, [pc, #352]	@ (80019f8 <HAL_GPIO_Init+0x2e4>)
 8001896:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001898:	f003 0301 	and.w	r3, r3, #1
 800189c:	60bb      	str	r3, [r7, #8]
 800189e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018a0:	4a56      	ldr	r2, [pc, #344]	@ (80019fc <HAL_GPIO_Init+0x2e8>)
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	089b      	lsrs	r3, r3, #2
 80018a6:	3302      	adds	r3, #2
 80018a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	f003 0303 	and.w	r3, r3, #3
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	220f      	movs	r2, #15
 80018b8:	fa02 f303 	lsl.w	r3, r2, r3
 80018bc:	43db      	mvns	r3, r3
 80018be:	693a      	ldr	r2, [r7, #16]
 80018c0:	4013      	ands	r3, r2
 80018c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80018ca:	d01f      	beq.n	800190c <HAL_GPIO_Init+0x1f8>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	4a4c      	ldr	r2, [pc, #304]	@ (8001a00 <HAL_GPIO_Init+0x2ec>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d019      	beq.n	8001908 <HAL_GPIO_Init+0x1f4>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a4b      	ldr	r2, [pc, #300]	@ (8001a04 <HAL_GPIO_Init+0x2f0>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d013      	beq.n	8001904 <HAL_GPIO_Init+0x1f0>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4a4a      	ldr	r2, [pc, #296]	@ (8001a08 <HAL_GPIO_Init+0x2f4>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d00d      	beq.n	8001900 <HAL_GPIO_Init+0x1ec>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a49      	ldr	r2, [pc, #292]	@ (8001a0c <HAL_GPIO_Init+0x2f8>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d007      	beq.n	80018fc <HAL_GPIO_Init+0x1e8>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	4a48      	ldr	r2, [pc, #288]	@ (8001a10 <HAL_GPIO_Init+0x2fc>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d101      	bne.n	80018f8 <HAL_GPIO_Init+0x1e4>
 80018f4:	2305      	movs	r3, #5
 80018f6:	e00a      	b.n	800190e <HAL_GPIO_Init+0x1fa>
 80018f8:	2306      	movs	r3, #6
 80018fa:	e008      	b.n	800190e <HAL_GPIO_Init+0x1fa>
 80018fc:	2304      	movs	r3, #4
 80018fe:	e006      	b.n	800190e <HAL_GPIO_Init+0x1fa>
 8001900:	2303      	movs	r3, #3
 8001902:	e004      	b.n	800190e <HAL_GPIO_Init+0x1fa>
 8001904:	2302      	movs	r3, #2
 8001906:	e002      	b.n	800190e <HAL_GPIO_Init+0x1fa>
 8001908:	2301      	movs	r3, #1
 800190a:	e000      	b.n	800190e <HAL_GPIO_Init+0x1fa>
 800190c:	2300      	movs	r3, #0
 800190e:	697a      	ldr	r2, [r7, #20]
 8001910:	f002 0203 	and.w	r2, r2, #3
 8001914:	0092      	lsls	r2, r2, #2
 8001916:	4093      	lsls	r3, r2
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	4313      	orrs	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800191e:	4937      	ldr	r1, [pc, #220]	@ (80019fc <HAL_GPIO_Init+0x2e8>)
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	089b      	lsrs	r3, r3, #2
 8001924:	3302      	adds	r3, #2
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800192c:	4b39      	ldr	r3, [pc, #228]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	43db      	mvns	r3, r3
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	4013      	ands	r3, r2
 800193a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d003      	beq.n	8001950 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001948:	693a      	ldr	r2, [r7, #16]
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	4313      	orrs	r3, r2
 800194e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001950:	4a30      	ldr	r2, [pc, #192]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001956:	4b2f      	ldr	r3, [pc, #188]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 8001958:	68db      	ldr	r3, [r3, #12]
 800195a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	43db      	mvns	r3, r3
 8001960:	693a      	ldr	r2, [r7, #16]
 8001962:	4013      	ands	r3, r2
 8001964:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d003      	beq.n	800197a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	4313      	orrs	r3, r2
 8001978:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800197a:	4a26      	ldr	r2, [pc, #152]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001980:	4b24      	ldr	r3, [pc, #144]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	43db      	mvns	r3, r3
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	4013      	ands	r3, r2
 800198e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d003      	beq.n	80019a4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800199c:	693a      	ldr	r2, [r7, #16]
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80019a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80019aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	43db      	mvns	r3, r3
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	4013      	ands	r3, r2
 80019b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d003      	beq.n	80019ce <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019ce:	4a11      	ldr	r2, [pc, #68]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	3301      	adds	r3, #1
 80019d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	fa22 f303 	lsr.w	r3, r2, r3
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f47f ae9d 	bne.w	8001724 <HAL_GPIO_Init+0x10>
  }
}
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
 80019ee:	371c      	adds	r7, #28
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	40021000 	.word	0x40021000
 80019fc:	40010000 	.word	0x40010000
 8001a00:	48000400 	.word	0x48000400
 8001a04:	48000800 	.word	0x48000800
 8001a08:	48000c00 	.word	0x48000c00
 8001a0c:	48001000 	.word	0x48001000
 8001a10:	48001400 	.word	0x48001400
 8001a14:	40010400 	.word	0x40010400

08001a18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	460b      	mov	r3, r1
 8001a22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	691a      	ldr	r2, [r3, #16]
 8001a28:	887b      	ldrh	r3, [r7, #2]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d002      	beq.n	8001a36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a30:	2301      	movs	r3, #1
 8001a32:	73fb      	strb	r3, [r7, #15]
 8001a34:	e001      	b.n	8001a3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a36:	2300      	movs	r3, #0
 8001a38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	460b      	mov	r3, r1
 8001a52:	807b      	strh	r3, [r7, #2]
 8001a54:	4613      	mov	r3, r2
 8001a56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a58:	787b      	ldrb	r3, [r7, #1]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d003      	beq.n	8001a66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a5e:	887a      	ldrh	r2, [r7, #2]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a64:	e002      	b.n	8001a6c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a66:	887a      	ldrh	r2, [r7, #2]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d141      	bne.n	8001b0a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a86:	4b4b      	ldr	r3, [pc, #300]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a92:	d131      	bne.n	8001af8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a94:	4b47      	ldr	r3, [pc, #284]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a9a:	4a46      	ldr	r2, [pc, #280]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001aa0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001aa4:	4b43      	ldr	r3, [pc, #268]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001aac:	4a41      	ldr	r2, [pc, #260]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ab2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ab4:	4b40      	ldr	r3, [pc, #256]	@ (8001bb8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2232      	movs	r2, #50	@ 0x32
 8001aba:	fb02 f303 	mul.w	r3, r2, r3
 8001abe:	4a3f      	ldr	r2, [pc, #252]	@ (8001bbc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ac4:	0c9b      	lsrs	r3, r3, #18
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001aca:	e002      	b.n	8001ad2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ad2:	4b38      	ldr	r3, [pc, #224]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ada:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ade:	d102      	bne.n	8001ae6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1f2      	bne.n	8001acc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ae6:	4b33      	ldr	r3, [pc, #204]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ae8:	695b      	ldr	r3, [r3, #20]
 8001aea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001aee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001af2:	d158      	bne.n	8001ba6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e057      	b.n	8001ba8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001af8:	4b2e      	ldr	r3, [pc, #184]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001afe:	4a2d      	ldr	r2, [pc, #180]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001b08:	e04d      	b.n	8001ba6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b10:	d141      	bne.n	8001b96 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b12:	4b28      	ldr	r3, [pc, #160]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b1e:	d131      	bne.n	8001b84 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b20:	4b24      	ldr	r3, [pc, #144]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b26:	4a23      	ldr	r2, [pc, #140]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b30:	4b20      	ldr	r3, [pc, #128]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b38:	4a1e      	ldr	r2, [pc, #120]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b40:	4b1d      	ldr	r3, [pc, #116]	@ (8001bb8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2232      	movs	r2, #50	@ 0x32
 8001b46:	fb02 f303 	mul.w	r3, r2, r3
 8001b4a:	4a1c      	ldr	r2, [pc, #112]	@ (8001bbc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b50:	0c9b      	lsrs	r3, r3, #18
 8001b52:	3301      	adds	r3, #1
 8001b54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b56:	e002      	b.n	8001b5e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b5e:	4b15      	ldr	r3, [pc, #84]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b6a:	d102      	bne.n	8001b72 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d1f2      	bne.n	8001b58 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b72:	4b10      	ldr	r3, [pc, #64]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b74:	695b      	ldr	r3, [r3, #20]
 8001b76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b7e:	d112      	bne.n	8001ba6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e011      	b.n	8001ba8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b84:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001b94:	e007      	b.n	8001ba6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b96:	4b07      	ldr	r3, [pc, #28]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b9e:	4a05      	ldr	r2, [pc, #20]	@ (8001bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ba0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ba4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001ba6:	2300      	movs	r3, #0
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3714      	adds	r7, #20
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr
 8001bb4:	40007000 	.word	0x40007000
 8001bb8:	20000000 	.word	0x20000000
 8001bbc:	431bde83 	.word	0x431bde83

08001bc0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001bc4:	4b05      	ldr	r3, [pc, #20]	@ (8001bdc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	4a04      	ldr	r2, [pc, #16]	@ (8001bdc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001bca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bce:	6093      	str	r3, [r2, #8]
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	40007000 	.word	0x40007000

08001be0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b088      	sub	sp, #32
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d101      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e2fe      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d075      	beq.n	8001cea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bfe:	4b97      	ldr	r3, [pc, #604]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f003 030c 	and.w	r3, r3, #12
 8001c06:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c08:	4b94      	ldr	r3, [pc, #592]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	f003 0303 	and.w	r3, r3, #3
 8001c10:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001c12:	69bb      	ldr	r3, [r7, #24]
 8001c14:	2b0c      	cmp	r3, #12
 8001c16:	d102      	bne.n	8001c1e <HAL_RCC_OscConfig+0x3e>
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	2b03      	cmp	r3, #3
 8001c1c:	d002      	beq.n	8001c24 <HAL_RCC_OscConfig+0x44>
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	2b08      	cmp	r3, #8
 8001c22:	d10b      	bne.n	8001c3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c24:	4b8d      	ldr	r3, [pc, #564]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d05b      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x108>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d157      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e2d9      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c44:	d106      	bne.n	8001c54 <HAL_RCC_OscConfig+0x74>
 8001c46:	4b85      	ldr	r3, [pc, #532]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a84      	ldr	r2, [pc, #528]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c50:	6013      	str	r3, [r2, #0]
 8001c52:	e01d      	b.n	8001c90 <HAL_RCC_OscConfig+0xb0>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c5c:	d10c      	bne.n	8001c78 <HAL_RCC_OscConfig+0x98>
 8001c5e:	4b7f      	ldr	r3, [pc, #508]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a7e      	ldr	r2, [pc, #504]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001c64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c68:	6013      	str	r3, [r2, #0]
 8001c6a:	4b7c      	ldr	r3, [pc, #496]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a7b      	ldr	r2, [pc, #492]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001c70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c74:	6013      	str	r3, [r2, #0]
 8001c76:	e00b      	b.n	8001c90 <HAL_RCC_OscConfig+0xb0>
 8001c78:	4b78      	ldr	r3, [pc, #480]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a77      	ldr	r2, [pc, #476]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001c7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	4b75      	ldr	r3, [pc, #468]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a74      	ldr	r2, [pc, #464]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001c8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d013      	beq.n	8001cc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c98:	f7ff fa44 	bl	8001124 <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ca0:	f7ff fa40 	bl	8001124 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b64      	cmp	r3, #100	@ 0x64
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e29e      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cb2:	4b6a      	ldr	r3, [pc, #424]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d0f0      	beq.n	8001ca0 <HAL_RCC_OscConfig+0xc0>
 8001cbe:	e014      	b.n	8001cea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc0:	f7ff fa30 	bl	8001124 <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001cc6:	e008      	b.n	8001cda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cc8:	f7ff fa2c 	bl	8001124 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b64      	cmp	r3, #100	@ 0x64
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e28a      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001cda:	4b60      	ldr	r3, [pc, #384]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1f0      	bne.n	8001cc8 <HAL_RCC_OscConfig+0xe8>
 8001ce6:	e000      	b.n	8001cea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ce8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0302 	and.w	r3, r3, #2
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d075      	beq.n	8001de2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cf6:	4b59      	ldr	r3, [pc, #356]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f003 030c 	and.w	r3, r3, #12
 8001cfe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d00:	4b56      	ldr	r3, [pc, #344]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	f003 0303 	and.w	r3, r3, #3
 8001d08:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	2b0c      	cmp	r3, #12
 8001d0e:	d102      	bne.n	8001d16 <HAL_RCC_OscConfig+0x136>
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	2b02      	cmp	r3, #2
 8001d14:	d002      	beq.n	8001d1c <HAL_RCC_OscConfig+0x13c>
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	2b04      	cmp	r3, #4
 8001d1a:	d11f      	bne.n	8001d5c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d1c:	4b4f      	ldr	r3, [pc, #316]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d005      	beq.n	8001d34 <HAL_RCC_OscConfig+0x154>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d101      	bne.n	8001d34 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e25d      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d34:	4b49      	ldr	r3, [pc, #292]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	061b      	lsls	r3, r3, #24
 8001d42:	4946      	ldr	r1, [pc, #280]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001d44:	4313      	orrs	r3, r2
 8001d46:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001d48:	4b45      	ldr	r3, [pc, #276]	@ (8001e60 <HAL_RCC_OscConfig+0x280>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff f99d 	bl	800108c <HAL_InitTick>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d043      	beq.n	8001de0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e249      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d023      	beq.n	8001dac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d64:	4b3d      	ldr	r3, [pc, #244]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a3c      	ldr	r2, [pc, #240]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001d6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d70:	f7ff f9d8 	bl	8001124 <HAL_GetTick>
 8001d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d76:	e008      	b.n	8001d8a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d78:	f7ff f9d4 	bl	8001124 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e232      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d8a:	4b34      	ldr	r3, [pc, #208]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d0f0      	beq.n	8001d78 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d96:	4b31      	ldr	r3, [pc, #196]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	061b      	lsls	r3, r3, #24
 8001da4:	492d      	ldr	r1, [pc, #180]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001da6:	4313      	orrs	r3, r2
 8001da8:	604b      	str	r3, [r1, #4]
 8001daa:	e01a      	b.n	8001de2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dac:	4b2b      	ldr	r3, [pc, #172]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a2a      	ldr	r2, [pc, #168]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001db2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001db6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db8:	f7ff f9b4 	bl	8001124 <HAL_GetTick>
 8001dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001dbe:	e008      	b.n	8001dd2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dc0:	f7ff f9b0 	bl	8001124 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d901      	bls.n	8001dd2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	e20e      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001dd2:	4b22      	ldr	r3, [pc, #136]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d1f0      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x1e0>
 8001dde:	e000      	b.n	8001de2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001de0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 0308 	and.w	r3, r3, #8
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d041      	beq.n	8001e72 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	695b      	ldr	r3, [r3, #20]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d01c      	beq.n	8001e30 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001df6:	4b19      	ldr	r3, [pc, #100]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001df8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dfc:	4a17      	ldr	r2, [pc, #92]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001dfe:	f043 0301 	orr.w	r3, r3, #1
 8001e02:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e06:	f7ff f98d 	bl	8001124 <HAL_GetTick>
 8001e0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e0c:	e008      	b.n	8001e20 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e0e:	f7ff f989 	bl	8001124 <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e1e7      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e20:	4b0e      	ldr	r3, [pc, #56]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001e22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d0ef      	beq.n	8001e0e <HAL_RCC_OscConfig+0x22e>
 8001e2e:	e020      	b.n	8001e72 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e30:	4b0a      	ldr	r3, [pc, #40]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e36:	4a09      	ldr	r2, [pc, #36]	@ (8001e5c <HAL_RCC_OscConfig+0x27c>)
 8001e38:	f023 0301 	bic.w	r3, r3, #1
 8001e3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e40:	f7ff f970 	bl	8001124 <HAL_GetTick>
 8001e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e46:	e00d      	b.n	8001e64 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e48:	f7ff f96c 	bl	8001124 <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d906      	bls.n	8001e64 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001e56:	2303      	movs	r3, #3
 8001e58:	e1ca      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
 8001e5a:	bf00      	nop
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e64:	4b8c      	ldr	r3, [pc, #560]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001e66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1ea      	bne.n	8001e48 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0304 	and.w	r3, r3, #4
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	f000 80a6 	beq.w	8001fcc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e80:	2300      	movs	r3, #0
 8001e82:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e84:	4b84      	ldr	r3, [pc, #528]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d101      	bne.n	8001e94 <HAL_RCC_OscConfig+0x2b4>
 8001e90:	2301      	movs	r3, #1
 8001e92:	e000      	b.n	8001e96 <HAL_RCC_OscConfig+0x2b6>
 8001e94:	2300      	movs	r3, #0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d00d      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e9a:	4b7f      	ldr	r3, [pc, #508]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e9e:	4a7e      	ldr	r2, [pc, #504]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001ea0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ea4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ea6:	4b7c      	ldr	r3, [pc, #496]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001eb6:	4b79      	ldr	r3, [pc, #484]	@ (800209c <HAL_RCC_OscConfig+0x4bc>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d118      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ec2:	4b76      	ldr	r3, [pc, #472]	@ (800209c <HAL_RCC_OscConfig+0x4bc>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a75      	ldr	r2, [pc, #468]	@ (800209c <HAL_RCC_OscConfig+0x4bc>)
 8001ec8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ecc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ece:	f7ff f929 	bl	8001124 <HAL_GetTick>
 8001ed2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ed4:	e008      	b.n	8001ee8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ed6:	f7ff f925 	bl	8001124 <HAL_GetTick>
 8001eda:	4602      	mov	r2, r0
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d901      	bls.n	8001ee8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	e183      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ee8:	4b6c      	ldr	r3, [pc, #432]	@ (800209c <HAL_RCC_OscConfig+0x4bc>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d0f0      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d108      	bne.n	8001f0e <HAL_RCC_OscConfig+0x32e>
 8001efc:	4b66      	ldr	r3, [pc, #408]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f02:	4a65      	ldr	r2, [pc, #404]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001f04:	f043 0301 	orr.w	r3, r3, #1
 8001f08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f0c:	e024      	b.n	8001f58 <HAL_RCC_OscConfig+0x378>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	2b05      	cmp	r3, #5
 8001f14:	d110      	bne.n	8001f38 <HAL_RCC_OscConfig+0x358>
 8001f16:	4b60      	ldr	r3, [pc, #384]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f1c:	4a5e      	ldr	r2, [pc, #376]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001f1e:	f043 0304 	orr.w	r3, r3, #4
 8001f22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f26:	4b5c      	ldr	r3, [pc, #368]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f2c:	4a5a      	ldr	r2, [pc, #360]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001f2e:	f043 0301 	orr.w	r3, r3, #1
 8001f32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f36:	e00f      	b.n	8001f58 <HAL_RCC_OscConfig+0x378>
 8001f38:	4b57      	ldr	r3, [pc, #348]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f3e:	4a56      	ldr	r2, [pc, #344]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001f40:	f023 0301 	bic.w	r3, r3, #1
 8001f44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f48:	4b53      	ldr	r3, [pc, #332]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f4e:	4a52      	ldr	r2, [pc, #328]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001f50:	f023 0304 	bic.w	r3, r3, #4
 8001f54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d016      	beq.n	8001f8e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f60:	f7ff f8e0 	bl	8001124 <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f66:	e00a      	b.n	8001f7e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f68:	f7ff f8dc 	bl	8001124 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e138      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f7e:	4b46      	ldr	r3, [pc, #280]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0ed      	beq.n	8001f68 <HAL_RCC_OscConfig+0x388>
 8001f8c:	e015      	b.n	8001fba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f8e:	f7ff f8c9 	bl	8001124 <HAL_GetTick>
 8001f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f94:	e00a      	b.n	8001fac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f96:	f7ff f8c5 	bl	8001124 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e121      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fac:	4b3a      	ldr	r3, [pc, #232]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fb2:	f003 0302 	and.w	r3, r3, #2
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1ed      	bne.n	8001f96 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fba:	7ffb      	ldrb	r3, [r7, #31]
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d105      	bne.n	8001fcc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fc0:	4b35      	ldr	r3, [pc, #212]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc4:	4a34      	ldr	r2, [pc, #208]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001fc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001fca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0320 	and.w	r3, r3, #32
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d03c      	beq.n	8002052 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d01c      	beq.n	800201a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001fe0:	4b2d      	ldr	r3, [pc, #180]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001fe2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001fe6:	4a2c      	ldr	r2, [pc, #176]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8001fe8:	f043 0301 	orr.w	r3, r3, #1
 8001fec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ff0:	f7ff f898 	bl	8001124 <HAL_GetTick>
 8001ff4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001ff6:	e008      	b.n	800200a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ff8:	f7ff f894 	bl	8001124 <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	2b02      	cmp	r3, #2
 8002004:	d901      	bls.n	800200a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e0f2      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800200a:	4b23      	ldr	r3, [pc, #140]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 800200c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002010:	f003 0302 	and.w	r3, r3, #2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d0ef      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x418>
 8002018:	e01b      	b.n	8002052 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800201a:	4b1f      	ldr	r3, [pc, #124]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 800201c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002020:	4a1d      	ldr	r2, [pc, #116]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8002022:	f023 0301 	bic.w	r3, r3, #1
 8002026:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800202a:	f7ff f87b 	bl	8001124 <HAL_GetTick>
 800202e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002030:	e008      	b.n	8002044 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002032:	f7ff f877 	bl	8001124 <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b02      	cmp	r3, #2
 800203e:	d901      	bls.n	8002044 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002040:	2303      	movs	r3, #3
 8002042:	e0d5      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002044:	4b14      	ldr	r3, [pc, #80]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8002046:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d1ef      	bne.n	8002032 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	2b00      	cmp	r3, #0
 8002058:	f000 80c9 	beq.w	80021ee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800205c:	4b0e      	ldr	r3, [pc, #56]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f003 030c 	and.w	r3, r3, #12
 8002064:	2b0c      	cmp	r3, #12
 8002066:	f000 8083 	beq.w	8002170 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	69db      	ldr	r3, [r3, #28]
 800206e:	2b02      	cmp	r3, #2
 8002070:	d15e      	bne.n	8002130 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002072:	4b09      	ldr	r3, [pc, #36]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a08      	ldr	r2, [pc, #32]	@ (8002098 <HAL_RCC_OscConfig+0x4b8>)
 8002078:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800207c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800207e:	f7ff f851 	bl	8001124 <HAL_GetTick>
 8002082:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002084:	e00c      	b.n	80020a0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002086:	f7ff f84d 	bl	8001124 <HAL_GetTick>
 800208a:	4602      	mov	r2, r0
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	2b02      	cmp	r3, #2
 8002092:	d905      	bls.n	80020a0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e0ab      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
 8002098:	40021000 	.word	0x40021000
 800209c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020a0:	4b55      	ldr	r3, [pc, #340]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d1ec      	bne.n	8002086 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020ac:	4b52      	ldr	r3, [pc, #328]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 80020ae:	68da      	ldr	r2, [r3, #12]
 80020b0:	4b52      	ldr	r3, [pc, #328]	@ (80021fc <HAL_RCC_OscConfig+0x61c>)
 80020b2:	4013      	ands	r3, r2
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	6a11      	ldr	r1, [r2, #32]
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80020bc:	3a01      	subs	r2, #1
 80020be:	0112      	lsls	r2, r2, #4
 80020c0:	4311      	orrs	r1, r2
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80020c6:	0212      	lsls	r2, r2, #8
 80020c8:	4311      	orrs	r1, r2
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80020ce:	0852      	lsrs	r2, r2, #1
 80020d0:	3a01      	subs	r2, #1
 80020d2:	0552      	lsls	r2, r2, #21
 80020d4:	4311      	orrs	r1, r2
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80020da:	0852      	lsrs	r2, r2, #1
 80020dc:	3a01      	subs	r2, #1
 80020de:	0652      	lsls	r2, r2, #25
 80020e0:	4311      	orrs	r1, r2
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80020e6:	06d2      	lsls	r2, r2, #27
 80020e8:	430a      	orrs	r2, r1
 80020ea:	4943      	ldr	r1, [pc, #268]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020f0:	4b41      	ldr	r3, [pc, #260]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a40      	ldr	r2, [pc, #256]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 80020f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020fa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020fc:	4b3e      	ldr	r3, [pc, #248]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	4a3d      	ldr	r2, [pc, #244]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 8002102:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002106:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002108:	f7ff f80c 	bl	8001124 <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002110:	f7ff f808 	bl	8001124 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b02      	cmp	r3, #2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e066      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002122:	4b35      	ldr	r3, [pc, #212]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d0f0      	beq.n	8002110 <HAL_RCC_OscConfig+0x530>
 800212e:	e05e      	b.n	80021ee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002130:	4b31      	ldr	r3, [pc, #196]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a30      	ldr	r2, [pc, #192]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 8002136:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800213a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800213c:	f7fe fff2 	bl	8001124 <HAL_GetTick>
 8002140:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002142:	e008      	b.n	8002156 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002144:	f7fe ffee 	bl	8001124 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b02      	cmp	r3, #2
 8002150:	d901      	bls.n	8002156 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e04c      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002156:	4b28      	ldr	r3, [pc, #160]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1f0      	bne.n	8002144 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002162:	4b25      	ldr	r3, [pc, #148]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 8002164:	68da      	ldr	r2, [r3, #12]
 8002166:	4924      	ldr	r1, [pc, #144]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 8002168:	4b25      	ldr	r3, [pc, #148]	@ (8002200 <HAL_RCC_OscConfig+0x620>)
 800216a:	4013      	ands	r3, r2
 800216c:	60cb      	str	r3, [r1, #12]
 800216e:	e03e      	b.n	80021ee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	69db      	ldr	r3, [r3, #28]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d101      	bne.n	800217c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e039      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800217c:	4b1e      	ldr	r3, [pc, #120]	@ (80021f8 <HAL_RCC_OscConfig+0x618>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	f003 0203 	and.w	r2, r3, #3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a1b      	ldr	r3, [r3, #32]
 800218c:	429a      	cmp	r2, r3
 800218e:	d12c      	bne.n	80021ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800219a:	3b01      	subs	r3, #1
 800219c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800219e:	429a      	cmp	r2, r3
 80021a0:	d123      	bne.n	80021ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d11b      	bne.n	80021ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021bc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80021be:	429a      	cmp	r2, r3
 80021c0:	d113      	bne.n	80021ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021cc:	085b      	lsrs	r3, r3, #1
 80021ce:	3b01      	subs	r3, #1
 80021d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d109      	bne.n	80021ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021e0:	085b      	lsrs	r3, r3, #1
 80021e2:	3b01      	subs	r3, #1
 80021e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d001      	beq.n	80021ee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e000      	b.n	80021f0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3720      	adds	r7, #32
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40021000 	.word	0x40021000
 80021fc:	019f800c 	.word	0x019f800c
 8002200:	feeefffc 	.word	0xfeeefffc

08002204 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800220e:	2300      	movs	r3, #0
 8002210:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d101      	bne.n	800221c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e11e      	b.n	800245a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800221c:	4b91      	ldr	r3, [pc, #580]	@ (8002464 <HAL_RCC_ClockConfig+0x260>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 030f 	and.w	r3, r3, #15
 8002224:	683a      	ldr	r2, [r7, #0]
 8002226:	429a      	cmp	r2, r3
 8002228:	d910      	bls.n	800224c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800222a:	4b8e      	ldr	r3, [pc, #568]	@ (8002464 <HAL_RCC_ClockConfig+0x260>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f023 020f 	bic.w	r2, r3, #15
 8002232:	498c      	ldr	r1, [pc, #560]	@ (8002464 <HAL_RCC_ClockConfig+0x260>)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	4313      	orrs	r3, r2
 8002238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800223a:	4b8a      	ldr	r3, [pc, #552]	@ (8002464 <HAL_RCC_ClockConfig+0x260>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 030f 	and.w	r3, r3, #15
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	429a      	cmp	r2, r3
 8002246:	d001      	beq.n	800224c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e106      	b.n	800245a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0301 	and.w	r3, r3, #1
 8002254:	2b00      	cmp	r3, #0
 8002256:	d073      	beq.n	8002340 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	2b03      	cmp	r3, #3
 800225e:	d129      	bne.n	80022b4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002260:	4b81      	ldr	r3, [pc, #516]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d101      	bne.n	8002270 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e0f4      	b.n	800245a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002270:	f000 f9ac 	bl	80025cc <RCC_GetSysClockFreqFromPLLSource>
 8002274:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	4a7c      	ldr	r2, [pc, #496]	@ (800246c <HAL_RCC_ClockConfig+0x268>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d93f      	bls.n	80022fe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800227e:	4b7a      	ldr	r3, [pc, #488]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d009      	beq.n	800229e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002292:	2b00      	cmp	r3, #0
 8002294:	d033      	beq.n	80022fe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800229a:	2b00      	cmp	r3, #0
 800229c:	d12f      	bne.n	80022fe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800229e:	4b72      	ldr	r3, [pc, #456]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80022a6:	4a70      	ldr	r2, [pc, #448]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 80022a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022ac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80022ae:	2380      	movs	r3, #128	@ 0x80
 80022b0:	617b      	str	r3, [r7, #20]
 80022b2:	e024      	b.n	80022fe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d107      	bne.n	80022cc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022bc:	4b6a      	ldr	r3, [pc, #424]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d109      	bne.n	80022dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e0c6      	b.n	800245a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022cc:	4b66      	ldr	r3, [pc, #408]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d101      	bne.n	80022dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e0be      	b.n	800245a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80022dc:	f000 f914 	bl	8002508 <HAL_RCC_GetSysClockFreq>
 80022e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	4a61      	ldr	r2, [pc, #388]	@ (800246c <HAL_RCC_ClockConfig+0x268>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d909      	bls.n	80022fe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80022ea:	4b5f      	ldr	r3, [pc, #380]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80022f2:	4a5d      	ldr	r2, [pc, #372]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 80022f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022f8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80022fa:	2380      	movs	r3, #128	@ 0x80
 80022fc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022fe:	4b5a      	ldr	r3, [pc, #360]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f023 0203 	bic.w	r2, r3, #3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	4957      	ldr	r1, [pc, #348]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 800230c:	4313      	orrs	r3, r2
 800230e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002310:	f7fe ff08 	bl	8001124 <HAL_GetTick>
 8002314:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002316:	e00a      	b.n	800232e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002318:	f7fe ff04 	bl	8001124 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002326:	4293      	cmp	r3, r2
 8002328:	d901      	bls.n	800232e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e095      	b.n	800245a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800232e:	4b4e      	ldr	r3, [pc, #312]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f003 020c 	and.w	r2, r3, #12
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	429a      	cmp	r2, r3
 800233e:	d1eb      	bne.n	8002318 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0302 	and.w	r3, r3, #2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d023      	beq.n	8002394 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0304 	and.w	r3, r3, #4
 8002354:	2b00      	cmp	r3, #0
 8002356:	d005      	beq.n	8002364 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002358:	4b43      	ldr	r3, [pc, #268]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	4a42      	ldr	r2, [pc, #264]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 800235e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002362:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0308 	and.w	r3, r3, #8
 800236c:	2b00      	cmp	r3, #0
 800236e:	d007      	beq.n	8002380 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002370:	4b3d      	ldr	r3, [pc, #244]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002378:	4a3b      	ldr	r2, [pc, #236]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 800237a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800237e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002380:	4b39      	ldr	r3, [pc, #228]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	4936      	ldr	r1, [pc, #216]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 800238e:	4313      	orrs	r3, r2
 8002390:	608b      	str	r3, [r1, #8]
 8002392:	e008      	b.n	80023a6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	2b80      	cmp	r3, #128	@ 0x80
 8002398:	d105      	bne.n	80023a6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800239a:	4b33      	ldr	r3, [pc, #204]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	4a32      	ldr	r2, [pc, #200]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 80023a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80023a4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023a6:	4b2f      	ldr	r3, [pc, #188]	@ (8002464 <HAL_RCC_ClockConfig+0x260>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 030f 	and.w	r3, r3, #15
 80023ae:	683a      	ldr	r2, [r7, #0]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d21d      	bcs.n	80023f0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023b4:	4b2b      	ldr	r3, [pc, #172]	@ (8002464 <HAL_RCC_ClockConfig+0x260>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f023 020f 	bic.w	r2, r3, #15
 80023bc:	4929      	ldr	r1, [pc, #164]	@ (8002464 <HAL_RCC_ClockConfig+0x260>)
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80023c4:	f7fe feae 	bl	8001124 <HAL_GetTick>
 80023c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ca:	e00a      	b.n	80023e2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023cc:	f7fe feaa 	bl	8001124 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023da:	4293      	cmp	r3, r2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e03b      	b.n	800245a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e2:	4b20      	ldr	r3, [pc, #128]	@ (8002464 <HAL_RCC_ClockConfig+0x260>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	683a      	ldr	r2, [r7, #0]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d1ed      	bne.n	80023cc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d008      	beq.n	800240e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	4917      	ldr	r1, [pc, #92]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 800240a:	4313      	orrs	r3, r2
 800240c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0308 	and.w	r3, r3, #8
 8002416:	2b00      	cmp	r3, #0
 8002418:	d009      	beq.n	800242e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800241a:	4b13      	ldr	r3, [pc, #76]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	490f      	ldr	r1, [pc, #60]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 800242a:	4313      	orrs	r3, r2
 800242c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800242e:	f000 f86b 	bl	8002508 <HAL_RCC_GetSysClockFreq>
 8002432:	4602      	mov	r2, r0
 8002434:	4b0c      	ldr	r3, [pc, #48]	@ (8002468 <HAL_RCC_ClockConfig+0x264>)
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	091b      	lsrs	r3, r3, #4
 800243a:	f003 030f 	and.w	r3, r3, #15
 800243e:	490c      	ldr	r1, [pc, #48]	@ (8002470 <HAL_RCC_ClockConfig+0x26c>)
 8002440:	5ccb      	ldrb	r3, [r1, r3]
 8002442:	f003 031f 	and.w	r3, r3, #31
 8002446:	fa22 f303 	lsr.w	r3, r2, r3
 800244a:	4a0a      	ldr	r2, [pc, #40]	@ (8002474 <HAL_RCC_ClockConfig+0x270>)
 800244c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800244e:	4b0a      	ldr	r3, [pc, #40]	@ (8002478 <HAL_RCC_ClockConfig+0x274>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7fe fe1a 	bl	800108c <HAL_InitTick>
 8002458:	4603      	mov	r3, r0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3718      	adds	r7, #24
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	40022000 	.word	0x40022000
 8002468:	40021000 	.word	0x40021000
 800246c:	04c4b400 	.word	0x04c4b400
 8002470:	0800540c 	.word	0x0800540c
 8002474:	20000000 	.word	0x20000000
 8002478:	20000004 	.word	0x20000004

0800247c <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b08c      	sub	sp, #48	@ 0x30
 8002480:	af00      	add	r7, sp, #0
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8002488:	2302      	movs	r3, #2
 800248a:	617b      	str	r3, [r7, #20]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800248c:	2303      	movs	r3, #3
 800248e:	61fb      	str	r3, [r7, #28]
  gpio_initstruct.Pull      = GPIO_NOPULL;
 8002490:	2300      	movs	r3, #0
 8002492:	61bb      	str	r3, [r7, #24]

  /* Get MCOx selection */
  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800249a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	0c1b      	lsrs	r3, r3, #16
 80024a0:	f003 030f 	and.w	r3, r3, #15
 80024a4:	f503 1390 	add.w	r3, r3, #1179648	@ 0x120000
 80024a8:	029b      	lsls	r3, r3, #10
 80024aa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	0c1b      	lsrs	r3, r3, #16
 80024b0:	f003 030f 	and.w	r3, r3, #15
 80024b4:	627b      	str	r3, [r7, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));
 80024b6:	4b13      	ldr	r3, [pc, #76]	@ (8002504 <HAL_RCC_MCOConfig+0x88>)
 80024b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80024ba:	2101      	movs	r1, #1
 80024bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024be:	fa01 f303 	lsl.w	r3, r1, r3
 80024c2:	4910      	ldr	r1, [pc, #64]	@ (8002504 <HAL_RCC_MCOConfig+0x88>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	64cb      	str	r3, [r1, #76]	@ 0x4c

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	613b      	str	r3, [r7, #16]
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	0d1b      	lsrs	r3, r3, #20
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 80024d6:	f107 0310 	add.w	r3, r7, #16
 80024da:	4619      	mov	r1, r3
 80024dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80024de:	f7ff f919 	bl	8001714 <HAL_GPIO_Init>

   if (mcoindex == RCC_MCO1_INDEX)
 80024e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d109      	bne.n	80024fc <HAL_RCC_MCOConfig+0x80>
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 80024e8:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <HAL_RCC_MCOConfig+0x88>)
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80024f0:	68b9      	ldr	r1, [r7, #8]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	430b      	orrs	r3, r1
 80024f6:	4903      	ldr	r1, [pc, #12]	@ (8002504 <HAL_RCC_MCOConfig+0x88>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	608b      	str	r3, [r1, #8]
  }
}
 80024fc:	bf00      	nop
 80024fe:	3730      	adds	r7, #48	@ 0x30
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40021000 	.word	0x40021000

08002508 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002508:	b480      	push	{r7}
 800250a:	b087      	sub	sp, #28
 800250c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800250e:	4b2c      	ldr	r3, [pc, #176]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f003 030c 	and.w	r3, r3, #12
 8002516:	2b04      	cmp	r3, #4
 8002518:	d102      	bne.n	8002520 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800251a:	4b2a      	ldr	r3, [pc, #168]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800251c:	613b      	str	r3, [r7, #16]
 800251e:	e047      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002520:	4b27      	ldr	r3, [pc, #156]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	f003 030c 	and.w	r3, r3, #12
 8002528:	2b08      	cmp	r3, #8
 800252a:	d102      	bne.n	8002532 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800252c:	4b26      	ldr	r3, [pc, #152]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800252e:	613b      	str	r3, [r7, #16]
 8002530:	e03e      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002532:	4b23      	ldr	r3, [pc, #140]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 030c 	and.w	r3, r3, #12
 800253a:	2b0c      	cmp	r3, #12
 800253c:	d136      	bne.n	80025ac <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800253e:	4b20      	ldr	r3, [pc, #128]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	f003 0303 	and.w	r3, r3, #3
 8002546:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002548:	4b1d      	ldr	r3, [pc, #116]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	091b      	lsrs	r3, r3, #4
 800254e:	f003 030f 	and.w	r3, r3, #15
 8002552:	3301      	adds	r3, #1
 8002554:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2b03      	cmp	r3, #3
 800255a:	d10c      	bne.n	8002576 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800255c:	4a1a      	ldr	r2, [pc, #104]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	fbb2 f3f3 	udiv	r3, r2, r3
 8002564:	4a16      	ldr	r2, [pc, #88]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002566:	68d2      	ldr	r2, [r2, #12]
 8002568:	0a12      	lsrs	r2, r2, #8
 800256a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800256e:	fb02 f303 	mul.w	r3, r2, r3
 8002572:	617b      	str	r3, [r7, #20]
      break;
 8002574:	e00c      	b.n	8002590 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002576:	4a13      	ldr	r2, [pc, #76]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	fbb2 f3f3 	udiv	r3, r2, r3
 800257e:	4a10      	ldr	r2, [pc, #64]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002580:	68d2      	ldr	r2, [r2, #12]
 8002582:	0a12      	lsrs	r2, r2, #8
 8002584:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002588:	fb02 f303 	mul.w	r3, r2, r3
 800258c:	617b      	str	r3, [r7, #20]
      break;
 800258e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002590:	4b0b      	ldr	r3, [pc, #44]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	0e5b      	lsrs	r3, r3, #25
 8002596:	f003 0303 	and.w	r3, r3, #3
 800259a:	3301      	adds	r3, #1
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80025a0:	697a      	ldr	r2, [r7, #20]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a8:	613b      	str	r3, [r7, #16]
 80025aa:	e001      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80025ac:	2300      	movs	r3, #0
 80025ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80025b0:	693b      	ldr	r3, [r7, #16]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	371c      	adds	r7, #28
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	40021000 	.word	0x40021000
 80025c4:	00f42400 	.word	0x00f42400
 80025c8:	017d7840 	.word	0x017d7840

080025cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b087      	sub	sp, #28
 80025d0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80025d2:	4b1e      	ldr	r3, [pc, #120]	@ (800264c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	f003 0303 	and.w	r3, r3, #3
 80025da:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80025dc:	4b1b      	ldr	r3, [pc, #108]	@ (800264c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	091b      	lsrs	r3, r3, #4
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	3301      	adds	r3, #1
 80025e8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	2b03      	cmp	r3, #3
 80025ee:	d10c      	bne.n	800260a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80025f0:	4a17      	ldr	r2, [pc, #92]	@ (8002650 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f8:	4a14      	ldr	r2, [pc, #80]	@ (800264c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80025fa:	68d2      	ldr	r2, [r2, #12]
 80025fc:	0a12      	lsrs	r2, r2, #8
 80025fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002602:	fb02 f303 	mul.w	r3, r2, r3
 8002606:	617b      	str	r3, [r7, #20]
    break;
 8002608:	e00c      	b.n	8002624 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800260a:	4a12      	ldr	r2, [pc, #72]	@ (8002654 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002612:	4a0e      	ldr	r2, [pc, #56]	@ (800264c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002614:	68d2      	ldr	r2, [r2, #12]
 8002616:	0a12      	lsrs	r2, r2, #8
 8002618:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800261c:	fb02 f303 	mul.w	r3, r2, r3
 8002620:	617b      	str	r3, [r7, #20]
    break;
 8002622:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002624:	4b09      	ldr	r3, [pc, #36]	@ (800264c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	0e5b      	lsrs	r3, r3, #25
 800262a:	f003 0303 	and.w	r3, r3, #3
 800262e:	3301      	adds	r3, #1
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002634:	697a      	ldr	r2, [r7, #20]
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	fbb2 f3f3 	udiv	r3, r2, r3
 800263c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800263e:	687b      	ldr	r3, [r7, #4]
}
 8002640:	4618      	mov	r0, r3
 8002642:	371c      	adds	r7, #28
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	40021000 	.word	0x40021000
 8002650:	017d7840 	.word	0x017d7840
 8002654:	00f42400 	.word	0x00f42400

08002658 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d101      	bne.n	800266a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e09d      	b.n	80027a6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266e:	2b00      	cmp	r3, #0
 8002670:	d108      	bne.n	8002684 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800267a:	d009      	beq.n	8002690 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	61da      	str	r2, [r3, #28]
 8002682:	e005      	b.n	8002690 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800269c:	b2db      	uxtb	r3, r3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d106      	bne.n	80026b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7fe fb76 	bl	8000d9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2202      	movs	r2, #2
 80026b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80026c6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80026d0:	d902      	bls.n	80026d8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80026d2:	2300      	movs	r3, #0
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	e002      	b.n	80026de <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80026d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026dc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80026e6:	d007      	beq.n	80026f8 <HAL_SPI_Init+0xa0>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80026f0:	d002      	beq.n	80026f8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002708:	431a      	orrs	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	431a      	orrs	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	695b      	ldr	r3, [r3, #20]
 8002718:	f003 0301 	and.w	r3, r3, #1
 800271c:	431a      	orrs	r2, r3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002726:	431a      	orrs	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	69db      	ldr	r3, [r3, #28]
 800272c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002730:	431a      	orrs	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a1b      	ldr	r3, [r3, #32]
 8002736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800273a:	ea42 0103 	orr.w	r1, r2, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002742:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	430a      	orrs	r2, r1
 800274c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	0c1b      	lsrs	r3, r3, #16
 8002754:	f003 0204 	and.w	r2, r3, #4
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275c:	f003 0310 	and.w	r3, r3, #16
 8002760:	431a      	orrs	r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002766:	f003 0308 	and.w	r3, r3, #8
 800276a:	431a      	orrs	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002774:	ea42 0103 	orr.w	r1, r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	430a      	orrs	r2, r1
 8002784:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	69da      	ldr	r2, [r3, #28]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002794:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3710      	adds	r7, #16
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b088      	sub	sp, #32
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	60f8      	str	r0, [r7, #12]
 80027b6:	60b9      	str	r1, [r7, #8]
 80027b8:	603b      	str	r3, [r7, #0]
 80027ba:	4613      	mov	r3, r2
 80027bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80027be:	2300      	movs	r3, #0
 80027c0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d101      	bne.n	80027d0 <HAL_SPI_Transmit+0x22>
 80027cc:	2302      	movs	r3, #2
 80027ce:	e15f      	b.n	8002a90 <HAL_SPI_Transmit+0x2e2>
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80027d8:	f7fe fca4 	bl	8001124 <HAL_GetTick>
 80027dc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80027de:	88fb      	ldrh	r3, [r7, #6]
 80027e0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d002      	beq.n	80027f4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80027ee:	2302      	movs	r3, #2
 80027f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80027f2:	e148      	b.n	8002a86 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d002      	beq.n	8002800 <HAL_SPI_Transmit+0x52>
 80027fa:	88fb      	ldrh	r3, [r7, #6]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d102      	bne.n	8002806 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002804:	e13f      	b.n	8002a86 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2203      	movs	r2, #3
 800280a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2200      	movs	r2, #0
 8002812:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	68ba      	ldr	r2, [r7, #8]
 8002818:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	88fa      	ldrh	r2, [r7, #6]
 800281e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	88fa      	ldrh	r2, [r7, #6]
 8002824:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2200      	movs	r2, #0
 800282a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2200      	movs	r2, #0
 8002830:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2200      	movs	r2, #0
 8002838:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2200      	movs	r2, #0
 8002840:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002850:	d10f      	bne.n	8002872 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002860:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002870:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800287c:	2b40      	cmp	r3, #64	@ 0x40
 800287e:	d007      	beq.n	8002890 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800288e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002898:	d94f      	bls.n	800293a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d002      	beq.n	80028a8 <HAL_SPI_Transmit+0xfa>
 80028a2:	8afb      	ldrh	r3, [r7, #22]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d142      	bne.n	800292e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ac:	881a      	ldrh	r2, [r3, #0]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028b8:	1c9a      	adds	r2, r3, #2
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	3b01      	subs	r3, #1
 80028c6:	b29a      	uxth	r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80028cc:	e02f      	b.n	800292e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f003 0302 	and.w	r3, r3, #2
 80028d8:	2b02      	cmp	r3, #2
 80028da:	d112      	bne.n	8002902 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028e0:	881a      	ldrh	r2, [r3, #0]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ec:	1c9a      	adds	r2, r3, #2
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	3b01      	subs	r3, #1
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002900:	e015      	b.n	800292e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002902:	f7fe fc0f 	bl	8001124 <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	683a      	ldr	r2, [r7, #0]
 800290e:	429a      	cmp	r2, r3
 8002910:	d803      	bhi.n	800291a <HAL_SPI_Transmit+0x16c>
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002918:	d102      	bne.n	8002920 <HAL_SPI_Transmit+0x172>
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d106      	bne.n	800292e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800292c:	e0ab      	b.n	8002a86 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002932:	b29b      	uxth	r3, r3
 8002934:	2b00      	cmp	r3, #0
 8002936:	d1ca      	bne.n	80028ce <HAL_SPI_Transmit+0x120>
 8002938:	e080      	b.n	8002a3c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d002      	beq.n	8002948 <HAL_SPI_Transmit+0x19a>
 8002942:	8afb      	ldrh	r3, [r7, #22]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d174      	bne.n	8002a32 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800294c:	b29b      	uxth	r3, r3
 800294e:	2b01      	cmp	r3, #1
 8002950:	d912      	bls.n	8002978 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002956:	881a      	ldrh	r2, [r3, #0]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002962:	1c9a      	adds	r2, r3, #2
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800296c:	b29b      	uxth	r3, r3
 800296e:	3b02      	subs	r3, #2
 8002970:	b29a      	uxth	r2, r3
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002976:	e05c      	b.n	8002a32 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	330c      	adds	r3, #12
 8002982:	7812      	ldrb	r2, [r2, #0]
 8002984:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800298a:	1c5a      	adds	r2, r3, #1
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002994:	b29b      	uxth	r3, r3
 8002996:	3b01      	subs	r3, #1
 8002998:	b29a      	uxth	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800299e:	e048      	b.n	8002a32 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d12b      	bne.n	8002a06 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d912      	bls.n	80029de <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029bc:	881a      	ldrh	r2, [r3, #0]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c8:	1c9a      	adds	r2, r3, #2
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	3b02      	subs	r3, #2
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80029dc:	e029      	b.n	8002a32 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	330c      	adds	r3, #12
 80029e8:	7812      	ldrb	r2, [r2, #0]
 80029ea:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029f0:	1c5a      	adds	r2, r3, #1
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	3b01      	subs	r3, #1
 80029fe:	b29a      	uxth	r2, r3
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002a04:	e015      	b.n	8002a32 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a06:	f7fe fb8d 	bl	8001124 <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	683a      	ldr	r2, [r7, #0]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d803      	bhi.n	8002a1e <HAL_SPI_Transmit+0x270>
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a1c:	d102      	bne.n	8002a24 <HAL_SPI_Transmit+0x276>
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d106      	bne.n	8002a32 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8002a30:	e029      	b.n	8002a86 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d1b1      	bne.n	80029a0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	6839      	ldr	r1, [r7, #0]
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f000 f947 	bl	8002cd4 <SPI_EndRxTxTransaction>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d002      	beq.n	8002a52 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d10a      	bne.n	8002a70 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	613b      	str	r3, [r7, #16]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	613b      	str	r3, [r7, #16]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	613b      	str	r3, [r7, #16]
 8002a6e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d002      	beq.n	8002a7e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	77fb      	strb	r3, [r7, #31]
 8002a7c:	e003      	b.n	8002a86 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2201      	movs	r2, #1
 8002a82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8002a8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3720      	adds	r7, #32
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b088      	sub	sp, #32
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	603b      	str	r3, [r7, #0]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002aa8:	f7fe fb3c 	bl	8001124 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ab0:	1a9b      	subs	r3, r3, r2
 8002ab2:	683a      	ldr	r2, [r7, #0]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002ab8:	f7fe fb34 	bl	8001124 <HAL_GetTick>
 8002abc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002abe:	4b39      	ldr	r3, [pc, #228]	@ (8002ba4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	015b      	lsls	r3, r3, #5
 8002ac4:	0d1b      	lsrs	r3, r3, #20
 8002ac6:	69fa      	ldr	r2, [r7, #28]
 8002ac8:	fb02 f303 	mul.w	r3, r2, r3
 8002acc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ace:	e054      	b.n	8002b7a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad6:	d050      	beq.n	8002b7a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002ad8:	f7fe fb24 	bl	8001124 <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	69fa      	ldr	r2, [r7, #28]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d902      	bls.n	8002aee <SPI_WaitFlagStateUntilTimeout+0x56>
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d13d      	bne.n	8002b6a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	685a      	ldr	r2, [r3, #4]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002afc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b06:	d111      	bne.n	8002b2c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b10:	d004      	beq.n	8002b1c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b1a:	d107      	bne.n	8002b2c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b2a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b34:	d10f      	bne.n	8002b56 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b44:	601a      	str	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b54:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2201      	movs	r2, #1
 8002b5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e017      	b.n	8002b9a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d101      	bne.n	8002b74 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002b70:	2300      	movs	r3, #0
 8002b72:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	3b01      	subs	r3, #1
 8002b78:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	4013      	ands	r3, r2
 8002b84:	68ba      	ldr	r2, [r7, #8]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	bf0c      	ite	eq
 8002b8a:	2301      	moveq	r3, #1
 8002b8c:	2300      	movne	r3, #0
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	461a      	mov	r2, r3
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d19b      	bne.n	8002ad0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3720      	adds	r7, #32
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	20000000 	.word	0x20000000

08002ba8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b08a      	sub	sp, #40	@ 0x28
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
 8002bb4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002bba:	f7fe fab3 	bl	8001124 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bc2:	1a9b      	subs	r3, r3, r2
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002bca:	f7fe faab 	bl	8001124 <HAL_GetTick>
 8002bce:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	330c      	adds	r3, #12
 8002bd6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002bd8:	4b3d      	ldr	r3, [pc, #244]	@ (8002cd0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	4413      	add	r3, r2
 8002be2:	00da      	lsls	r2, r3, #3
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	0d1b      	lsrs	r3, r3, #20
 8002be8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bea:	fb02 f303 	mul.w	r3, r2, r3
 8002bee:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002bf0:	e060      	b.n	8002cb4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002bf8:	d107      	bne.n	8002c0a <SPI_WaitFifoStateUntilTimeout+0x62>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d104      	bne.n	8002c0a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002c08:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c10:	d050      	beq.n	8002cb4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c12:	f7fe fa87 	bl	8001124 <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	6a3b      	ldr	r3, [r7, #32]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d902      	bls.n	8002c28 <SPI_WaitFifoStateUntilTimeout+0x80>
 8002c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d13d      	bne.n	8002ca4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	685a      	ldr	r2, [r3, #4]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002c36:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c40:	d111      	bne.n	8002c66 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c4a:	d004      	beq.n	8002c56 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c54:	d107      	bne.n	8002c66 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c64:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c6e:	d10f      	bne.n	8002c90 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c8e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2201      	movs	r2, #1
 8002c94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e010      	b.n	8002cc6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d101      	bne.n	8002cae <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8002caa:	2300      	movs	r3, #0
 8002cac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	689a      	ldr	r2, [r3, #8]
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d196      	bne.n	8002bf2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3728      	adds	r7, #40	@ 0x28
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	20000000 	.word	0x20000000

08002cd4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af02      	add	r7, sp, #8
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	9300      	str	r3, [sp, #0]
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f7ff ff5b 	bl	8002ba8 <SPI_WaitFifoStateUntilTimeout>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d007      	beq.n	8002d08 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cfc:	f043 0220 	orr.w	r2, r3, #32
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e027      	b.n	8002d58 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	9300      	str	r3, [sp, #0]
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	2180      	movs	r1, #128	@ 0x80
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f7ff fec0 	bl	8002a98 <SPI_WaitFlagStateUntilTimeout>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d007      	beq.n	8002d2e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d22:	f043 0220 	orr.w	r2, r3, #32
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e014      	b.n	8002d58 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f7ff ff34 	bl	8002ba8 <SPI_WaitFifoStateUntilTimeout>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d007      	beq.n	8002d56 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d4a:	f043 0220 	orr.w	r2, r3, #32
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e000      	b.n	8002d58 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b086      	sub	sp, #24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d101      	bne.n	8002d74 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e097      	b.n	8002ea4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d106      	bne.n	8002d8e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f7fe f877 	bl	8000e7c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2202      	movs	r2, #2
 8002d92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	6812      	ldr	r2, [r2, #0]
 8002da0:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8002da4:	f023 0307 	bic.w	r3, r3, #7
 8002da8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	3304      	adds	r3, #4
 8002db2:	4619      	mov	r1, r3
 8002db4:	4610      	mov	r0, r2
 8002db6:	f000 f907 	bl	8002fc8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	6a1b      	ldr	r3, [r3, #32]
 8002dd0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002de2:	f023 0303 	bic.w	r3, r3, #3
 8002de6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	689a      	ldr	r2, [r3, #8]
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	699b      	ldr	r3, [r3, #24]
 8002df0:	021b      	lsls	r3, r3, #8
 8002df2:	4313      	orrs	r3, r2
 8002df4:	693a      	ldr	r2, [r7, #16]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002e00:	f023 030c 	bic.w	r3, r3, #12
 8002e04:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002e0c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	68da      	ldr	r2, [r3, #12]
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	69db      	ldr	r3, [r3, #28]
 8002e1a:	021b      	lsls	r3, r3, #8
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	011a      	lsls	r2, r3, #4
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	031b      	lsls	r3, r3, #12
 8002e30:	4313      	orrs	r3, r2
 8002e32:	693a      	ldr	r2, [r7, #16]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002e3e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8002e46:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685a      	ldr	r2, [r3, #4]
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	695b      	ldr	r3, [r3, #20]
 8002e50:	011b      	lsls	r3, r3, #4
 8002e52:	4313      	orrs	r3, r2
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	697a      	ldr	r2, [r7, #20]
 8002e60:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	693a      	ldr	r2, [r7, #16]
 8002e68:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68fa      	ldr	r2, [r7, #12]
 8002e70:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2201      	movs	r2, #1
 8002e76:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ea2:	2300      	movs	r3, #0
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3718      	adds	r7, #24
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ebc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002ec4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002ecc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002ed4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d110      	bne.n	8002efe <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002edc:	7bfb      	ldrb	r3, [r7, #15]
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d102      	bne.n	8002ee8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002ee2:	7b7b      	ldrb	r3, [r7, #13]
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d001      	beq.n	8002eec <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e069      	b.n	8002fc0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2202      	movs	r2, #2
 8002ef0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2202      	movs	r2, #2
 8002ef8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002efc:	e031      	b.n	8002f62 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	2b04      	cmp	r3, #4
 8002f02:	d110      	bne.n	8002f26 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002f04:	7bbb      	ldrb	r3, [r7, #14]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d102      	bne.n	8002f10 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002f0a:	7b3b      	ldrb	r3, [r7, #12]
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d001      	beq.n	8002f14 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e055      	b.n	8002fc0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2202      	movs	r2, #2
 8002f18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2202      	movs	r2, #2
 8002f20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002f24:	e01d      	b.n	8002f62 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002f26:	7bfb      	ldrb	r3, [r7, #15]
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d108      	bne.n	8002f3e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002f2c:	7bbb      	ldrb	r3, [r7, #14]
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d105      	bne.n	8002f3e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002f32:	7b7b      	ldrb	r3, [r7, #13]
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d102      	bne.n	8002f3e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002f38:	7b3b      	ldrb	r3, [r7, #12]
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d001      	beq.n	8002f42 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e03e      	b.n	8002fc0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2202      	movs	r2, #2
 8002f46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2202      	movs	r2, #2
 8002f4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2202      	movs	r2, #2
 8002f56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2202      	movs	r2, #2
 8002f5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d003      	beq.n	8002f70 <HAL_TIM_Encoder_Start+0xc4>
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	2b04      	cmp	r3, #4
 8002f6c:	d008      	beq.n	8002f80 <HAL_TIM_Encoder_Start+0xd4>
 8002f6e:	e00f      	b.n	8002f90 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2201      	movs	r2, #1
 8002f76:	2100      	movs	r1, #0
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f000 f8d9 	bl	8003130 <TIM_CCxChannelCmd>
      break;
 8002f7e:	e016      	b.n	8002fae <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2201      	movs	r2, #1
 8002f86:	2104      	movs	r1, #4
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f000 f8d1 	bl	8003130 <TIM_CCxChannelCmd>
      break;
 8002f8e:	e00e      	b.n	8002fae <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2201      	movs	r2, #1
 8002f96:	2100      	movs	r1, #0
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f000 f8c9 	bl	8003130 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	2104      	movs	r1, #4
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f000 f8c2 	bl	8003130 <TIM_CCxChannelCmd>
      break;
 8002fac:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f042 0201 	orr.w	r2, r2, #1
 8002fbc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3710      	adds	r7, #16
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	4a4c      	ldr	r2, [pc, #304]	@ (800310c <TIM_Base_SetConfig+0x144>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d017      	beq.n	8003010 <TIM_Base_SetConfig+0x48>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fe6:	d013      	beq.n	8003010 <TIM_Base_SetConfig+0x48>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4a49      	ldr	r2, [pc, #292]	@ (8003110 <TIM_Base_SetConfig+0x148>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d00f      	beq.n	8003010 <TIM_Base_SetConfig+0x48>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	4a48      	ldr	r2, [pc, #288]	@ (8003114 <TIM_Base_SetConfig+0x14c>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d00b      	beq.n	8003010 <TIM_Base_SetConfig+0x48>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4a47      	ldr	r2, [pc, #284]	@ (8003118 <TIM_Base_SetConfig+0x150>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d007      	beq.n	8003010 <TIM_Base_SetConfig+0x48>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	4a46      	ldr	r2, [pc, #280]	@ (800311c <TIM_Base_SetConfig+0x154>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d003      	beq.n	8003010 <TIM_Base_SetConfig+0x48>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a45      	ldr	r2, [pc, #276]	@ (8003120 <TIM_Base_SetConfig+0x158>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d108      	bne.n	8003022 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003016:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	68fa      	ldr	r2, [r7, #12]
 800301e:	4313      	orrs	r3, r2
 8003020:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a39      	ldr	r2, [pc, #228]	@ (800310c <TIM_Base_SetConfig+0x144>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d023      	beq.n	8003072 <TIM_Base_SetConfig+0xaa>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003030:	d01f      	beq.n	8003072 <TIM_Base_SetConfig+0xaa>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a36      	ldr	r2, [pc, #216]	@ (8003110 <TIM_Base_SetConfig+0x148>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d01b      	beq.n	8003072 <TIM_Base_SetConfig+0xaa>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a35      	ldr	r2, [pc, #212]	@ (8003114 <TIM_Base_SetConfig+0x14c>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d017      	beq.n	8003072 <TIM_Base_SetConfig+0xaa>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a34      	ldr	r2, [pc, #208]	@ (8003118 <TIM_Base_SetConfig+0x150>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d013      	beq.n	8003072 <TIM_Base_SetConfig+0xaa>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a33      	ldr	r2, [pc, #204]	@ (800311c <TIM_Base_SetConfig+0x154>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d00f      	beq.n	8003072 <TIM_Base_SetConfig+0xaa>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a33      	ldr	r2, [pc, #204]	@ (8003124 <TIM_Base_SetConfig+0x15c>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d00b      	beq.n	8003072 <TIM_Base_SetConfig+0xaa>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a32      	ldr	r2, [pc, #200]	@ (8003128 <TIM_Base_SetConfig+0x160>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d007      	beq.n	8003072 <TIM_Base_SetConfig+0xaa>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a31      	ldr	r2, [pc, #196]	@ (800312c <TIM_Base_SetConfig+0x164>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d003      	beq.n	8003072 <TIM_Base_SetConfig+0xaa>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a2c      	ldr	r2, [pc, #176]	@ (8003120 <TIM_Base_SetConfig+0x158>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d108      	bne.n	8003084 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003078:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	68fa      	ldr	r2, [r7, #12]
 8003080:	4313      	orrs	r3, r2
 8003082:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	4313      	orrs	r3, r2
 8003090:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	68fa      	ldr	r2, [r7, #12]
 8003096:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a18      	ldr	r2, [pc, #96]	@ (800310c <TIM_Base_SetConfig+0x144>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d013      	beq.n	80030d8 <TIM_Base_SetConfig+0x110>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a1a      	ldr	r2, [pc, #104]	@ (800311c <TIM_Base_SetConfig+0x154>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d00f      	beq.n	80030d8 <TIM_Base_SetConfig+0x110>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a1a      	ldr	r2, [pc, #104]	@ (8003124 <TIM_Base_SetConfig+0x15c>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d00b      	beq.n	80030d8 <TIM_Base_SetConfig+0x110>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a19      	ldr	r2, [pc, #100]	@ (8003128 <TIM_Base_SetConfig+0x160>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d007      	beq.n	80030d8 <TIM_Base_SetConfig+0x110>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a18      	ldr	r2, [pc, #96]	@ (800312c <TIM_Base_SetConfig+0x164>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d003      	beq.n	80030d8 <TIM_Base_SetConfig+0x110>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a13      	ldr	r2, [pc, #76]	@ (8003120 <TIM_Base_SetConfig+0x158>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d103      	bne.n	80030e0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	691a      	ldr	r2, [r3, #16]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	691b      	ldr	r3, [r3, #16]
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d105      	bne.n	80030fe <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	691b      	ldr	r3, [r3, #16]
 80030f6:	f023 0201 	bic.w	r2, r3, #1
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	611a      	str	r2, [r3, #16]
  }
}
 80030fe:	bf00      	nop
 8003100:	3714      	adds	r7, #20
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	40012c00 	.word	0x40012c00
 8003110:	40000400 	.word	0x40000400
 8003114:	40000800 	.word	0x40000800
 8003118:	40000c00 	.word	0x40000c00
 800311c:	40013400 	.word	0x40013400
 8003120:	40015000 	.word	0x40015000
 8003124:	40014000 	.word	0x40014000
 8003128:	40014400 	.word	0x40014400
 800312c:	40014800 	.word	0x40014800

08003130 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003130:	b480      	push	{r7}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	f003 031f 	and.w	r3, r3, #31
 8003142:	2201      	movs	r2, #1
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6a1a      	ldr	r2, [r3, #32]
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	43db      	mvns	r3, r3
 8003152:	401a      	ands	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6a1a      	ldr	r2, [r3, #32]
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	f003 031f 	and.w	r3, r3, #31
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	fa01 f303 	lsl.w	r3, r1, r3
 8003168:	431a      	orrs	r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	621a      	str	r2, [r3, #32]
}
 800316e:	bf00      	nop
 8003170:	371c      	adds	r7, #28
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
	...

0800317c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800318c:	2b01      	cmp	r3, #1
 800318e:	d101      	bne.n	8003194 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003190:	2302      	movs	r3, #2
 8003192:	e074      	b.n	800327e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2202      	movs	r2, #2
 80031a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a34      	ldr	r2, [pc, #208]	@ (800328c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d009      	beq.n	80031d2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a33      	ldr	r2, [pc, #204]	@ (8003290 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d004      	beq.n	80031d2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a31      	ldr	r2, [pc, #196]	@ (8003294 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d108      	bne.n	80031e4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80031d8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80031ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	68fa      	ldr	r2, [r7, #12]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68fa      	ldr	r2, [r7, #12]
 8003200:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a21      	ldr	r2, [pc, #132]	@ (800328c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d022      	beq.n	8003252 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003214:	d01d      	beq.n	8003252 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a1f      	ldr	r2, [pc, #124]	@ (8003298 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d018      	beq.n	8003252 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a1d      	ldr	r2, [pc, #116]	@ (800329c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d013      	beq.n	8003252 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a1c      	ldr	r2, [pc, #112]	@ (80032a0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d00e      	beq.n	8003252 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a15      	ldr	r2, [pc, #84]	@ (8003290 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d009      	beq.n	8003252 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a18      	ldr	r2, [pc, #96]	@ (80032a4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d004      	beq.n	8003252 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a11      	ldr	r2, [pc, #68]	@ (8003294 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d10c      	bne.n	800326c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003258:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	68ba      	ldr	r2, [r7, #8]
 8003260:	4313      	orrs	r3, r2
 8003262:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3714      	adds	r7, #20
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	40012c00 	.word	0x40012c00
 8003290:	40013400 	.word	0x40013400
 8003294:	40015000 	.word	0x40015000
 8003298:	40000400 	.word	0x40000400
 800329c:	40000800 	.word	0x40000800
 80032a0:	40000c00 	.word	0x40000c00
 80032a4:	40014000 	.word	0x40014000

080032a8 <_ZN5Print17availableForWriteEv>:
      return write((const uint8_t *)buffer, size);
    }

    // default to zero, meaning "a single write may block"
    // should be overridden by subclasses with buffering
    virtual int availableForWrite() { return 0; }
 80032a8:	2000      	movs	r0, #0
 80032aa:	4770      	bx	lr

080032ac <_ZN5Print5flushEv>:
//    size_t println(const Printable&);
    size_t println(void);

    size_t printf(const char *, ...);

    virtual void flush() { /* Empty implementation for backward compatibility */ }
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop

080032b0 <_ZN12Adafruit_GFX10startWriteEv>:
/**************************************************************************/
/*!
   @brief    Start a display-writing routine, overwrite in subclasses.
*/
/**************************************************************************/
void Adafruit_GFX::startWrite() {}
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop

080032b4 <_ZN12Adafruit_GFX10writePixelEsst>:
    @param   x   x coordinate
    @param   y   y coordinate
   @param    color 16-bit 5-6-5 Color to fill with
*/
/**************************************************************************/
void Adafruit_GFX::writePixel(int16_t x, int16_t y, uint16_t color) {
 80032b4:	b410      	push	{r4}
  drawPixel(x, y, color);
 80032b6:	6804      	ldr	r4, [r0, #0]
 80032b8:	6924      	ldr	r4, [r4, #16]
 80032ba:	46a4      	mov	ip, r4
}
 80032bc:	f85d 4b04 	ldr.w	r4, [sp], #4
  drawPixel(x, y, color);
 80032c0:	4760      	bx	ip
 80032c2:	bf00      	nop

080032c4 <_ZN12Adafruit_GFX14writeFastVLineEssst>:
    @param    h   Height in pixels
   @param    color 16-bit 5-6-5 Color to fill with
*/
/**************************************************************************/
void Adafruit_GFX::writeFastVLine(int16_t x, int16_t y, int16_t h,
                                  uint16_t color) {
 80032c4:	b430      	push	{r4, r5}
  // Overwrite in subclasses if startWrite is defined!
  // Can be just writeLine(x, y, x, y+h-1, color);
  // or writeFillRect(x, y, 1, h, color);
  drawFastVLine(x, y, h, color);
 80032c6:	6804      	ldr	r4, [r0, #0]
                                  uint16_t color) {
 80032c8:	f8bd 5008 	ldrh.w	r5, [sp, #8]
  drawFastVLine(x, y, h, color);
 80032cc:	9502      	str	r5, [sp, #8]
 80032ce:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
 80032d0:	46a4      	mov	ip, r4
}
 80032d2:	bc30      	pop	{r4, r5}
  drawFastVLine(x, y, h, color);
 80032d4:	4760      	bx	ip
 80032d6:	bf00      	nop

080032d8 <_ZN12Adafruit_GFX14writeFastHLineEssst>:
    @param    w   Width in pixels
   @param    color 16-bit 5-6-5 Color to fill with
*/
/**************************************************************************/
void Adafruit_GFX::writeFastHLine(int16_t x, int16_t y, int16_t w,
                                  uint16_t color) {
 80032d8:	b430      	push	{r4, r5}
  // Overwrite in subclasses if startWrite is defined!
  // Example: writeLine(x, y, x+w-1, y, color);
  // or writeFillRect(x, y, w, 1, color);
  drawFastHLine(x, y, w, color);
 80032da:	6804      	ldr	r4, [r0, #0]
                                  uint16_t color) {
 80032dc:	f8bd 5008 	ldrh.w	r5, [sp, #8]
  drawFastHLine(x, y, w, color);
 80032e0:	9502      	str	r5, [sp, #8]
 80032e2:	6be4      	ldr	r4, [r4, #60]	@ 0x3c
 80032e4:	46a4      	mov	ip, r4
}
 80032e6:	bc30      	pop	{r4, r5}
  drawFastHLine(x, y, w, color);
 80032e8:	4760      	bx	ip
 80032ea:	bf00      	nop

080032ec <_ZN12Adafruit_GFX13invertDisplayEb>:
*/
/**************************************************************************/
void Adafruit_GFX::invertDisplay(bool i) {
  // Do nothing, must be subclassed if supported by hardware
  (void)i; // disable -Wunused-parameter warning
}
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop

080032f0 <_ZN12Adafruit_GFX11setRotationEh>:
    _height = HEIGHT;
 80032f0:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
    _width = WIDTH;
 80032f4:	f9b0 c008 	ldrsh.w	ip, [r0, #8]
  rotation = (x & 3);
 80032f8:	f001 0303 	and.w	r3, r1, #3
  switch (rotation) {
 80032fc:	07c9      	lsls	r1, r1, #31
 80032fe:	bf48      	it	mi
 8003300:	b292      	uxthmi	r2, r2
  rotation = (x & 3);
 8003302:	7683      	strb	r3, [r0, #26]
    _width = WIDTH;
 8003304:	6883      	ldr	r3, [r0, #8]
 8003306:	bf48      	it	mi
 8003308:	ea42 430c 	orrmi.w	r3, r2, ip, lsl #16
    _width = HEIGHT;
 800330c:	60c3      	str	r3, [r0, #12]
}
 800330e:	4770      	bx	lr

08003310 <_ZN12Adafruit_GFX13drawFastVLineEssst>:
                                 uint16_t color) {
 8003310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003314:	461c      	mov	r4, r3
 8003316:	460b      	mov	r3, r1
  startWrite();
 8003318:	6801      	ldr	r1, [r0, #0]
 800331a:	4e12      	ldr	r6, [pc, #72]	@ (8003364 <_ZN12Adafruit_GFX13drawFastVLineEssst+0x54>)
 800331c:	694f      	ldr	r7, [r1, #20]
                                 uint16_t color) {
 800331e:	b084      	sub	sp, #16
 8003320:	42b7      	cmp	r7, r6
 8003322:	f8bd 8028 	ldrh.w	r8, [sp, #40]	@ 0x28
 8003326:	4605      	mov	r5, r0
 8003328:	d110      	bne.n	800334c <_ZN12Adafruit_GFX13drawFastVLineEssst+0x3c>
  writeLine(x, y, x, y + h - 1, color);
 800332a:	3c01      	subs	r4, #1
 800332c:	4414      	add	r4, r2
 800332e:	b224      	sxth	r4, r4
 8003330:	f8cd 8004 	str.w	r8, [sp, #4]
 8003334:	9400      	str	r4, [sp, #0]
 8003336:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8003338:	4628      	mov	r0, r5
 800333a:	4619      	mov	r1, r3
 800333c:	47a0      	blx	r4
  endWrite();
 800333e:	682b      	ldr	r3, [r5, #0]
 8003340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003342:	42b3      	cmp	r3, r6
 8003344:	d109      	bne.n	800335a <_ZN12Adafruit_GFX13drawFastVLineEssst+0x4a>
}
 8003346:	b004      	add	sp, #16
 8003348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800334c:	e9cd 3202 	strd	r3, r2, [sp, #8]
  startWrite();
 8003350:	47b8      	blx	r7
  writeLine(x, y, x, y + h - 1, color);
 8003352:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8003356:	6829      	ldr	r1, [r5, #0]
 8003358:	e7e7      	b.n	800332a <_ZN12Adafruit_GFX13drawFastVLineEssst+0x1a>
  endWrite();
 800335a:	4628      	mov	r0, r5
}
 800335c:	b004      	add	sp, #16
 800335e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  endWrite();
 8003362:	4718      	bx	r3
 8003364:	080032b1 	.word	0x080032b1

08003368 <_ZN12Adafruit_GFX13drawFastHLineEssst>:
                                 uint16_t color) {
 8003368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  startWrite();
 800336c:	6806      	ldr	r6, [r0, #0]
 800336e:	4f12      	ldr	r7, [pc, #72]	@ (80033b8 <_ZN12Adafruit_GFX13drawFastHLineEssst+0x50>)
                                 uint16_t color) {
 8003370:	461c      	mov	r4, r3
  startWrite();
 8003372:	6973      	ldr	r3, [r6, #20]
                                 uint16_t color) {
 8003374:	b084      	sub	sp, #16
 8003376:	42bb      	cmp	r3, r7
 8003378:	f8bd 8028 	ldrh.w	r8, [sp, #40]	@ 0x28
 800337c:	4605      	mov	r5, r0
 800337e:	d10f      	bne.n	80033a0 <_ZN12Adafruit_GFX13drawFastHLineEssst+0x38>
  writeLine(x, y, x + w - 1, y, color);
 8003380:	1e63      	subs	r3, r4, #1
 8003382:	f8cd 8004 	str.w	r8, [sp, #4]
 8003386:	440b      	add	r3, r1
 8003388:	9200      	str	r2, [sp, #0]
 800338a:	b21b      	sxth	r3, r3
 800338c:	6ab4      	ldr	r4, [r6, #40]	@ 0x28
 800338e:	4628      	mov	r0, r5
 8003390:	47a0      	blx	r4
  endWrite();
 8003392:	682b      	ldr	r3, [r5, #0]
 8003394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003396:	42bb      	cmp	r3, r7
 8003398:	d109      	bne.n	80033ae <_ZN12Adafruit_GFX13drawFastHLineEssst+0x46>
}
 800339a:	b004      	add	sp, #16
 800339c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033a0:	e9cd 1202 	strd	r1, r2, [sp, #8]
  startWrite();
 80033a4:	4798      	blx	r3
  writeLine(x, y, x + w - 1, y, color);
 80033a6:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80033aa:	682e      	ldr	r6, [r5, #0]
 80033ac:	e7e8      	b.n	8003380 <_ZN12Adafruit_GFX13drawFastHLineEssst+0x18>
  endWrite();
 80033ae:	4628      	mov	r0, r5
}
 80033b0:	b004      	add	sp, #16
 80033b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  endWrite();
 80033b6:	4718      	bx	r3
 80033b8:	080032b1 	.word	0x080032b1

080033bc <_ZN12Adafruit_GFX8drawLineEsssst>:
                            uint16_t color) {
 80033bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033c0:	b086      	sub	sp, #24
  if (x0 == x1) {
 80033c2:	4299      	cmp	r1, r3
                            uint16_t color) {
 80033c4:	f9bd 4030 	ldrsh.w	r4, [sp, #48]	@ 0x30
 80033c8:	f8bd 6034 	ldrh.w	r6, [sp, #52]	@ 0x34
    drawFastVLine(x0, y0, y1 - y0 + 1, color);
 80033cc:	f8d0 c000 	ldr.w	ip, [r0]
                            uint16_t color) {
 80033d0:	4605      	mov	r5, r0
  if (x0 == x1) {
 80033d2:	d021      	beq.n	8003418 <_ZN12Adafruit_GFX8drawLineEsssst+0x5c>
  } else if (y0 == y1) {
 80033d4:	42a2      	cmp	r2, r4
 80033d6:	d011      	beq.n	80033fc <_ZN12Adafruit_GFX8drawLineEsssst+0x40>
    startWrite();
 80033d8:	f8dc 8014 	ldr.w	r8, [ip, #20]
 80033dc:	4f1d      	ldr	r7, [pc, #116]	@ (8003454 <_ZN12Adafruit_GFX8drawLineEsssst+0x98>)
 80033de:	45b8      	cmp	r8, r7
 80033e0:	d12e      	bne.n	8003440 <_ZN12Adafruit_GFX8drawLineEsssst+0x84>
    writeLine(x0, y0, x1, y1, color);
 80033e2:	e9cd 4600 	strd	r4, r6, [sp]
 80033e6:	4628      	mov	r0, r5
 80033e8:	f8dc 4028 	ldr.w	r4, [ip, #40]	@ 0x28
 80033ec:	47a0      	blx	r4
    endWrite();
 80033ee:	682b      	ldr	r3, [r5, #0]
 80033f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033f2:	42bb      	cmp	r3, r7
 80033f4:	d11f      	bne.n	8003436 <_ZN12Adafruit_GFX8drawLineEsssst+0x7a>
}
 80033f6:	b006      	add	sp, #24
 80033f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (x0 > x1)
 80033fc:	4299      	cmp	r1, r3
 80033fe:	dc16      	bgt.n	800342e <_ZN12Adafruit_GFX8drawLineEsssst+0x72>
    drawFastHLine(x0, y0, x1 - x0 + 1, color);
 8003400:	960c      	str	r6, [sp, #48]	@ 0x30
 8003402:	3301      	adds	r3, #1
 8003404:	f8dc 403c 	ldr.w	r4, [ip, #60]	@ 0x3c
 8003408:	1a5b      	subs	r3, r3, r1
 800340a:	b21b      	sxth	r3, r3
 800340c:	4628      	mov	r0, r5
 800340e:	46a4      	mov	ip, r4
}
 8003410:	b006      	add	sp, #24
 8003412:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    drawFastHLine(x0, y0, x1 - x0 + 1, color);
 8003416:	4760      	bx	ip
    if (y0 > y1)
 8003418:	42a2      	cmp	r2, r4
 800341a:	dd02      	ble.n	8003422 <_ZN12Adafruit_GFX8drawLineEsssst+0x66>
 800341c:	4613      	mov	r3, r2
 800341e:	4622      	mov	r2, r4
 8003420:	461c      	mov	r4, r3
    drawFastVLine(x0, y0, y1 - y0 + 1, color);
 8003422:	1c63      	adds	r3, r4, #1
 8003424:	960c      	str	r6, [sp, #48]	@ 0x30
 8003426:	f8dc 4038 	ldr.w	r4, [ip, #56]	@ 0x38
 800342a:	1a9b      	subs	r3, r3, r2
 800342c:	e7ed      	b.n	800340a <_ZN12Adafruit_GFX8drawLineEsssst+0x4e>
    if (x0 > x1)
 800342e:	4608      	mov	r0, r1
 8003430:	4619      	mov	r1, r3
 8003432:	4603      	mov	r3, r0
 8003434:	e7e4      	b.n	8003400 <_ZN12Adafruit_GFX8drawLineEsssst+0x44>
    endWrite();
 8003436:	4628      	mov	r0, r5
}
 8003438:	b006      	add	sp, #24
 800343a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    endWrite();
 800343e:	4718      	bx	r3
 8003440:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003444:	9103      	str	r1, [sp, #12]
    startWrite();
 8003446:	47c0      	blx	r8
    writeLine(x0, y0, x1, y1, color);
 8003448:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800344c:	f8d5 c000 	ldr.w	ip, [r5]
 8003450:	9903      	ldr	r1, [sp, #12]
 8003452:	e7c6      	b.n	80033e2 <_ZN12Adafruit_GFX8drawLineEsssst+0x26>
 8003454:	080032b1 	.word	0x080032b1

08003458 <_ZN12Adafruit_GFX8fillRectEsssst>:
                            uint16_t color) {
 8003458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  startWrite();
 800345c:	f8d0 c000 	ldr.w	ip, [r0]
                            uint16_t color) {
 8003460:	4690      	mov	r8, r2
 8003462:	461f      	mov	r7, r3
 8003464:	4a20      	ldr	r2, [pc, #128]	@ (80034e8 <_ZN12Adafruit_GFX8fillRectEsssst+0x90>)
  startWrite();
 8003466:	f8dc 3014 	ldr.w	r3, [ip, #20]
                            uint16_t color) {
 800346a:	b083      	sub	sp, #12
 800346c:	4293      	cmp	r3, r2
 800346e:	f9bd 9030 	ldrsh.w	r9, [sp, #48]	@ 0x30
 8003472:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8003476:	4605      	mov	r5, r0
 8003478:	460c      	mov	r4, r1
 800347a:	d130      	bne.n	80034de <_ZN12Adafruit_GFX8fillRectEsssst+0x86>
  for (int16_t i = x; i < x + w; i++) {
 800347c:	4427      	add	r7, r4
 800347e:	42a7      	cmp	r7, r4
 8003480:	dd14      	ble.n	80034ac <_ZN12Adafruit_GFX8fillRectEsssst+0x54>
 8003482:	f8df b068 	ldr.w	fp, [pc, #104]	@ 80034ec <_ZN12Adafruit_GFX8fillRectEsssst+0x94>
    writeFastVLine(i, y, h, color);
 8003486:	f8dc 6020 	ldr.w	r6, [ip, #32]
  drawFastVLine(x, y, h, color);
 800348a:	f8cd a000 	str.w	sl, [sp]
 800348e:	455e      	cmp	r6, fp
 8003490:	4621      	mov	r1, r4
 8003492:	464b      	mov	r3, r9
 8003494:	4642      	mov	r2, r8
 8003496:	4628      	mov	r0, r5
 8003498:	d110      	bne.n	80034bc <_ZN12Adafruit_GFX8fillRectEsssst+0x64>
 800349a:	3401      	adds	r4, #1
 800349c:	f8dc 6038 	ldr.w	r6, [ip, #56]	@ 0x38
  for (int16_t i = x; i < x + w; i++) {
 80034a0:	b224      	sxth	r4, r4
  drawFastVLine(x, y, h, color);
 80034a2:	47b0      	blx	r6
  for (int16_t i = x; i < x + w; i++) {
 80034a4:	42bc      	cmp	r4, r7
  endWrite();
 80034a6:	f8d5 c000 	ldr.w	ip, [r5]
  for (int16_t i = x; i < x + w; i++) {
 80034aa:	dbec      	blt.n	8003486 <_ZN12Adafruit_GFX8fillRectEsssst+0x2e>
  endWrite();
 80034ac:	f8dc 302c 	ldr.w	r3, [ip, #44]	@ 0x2c
 80034b0:	4a0d      	ldr	r2, [pc, #52]	@ (80034e8 <_ZN12Adafruit_GFX8fillRectEsssst+0x90>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d10e      	bne.n	80034d4 <_ZN12Adafruit_GFX8fillRectEsssst+0x7c>
}
 80034b6:	b003      	add	sp, #12
 80034b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034bc:	3401      	adds	r4, #1
  for (int16_t i = x; i < x + w; i++) {
 80034be:	b224      	sxth	r4, r4
    writeFastVLine(i, y, h, color);
 80034c0:	47b0      	blx	r6
  for (int16_t i = x; i < x + w; i++) {
 80034c2:	42a7      	cmp	r7, r4
  endWrite();
 80034c4:	f8d5 c000 	ldr.w	ip, [r5]
  for (int16_t i = x; i < x + w; i++) {
 80034c8:	dcdd      	bgt.n	8003486 <_ZN12Adafruit_GFX8fillRectEsssst+0x2e>
  endWrite();
 80034ca:	f8dc 302c 	ldr.w	r3, [ip, #44]	@ 0x2c
 80034ce:	4a06      	ldr	r2, [pc, #24]	@ (80034e8 <_ZN12Adafruit_GFX8fillRectEsssst+0x90>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d0f0      	beq.n	80034b6 <_ZN12Adafruit_GFX8fillRectEsssst+0x5e>
 80034d4:	4628      	mov	r0, r5
}
 80034d6:	b003      	add	sp, #12
 80034d8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  endWrite();
 80034dc:	4718      	bx	r3
  startWrite();
 80034de:	4798      	blx	r3
  endWrite();
 80034e0:	f8d5 c000 	ldr.w	ip, [r5]
 80034e4:	e7ca      	b.n	800347c <_ZN12Adafruit_GFX8fillRectEsssst+0x24>
 80034e6:	bf00      	nop
 80034e8:	080032b1 	.word	0x080032b1
 80034ec:	080032c5 	.word	0x080032c5

080034f0 <_ZN12Adafruit_GFX9writeLineEsssst>:
                             uint16_t color) {
 80034f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034f4:	b085      	sub	sp, #20
 80034f6:	461d      	mov	r5, r3
 80034f8:	f9bd 6038 	ldrsh.w	r6, [sp, #56]	@ 0x38
 80034fc:	f8bd 903c 	ldrh.w	r9, [sp, #60]	@ 0x3c
  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8003500:	1ab3      	subs	r3, r6, r2
 8003502:	eba5 0c01 	sub.w	ip, r5, r1
 8003506:	2b00      	cmp	r3, #0
 8003508:	bfb8      	it	lt
 800350a:	425b      	neglt	r3, r3
 800350c:	f1bc 0f00 	cmp.w	ip, #0
 8003510:	bfb8      	it	lt
 8003512:	f1cc 0c00 	rsblt	ip, ip, #0
  if (steep) {
 8003516:	4563      	cmp	r3, ip
                             uint16_t color) {
 8003518:	460f      	mov	r7, r1
  if (steep) {
 800351a:	dd43      	ble.n	80035a4 <_ZN12Adafruit_GFX9writeLineEsssst+0xb4>
 800351c:	46a8      	mov	r8, r5
    _swap_int16_t(x0, y0);
 800351e:	4617      	mov	r7, r2
  if (steep) {
 8003520:	462c      	mov	r4, r5
    _swap_int16_t(x1, y1);
 8003522:	4635      	mov	r5, r6
  if (x0 > x1) {
 8003524:	42af      	cmp	r7, r5
    _swap_int16_t(x1, y1);
 8003526:	4646      	mov	r6, r8
 8003528:	468e      	mov	lr, r1
    _swap_int16_t(x0, y0);
 800352a:	460a      	mov	r2, r1
  if (steep) {
 800352c:	46e0      	mov	r8, ip
  if (x0 > x1) {
 800352e:	dd3e      	ble.n	80035ae <_ZN12Adafruit_GFX9writeLineEsssst+0xbe>
  dy = abs(y1 - y0);
 8003530:	1b09      	subs	r1, r1, r4
 8003532:	ea81 78e1 	eor.w	r8, r1, r1, asr #31
 8003536:	eba8 78e1 	sub.w	r8, r8, r1, asr #31
  dx = x1 - x0;
 800353a:	1b79      	subs	r1, r7, r5
  int16_t err = dx / 2;
 800353c:	f3c1 34c0 	ubfx	r4, r1, #15, #1
 8003540:	fa04 f481 	sxtah	r4, r4, r1
  if (y0 < y1) {
 8003544:	42b2      	cmp	r2, r6
  dx = x1 - x0;
 8003546:	b289      	uxth	r1, r1
 8003548:	9101      	str	r1, [sp, #4]
  int16_t err = dx / 2;
 800354a:	ea4f 0464 	mov.w	r4, r4, asr #1
  if (y0 < y1) {
 800354e:	dd70      	ble.n	8003632 <_ZN12Adafruit_GFX9writeLineEsssst+0x142>
 8003550:	2201      	movs	r2, #1
 8003552:	4563      	cmp	r3, ip
 8003554:	f8df a0e0 	ldr.w	sl, [pc, #224]	@ 8003638 <_ZN12Adafruit_GFX9writeLineEsssst+0x148>
 8003558:	9203      	str	r2, [sp, #12]
    err -= dy;
 800355a:	fa1f f888 	uxth.w	r8, r8
 800355e:	dc3e      	bgt.n	80035de <_ZN12Adafruit_GFX9writeLineEsssst+0xee>
 8003560:	46bb      	mov	fp, r7
      writePixel(y0, x0, color);
 8003562:	f8d0 c000 	ldr.w	ip, [r0]
  drawPixel(x, y, color);
 8003566:	9002      	str	r0, [sp, #8]
      writePixel(y0, x0, color);
 8003568:	f8dc 7018 	ldr.w	r7, [ip, #24]
      writePixel(x0, y0, color);
 800356c:	4557      	cmp	r7, sl
  drawPixel(x, y, color);
 800356e:	bf08      	it	eq
 8003570:	f8dc 7010 	ldreq.w	r7, [ip, #16]
 8003574:	4629      	mov	r1, r5
 8003576:	464b      	mov	r3, r9
 8003578:	4632      	mov	r2, r6
 800357a:	47b8      	blx	r7
    err -= dy;
 800357c:	eba4 0308 	sub.w	r3, r4, r8
 8003580:	b21c      	sxth	r4, r3
 8003582:	3501      	adds	r5, #1
    if (err < 0) {
 8003584:	2c00      	cmp	r4, #0
  drawPixel(x, y, color);
 8003586:	9802      	ldr	r0, [sp, #8]
  for (; x0 <= x1; x0++) {
 8003588:	b22d      	sxth	r5, r5
    err -= dy;
 800358a:	b29b      	uxth	r3, r3
    if (err < 0) {
 800358c:	da05      	bge.n	800359a <_ZN12Adafruit_GFX9writeLineEsssst+0xaa>
      err += dx;
 800358e:	9a01      	ldr	r2, [sp, #4]
 8003590:	4413      	add	r3, r2
 8003592:	b21c      	sxth	r4, r3
      y0 += ystep;
 8003594:	9b03      	ldr	r3, [sp, #12]
 8003596:	441e      	add	r6, r3
 8003598:	b236      	sxth	r6, r6
  for (; x0 <= x1; x0++) {
 800359a:	455d      	cmp	r5, fp
 800359c:	dde1      	ble.n	8003562 <_ZN12Adafruit_GFX9writeLineEsssst+0x72>
}
 800359e:	b005      	add	sp, #20
 80035a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (x0 > x1) {
 80035a4:	42af      	cmp	r7, r5
 80035a6:	4634      	mov	r4, r6
 80035a8:	4611      	mov	r1, r2
 80035aa:	4698      	mov	r8, r3
 80035ac:	dcc0      	bgt.n	8003530 <_ZN12Adafruit_GFX9writeLineEsssst+0x40>
  dx = x1 - x0;
 80035ae:	1be9      	subs	r1, r5, r7
  int16_t err = dx / 2;
 80035b0:	f3c1 34c0 	ubfx	r4, r1, #15, #1
 80035b4:	fa04 f481 	sxtah	r4, r4, r1
  if (y0 < y1) {
 80035b8:	46ae      	mov	lr, r5
  dx = x1 - x0;
 80035ba:	b289      	uxth	r1, r1
  if (y0 < y1) {
 80035bc:	42b2      	cmp	r2, r6
 80035be:	463d      	mov	r5, r7
  dx = x1 - x0;
 80035c0:	9101      	str	r1, [sp, #4]
  int16_t err = dx / 2;
 80035c2:	ea4f 0464 	mov.w	r4, r4, asr #1
  if (y0 < y1) {
 80035c6:	4616      	mov	r6, r2
 80035c8:	4677      	mov	r7, lr
 80035ca:	db2c      	blt.n	8003626 <_ZN12Adafruit_GFX9writeLineEsssst+0x136>
 80035cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80035d0:	4563      	cmp	r3, ip
 80035d2:	f8df a064 	ldr.w	sl, [pc, #100]	@ 8003638 <_ZN12Adafruit_GFX9writeLineEsssst+0x148>
 80035d6:	9203      	str	r2, [sp, #12]
    err -= dy;
 80035d8:	fa1f f888 	uxth.w	r8, r8
 80035dc:	ddc0      	ble.n	8003560 <_ZN12Adafruit_GFX9writeLineEsssst+0x70>
 80035de:	4683      	mov	fp, r0
 80035e0:	4631      	mov	r1, r6
 80035e2:	e014      	b.n	800360e <_ZN12Adafruit_GFX9writeLineEsssst+0x11e>
  drawPixel(x, y, color);
 80035e4:	6906      	ldr	r6, [r0, #16]
 80035e6:	9102      	str	r1, [sp, #8]
 80035e8:	4658      	mov	r0, fp
 80035ea:	47b0      	blx	r6
}
 80035ec:	9902      	ldr	r1, [sp, #8]
    err -= dy;
 80035ee:	eba4 0308 	sub.w	r3, r4, r8
 80035f2:	b21c      	sxth	r4, r3
    if (err < 0) {
 80035f4:	3501      	adds	r5, #1
 80035f6:	2c00      	cmp	r4, #0
  for (; x0 <= x1; x0++) {
 80035f8:	b22d      	sxth	r5, r5
    err -= dy;
 80035fa:	b29b      	uxth	r3, r3
    if (err < 0) {
 80035fc:	da05      	bge.n	800360a <_ZN12Adafruit_GFX9writeLineEsssst+0x11a>
      err += dx;
 80035fe:	9a01      	ldr	r2, [sp, #4]
 8003600:	4413      	add	r3, r2
 8003602:	b21c      	sxth	r4, r3
      y0 += ystep;
 8003604:	9b03      	ldr	r3, [sp, #12]
 8003606:	4419      	add	r1, r3
 8003608:	b209      	sxth	r1, r1
  for (; x0 <= x1; x0++) {
 800360a:	42bd      	cmp	r5, r7
 800360c:	dcc7      	bgt.n	800359e <_ZN12Adafruit_GFX9writeLineEsssst+0xae>
      writePixel(y0, x0, color);
 800360e:	f8db 0000 	ldr.w	r0, [fp]
 8003612:	6986      	ldr	r6, [r0, #24]
 8003614:	4556      	cmp	r6, sl
  drawPixel(x, y, color);
 8003616:	464b      	mov	r3, r9
 8003618:	462a      	mov	r2, r5
 800361a:	d0e3      	beq.n	80035e4 <_ZN12Adafruit_GFX9writeLineEsssst+0xf4>
      writePixel(y0, x0, color);
 800361c:	9102      	str	r1, [sp, #8]
 800361e:	4658      	mov	r0, fp
 8003620:	47b0      	blx	r6
 8003622:	9902      	ldr	r1, [sp, #8]
 8003624:	e7e3      	b.n	80035ee <_ZN12Adafruit_GFX9writeLineEsssst+0xfe>
  if (y0 < y1) {
 8003626:	2201      	movs	r2, #1
  for (; x0 <= x1; x0++) {
 8003628:	42bd      	cmp	r5, r7
 800362a:	ddd1      	ble.n	80035d0 <_ZN12Adafruit_GFX9writeLineEsssst+0xe0>
}
 800362c:	b005      	add	sp, #20
 800362e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (y0 < y1) {
 8003632:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003636:	e7f7      	b.n	8003628 <_ZN12Adafruit_GFX9writeLineEsssst+0x138>
 8003638:	080032b5 	.word	0x080032b5

0800363c <_ZN12Adafruit_GFX8drawRectEsssst>:
                            uint16_t color) {
 800363c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003640:	461d      	mov	r5, r3
  startWrite();
 8003642:	6803      	ldr	r3, [r0, #0]
                            uint16_t color) {
 8003644:	460f      	mov	r7, r1
 8003646:	4616      	mov	r6, r2
 8003648:	492e      	ldr	r1, [pc, #184]	@ (8003704 <_ZN12Adafruit_GFX8drawRectEsssst+0xc8>)
  startWrite();
 800364a:	695a      	ldr	r2, [r3, #20]
                            uint16_t color) {
 800364c:	b083      	sub	sp, #12
 800364e:	428a      	cmp	r2, r1
 8003650:	f9bd 9030 	ldrsh.w	r9, [sp, #48]	@ 0x30
 8003654:	f8bd 8034 	ldrh.w	r8, [sp, #52]	@ 0x34
 8003658:	4604      	mov	r4, r0
 800365a:	d145      	bne.n	80036e8 <_ZN12Adafruit_GFX8drawRectEsssst+0xac>
  writeFastHLine(x, y, w, color);
 800365c:	f8d3 b024 	ldr.w	fp, [r3, #36]	@ 0x24
 8003660:	f8df a0a4 	ldr.w	sl, [pc, #164]	@ 8003708 <_ZN12Adafruit_GFX8drawRectEsssst+0xcc>
  drawFastHLine(x, y, w, color);
 8003664:	f8cd 8000 	str.w	r8, [sp]
 8003668:	45d3      	cmp	fp, sl
 800366a:	bf08      	it	eq
 800366c:	f8d3 b03c 	ldreq.w	fp, [r3, #60]	@ 0x3c
  writeFastHLine(x, y, w, color);
 8003670:	4632      	mov	r2, r6
 8003672:	462b      	mov	r3, r5
 8003674:	4639      	mov	r1, r7
 8003676:	4620      	mov	r0, r4
 8003678:	47d8      	blx	fp
  writeFastHLine(x, y + h - 1, w, color);
 800367a:	6823      	ldr	r3, [r4, #0]
 800367c:	f8d3 b024 	ldr.w	fp, [r3, #36]	@ 0x24
  drawFastHLine(x, y, w, color);
 8003680:	f8cd 8000 	str.w	r8, [sp]
  writeFastHLine(x, y + h - 1, w, color);
 8003684:	f109 32ff 	add.w	r2, r9, #4294967295
 8003688:	4432      	add	r2, r6
 800368a:	45d3      	cmp	fp, sl
 800368c:	b212      	sxth	r2, r2
 800368e:	d133      	bne.n	80036f8 <_ZN12Adafruit_GFX8drawRectEsssst+0xbc>
  drawFastHLine(x, y, w, color);
 8003690:	f8d3 a03c 	ldr.w	sl, [r3, #60]	@ 0x3c
 8003694:	4639      	mov	r1, r7
 8003696:	462b      	mov	r3, r5
 8003698:	4620      	mov	r0, r4
 800369a:	47d0      	blx	sl
  writeFastVLine(x, y, h, color);
 800369c:	6823      	ldr	r3, [r4, #0]
 800369e:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 800370c <_ZN12Adafruit_GFX8drawRectEsssst+0xd0>
 80036a2:	f8d3 b020 	ldr.w	fp, [r3, #32]
  drawFastVLine(x, y, h, color);
 80036a6:	f8cd 8000 	str.w	r8, [sp]
 80036aa:	45d3      	cmp	fp, sl
 80036ac:	bf08      	it	eq
 80036ae:	f8d3 b038 	ldreq.w	fp, [r3, #56]	@ 0x38
  writeFastVLine(x, y, h, color);
 80036b2:	4632      	mov	r2, r6
 80036b4:	464b      	mov	r3, r9
 80036b6:	4639      	mov	r1, r7
 80036b8:	4620      	mov	r0, r4
 80036ba:	47d8      	blx	fp
  writeFastVLine(x + w - 1, y, h, color);
 80036bc:	6823      	ldr	r3, [r4, #0]
 80036be:	1e69      	subs	r1, r5, #1
 80036c0:	6a1d      	ldr	r5, [r3, #32]
  drawFastVLine(x, y, h, color);
 80036c2:	f8cd 8000 	str.w	r8, [sp]
 80036c6:	4555      	cmp	r5, sl
  writeFastVLine(x + w - 1, y, h, color);
 80036c8:	4439      	add	r1, r7
  drawFastVLine(x, y, h, color);
 80036ca:	bf08      	it	eq
 80036cc:	6b9d      	ldreq	r5, [r3, #56]	@ 0x38
  writeFastVLine(x + w - 1, y, h, color);
 80036ce:	4632      	mov	r2, r6
 80036d0:	464b      	mov	r3, r9
 80036d2:	b209      	sxth	r1, r1
 80036d4:	4620      	mov	r0, r4
 80036d6:	47a8      	blx	r5
  endWrite();
 80036d8:	6823      	ldr	r3, [r4, #0]
 80036da:	4a0a      	ldr	r2, [pc, #40]	@ (8003704 <_ZN12Adafruit_GFX8drawRectEsssst+0xc8>)
 80036dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036de:	4293      	cmp	r3, r2
 80036e0:	d105      	bne.n	80036ee <_ZN12Adafruit_GFX8drawRectEsssst+0xb2>
}
 80036e2:	b003      	add	sp, #12
 80036e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  startWrite();
 80036e8:	4790      	blx	r2
  writeFastHLine(x, y, w, color);
 80036ea:	6823      	ldr	r3, [r4, #0]
 80036ec:	e7b6      	b.n	800365c <_ZN12Adafruit_GFX8drawRectEsssst+0x20>
  endWrite();
 80036ee:	4620      	mov	r0, r4
}
 80036f0:	b003      	add	sp, #12
 80036f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  endWrite();
 80036f6:	4718      	bx	r3
  writeFastHLine(x, y + h - 1, w, color);
 80036f8:	462b      	mov	r3, r5
 80036fa:	4639      	mov	r1, r7
 80036fc:	4620      	mov	r0, r4
 80036fe:	47d8      	blx	fp
 8003700:	e7cc      	b.n	800369c <_ZN12Adafruit_GFX8drawRectEsssst+0x60>
 8003702:	bf00      	nop
 8003704:	080032b1 	.word	0x080032b1
 8003708:	080032d9 	.word	0x080032d9
 800370c:	080032c5 	.word	0x080032c5

08003710 <_ZN12Adafruit_GFX13writeFillRectEsssst>:
                                 uint16_t color) {
 8003710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  fillRect(x, y, w, h, color);
 8003714:	f8d0 c000 	ldr.w	ip, [r0]
 8003718:	f8df e088 	ldr.w	lr, [pc, #136]	@ 80037a4 <_ZN12Adafruit_GFX13writeFillRectEsssst+0x94>
 800371c:	f8dc 6040 	ldr.w	r6, [ip, #64]	@ 0x40
                                 uint16_t color) {
 8003720:	b083      	sub	sp, #12
 8003722:	4576      	cmp	r6, lr
 8003724:	f9bd 9030 	ldrsh.w	r9, [sp, #48]	@ 0x30
 8003728:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 800372c:	d128      	bne.n	8003780 <_ZN12Adafruit_GFX13writeFillRectEsssst+0x70>
 800372e:	4690      	mov	r8, r2
 8003730:	461f      	mov	r7, r3
 8003732:	4a1b      	ldr	r2, [pc, #108]	@ (80037a0 <_ZN12Adafruit_GFX13writeFillRectEsssst+0x90>)
  startWrite();
 8003734:	f8dc 3014 	ldr.w	r3, [ip, #20]
 8003738:	4293      	cmp	r3, r2
 800373a:	4605      	mov	r5, r0
 800373c:	460c      	mov	r4, r1
 800373e:	d12b      	bne.n	8003798 <_ZN12Adafruit_GFX13writeFillRectEsssst+0x88>
  for (int16_t i = x; i < x + w; i++) {
 8003740:	4427      	add	r7, r4
 8003742:	42bc      	cmp	r4, r7
 8003744:	da14      	bge.n	8003770 <_ZN12Adafruit_GFX13writeFillRectEsssst+0x60>
 8003746:	f8df b060 	ldr.w	fp, [pc, #96]	@ 80037a8 <_ZN12Adafruit_GFX13writeFillRectEsssst+0x98>
    writeFastVLine(i, y, h, color);
 800374a:	f8dc 6020 	ldr.w	r6, [ip, #32]
  drawFastVLine(x, y, h, color);
 800374e:	f8cd a000 	str.w	sl, [sp]
 8003752:	455e      	cmp	r6, fp
 8003754:	4621      	mov	r1, r4
 8003756:	464b      	mov	r3, r9
 8003758:	4642      	mov	r2, r8
 800375a:	4628      	mov	r0, r5
 800375c:	d101      	bne.n	8003762 <_ZN12Adafruit_GFX13writeFillRectEsssst+0x52>
 800375e:	f8dc 6038 	ldr.w	r6, [ip, #56]	@ 0x38
 8003762:	3401      	adds	r4, #1
  for (int16_t i = x; i < x + w; i++) {
 8003764:	b224      	sxth	r4, r4
    writeFastVLine(i, y, h, color);
 8003766:	47b0      	blx	r6
  for (int16_t i = x; i < x + w; i++) {
 8003768:	42bc      	cmp	r4, r7
  endWrite();
 800376a:	f8d5 c000 	ldr.w	ip, [r5]
  for (int16_t i = x; i < x + w; i++) {
 800376e:	dbec      	blt.n	800374a <_ZN12Adafruit_GFX13writeFillRectEsssst+0x3a>
  endWrite();
 8003770:	f8dc 302c 	ldr.w	r3, [ip, #44]	@ 0x2c
 8003774:	4a0a      	ldr	r2, [pc, #40]	@ (80037a0 <_ZN12Adafruit_GFX13writeFillRectEsssst+0x90>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d109      	bne.n	800378e <_ZN12Adafruit_GFX13writeFillRectEsssst+0x7e>
}
 800377a:	b003      	add	sp, #12
 800377c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  fillRect(x, y, w, h, color);
 8003780:	46b4      	mov	ip, r6
 8003782:	e9cd 9a0c 	strd	r9, sl, [sp, #48]	@ 0x30
}
 8003786:	b003      	add	sp, #12
 8003788:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  fillRect(x, y, w, h, color);
 800378c:	4760      	bx	ip
  endWrite();
 800378e:	4628      	mov	r0, r5
}
 8003790:	b003      	add	sp, #12
 8003792:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  endWrite();
 8003796:	4718      	bx	r3
  startWrite();
 8003798:	4798      	blx	r3
  endWrite();
 800379a:	f8d5 c000 	ldr.w	ip, [r5]
 800379e:	e7cf      	b.n	8003740 <_ZN12Adafruit_GFX13writeFillRectEsssst+0x30>
 80037a0:	080032b1 	.word	0x080032b1
 80037a4:	08003459 	.word	0x08003459
 80037a8:	080032c5 	.word	0x080032c5

080037ac <_ZN12Adafruit_GFX10fillScreenEt>:
void Adafruit_GFX::fillScreen(uint16_t color) {
 80037ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  fillRect(0, 0, _width, _height, color);
 80037b0:	f8d0 c000 	ldr.w	ip, [r0]
 80037b4:	4b27      	ldr	r3, [pc, #156]	@ (8003854 <_ZN12Adafruit_GFX10fillScreenEt+0xa8>)
 80037b6:	f8dc 4040 	ldr.w	r4, [ip, #64]	@ 0x40
 80037ba:	f9b0 900c 	ldrsh.w	r9, [r0, #12]
 80037be:	f9b0 800e 	ldrsh.w	r8, [r0, #14]
 80037c2:	429c      	cmp	r4, r3
void Adafruit_GFX::fillScreen(uint16_t color) {
 80037c4:	b083      	sub	sp, #12
 80037c6:	460f      	mov	r7, r1
 80037c8:	d135      	bne.n	8003836 <_ZN12Adafruit_GFX10fillScreenEt+0x8a>
  startWrite();
 80037ca:	f8dc 3014 	ldr.w	r3, [ip, #20]
 80037ce:	f8df b088 	ldr.w	fp, [pc, #136]	@ 8003858 <_ZN12Adafruit_GFX10fillScreenEt+0xac>
 80037d2:	455b      	cmp	r3, fp
 80037d4:	4605      	mov	r5, r0
 80037d6:	d138      	bne.n	800384a <_ZN12Adafruit_GFX10fillScreenEt+0x9e>
  for (int16_t i = x; i < x + w; i++) {
 80037d8:	f1b9 0f00 	cmp.w	r9, #0
 80037dc:	dd14      	ble.n	8003808 <_ZN12Adafruit_GFX10fillScreenEt+0x5c>
 80037de:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800385c <_ZN12Adafruit_GFX10fillScreenEt+0xb0>
 80037e2:	2400      	movs	r4, #0
    writeFastVLine(i, y, h, color);
 80037e4:	f8dc 6020 	ldr.w	r6, [ip, #32]
  drawFastVLine(x, y, h, color);
 80037e8:	9700      	str	r7, [sp, #0]
 80037ea:	4556      	cmp	r6, sl
 80037ec:	4643      	mov	r3, r8
 80037ee:	f04f 0200 	mov.w	r2, #0
 80037f2:	4628      	mov	r0, r5
 80037f4:	b221      	sxth	r1, r4
 80037f6:	d10e      	bne.n	8003816 <_ZN12Adafruit_GFX10fillScreenEt+0x6a>
 80037f8:	f8dc 6038 	ldr.w	r6, [ip, #56]	@ 0x38
  for (int16_t i = x; i < x + w; i++) {
 80037fc:	3401      	adds	r4, #1
  drawFastVLine(x, y, h, color);
 80037fe:	47b0      	blx	r6
  for (int16_t i = x; i < x + w; i++) {
 8003800:	45a1      	cmp	r9, r4
  endWrite();
 8003802:	f8d5 c000 	ldr.w	ip, [r5]
  for (int16_t i = x; i < x + w; i++) {
 8003806:	d1ed      	bne.n	80037e4 <_ZN12Adafruit_GFX10fillScreenEt+0x38>
  endWrite();
 8003808:	f8dc 302c 	ldr.w	r3, [ip, #44]	@ 0x2c
 800380c:	455b      	cmp	r3, fp
 800380e:	d10d      	bne.n	800382c <_ZN12Adafruit_GFX10fillScreenEt+0x80>
}
 8003810:	b003      	add	sp, #12
 8003812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  for (int16_t i = x; i < x + w; i++) {
 8003816:	3401      	adds	r4, #1
    writeFastVLine(i, y, h, color);
 8003818:	2200      	movs	r2, #0
 800381a:	47b0      	blx	r6
  for (int16_t i = x; i < x + w; i++) {
 800381c:	454c      	cmp	r4, r9
  endWrite();
 800381e:	f8d5 c000 	ldr.w	ip, [r5]
  for (int16_t i = x; i < x + w; i++) {
 8003822:	d1df      	bne.n	80037e4 <_ZN12Adafruit_GFX10fillScreenEt+0x38>
  endWrite();
 8003824:	f8dc 302c 	ldr.w	r3, [ip, #44]	@ 0x2c
 8003828:	455b      	cmp	r3, fp
 800382a:	d0f1      	beq.n	8003810 <_ZN12Adafruit_GFX10fillScreenEt+0x64>
 800382c:	4628      	mov	r0, r5
}
 800382e:	b003      	add	sp, #12
 8003830:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  endWrite();
 8003834:	4718      	bx	r3
  fillRect(0, 0, _width, _height, color);
 8003836:	2200      	movs	r2, #0
 8003838:	9101      	str	r1, [sp, #4]
 800383a:	f8cd 8000 	str.w	r8, [sp]
 800383e:	464b      	mov	r3, r9
 8003840:	4611      	mov	r1, r2
 8003842:	47a0      	blx	r4
}
 8003844:	b003      	add	sp, #12
 8003846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  startWrite();
 800384a:	4798      	blx	r3
  endWrite();
 800384c:	f8d5 c000 	ldr.w	ip, [r5]
 8003850:	e7c2      	b.n	80037d8 <_ZN12Adafruit_GFX10fillScreenEt+0x2c>
 8003852:	bf00      	nop
 8003854:	08003459 	.word	0x08003459
 8003858:	080032b1 	.word	0x080032b1
 800385c:	080032c5 	.word	0x080032c5

08003860 <_ZN12Adafruit_GFXC1Ess>:
Adafruit_GFX::Adafruit_GFX(int16_t w, int16_t h) : WIDTH(w), HEIGHT(h) {
 8003860:	b410      	push	{r4}
 8003862:	2400      	movs	r4, #0
 8003864:	f361 040f 	bfi	r4, r1, #0, #16
 8003868:	f362 441f 	bfi	r4, r2, #16, #16
    Print() : write_error(0) {}
 800386c:	2100      	movs	r1, #0
  textsize_x = textsize_y = 1;
 800386e:	4a08      	ldr	r2, [pc, #32]	@ (8003890 <_ZN12Adafruit_GFXC1Ess+0x30>)
Adafruit_GFX::Adafruit_GFX(int16_t w, int16_t h) : WIDTH(w), HEIGHT(h) {
 8003870:	60c4      	str	r4, [r0, #12]
 8003872:	e9c0 1401 	strd	r1, r4, [r0, #4]
  textsize_x = textsize_y = 1;
 8003876:	6182      	str	r2, [r0, #24]
  textcolor = textbgcolor = 0xFFFF;
 8003878:	f04f 34ff 	mov.w	r4, #4294967295
Adafruit_GFX::Adafruit_GFX(int16_t w, int16_t h) : WIDTH(w), HEIGHT(h) {
 800387c:	4a05      	ldr	r2, [pc, #20]	@ (8003894 <_ZN12Adafruit_GFXC1Ess+0x34>)
  wrap = true;
 800387e:	7701      	strb	r1, [r0, #28]
  textcolor = textbgcolor = 0xFFFF;
 8003880:	e9c0 1404 	strd	r1, r4, [r0, #16]
  gfxFont = NULL;
 8003884:	6201      	str	r1, [r0, #32]
}
 8003886:	f85d 4b04 	ldr.w	r4, [sp], #4
Adafruit_GFX::Adafruit_GFX(int16_t w, int16_t h) : WIDTH(w), HEIGHT(h) {
 800388a:	6002      	str	r2, [r0, #0]
}
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	01000101 	.word	0x01000101
 8003894:	080138e4 	.word	0x080138e4

08003898 <_ZN12Adafruit_GFX8drawCharEsshtthh>:
                            uint8_t size_y) {
 8003898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800389c:	4682      	mov	sl, r0
 800389e:	b097      	sub	sp, #92	@ 0x5c
 80038a0:	461d      	mov	r5, r3
 80038a2:	9211      	str	r2, [sp, #68]	@ 0x44
 80038a4:	f89d 3088 	ldrb.w	r3, [sp, #136]	@ 0x88
  if (!gfxFont) { // 'Classic' built-in font
 80038a8:	f8da 2020 	ldr.w	r2, [sl, #32]
                            uint8_t size_y) {
 80038ac:	f8bd 0080 	ldrh.w	r0, [sp, #128]	@ 0x80
 80038b0:	9305      	str	r3, [sp, #20]
 80038b2:	f89d 308c 	ldrb.w	r3, [sp, #140]	@ 0x8c
 80038b6:	f8bd 8084 	ldrh.w	r8, [sp, #132]	@ 0x84
 80038ba:	9003      	str	r0, [sp, #12]
 80038bc:	910a      	str	r1, [sp, #40]	@ 0x28
 80038be:	9307      	str	r3, [sp, #28]
  if (!gfxFont) { // 'Classic' built-in font
 80038c0:	2a00      	cmp	r2, #0
 80038c2:	f000 80e4 	beq.w	8003a8e <_ZN12Adafruit_GFX8drawCharEsshtthh+0x1f6>
    c -= (uint8_t)pgm_read_byte(&gfxFont->first);
 80038c6:	7a13      	ldrb	r3, [r2, #8]
    startWrite();
 80038c8:	f8da c000 	ldr.w	ip, [sl]
  return gfxFont->bitmap;
 80038cc:	e9d2 2100 	ldrd	r2, r1, [r2]
    c -= (uint8_t)pgm_read_byte(&gfxFont->first);
 80038d0:	1aeb      	subs	r3, r5, r3
  return gfxFont->glyph + c;
 80038d2:	b2db      	uxtb	r3, r3
  return gfxFont->bitmap;
 80038d4:	9208      	str	r2, [sp, #32]
  return gfxFont->glyph + c;
 80038d6:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
    uint16_t bo = pgm_read_word(&glyph->bitmapOffset);
 80038da:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 80038de:	9306      	str	r3, [sp, #24]
    if (size_x > 1 || size_y > 1) {
 80038e0:	9907      	ldr	r1, [sp, #28]
 80038e2:	9b05      	ldr	r3, [sp, #20]
    uint8_t w = pgm_read_byte(&glyph->width), h = pgm_read_byte(&glyph->height);
 80038e4:	78d4      	ldrb	r4, [r2, #3]
    if (size_x > 1 || size_y > 1) {
 80038e6:	430b      	orrs	r3, r1
    uint8_t w = pgm_read_byte(&glyph->width), h = pgm_read_byte(&glyph->height);
 80038e8:	7891      	ldrb	r1, [r2, #2]
 80038ea:	9104      	str	r1, [sp, #16]
    if (size_x > 1 || size_y > 1) {
 80038ec:	2b01      	cmp	r3, #1
    int8_t xo = pgm_read_byte(&glyph->xOffset),
 80038ee:	f992 1005 	ldrsb.w	r1, [r2, #5]
 80038f2:	4bad      	ldr	r3, [pc, #692]	@ (8003ba8 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x310>)
           yo = pgm_read_byte(&glyph->yOffset);
 80038f4:	f992 2006 	ldrsb.w	r2, [r2, #6]
 80038f8:	9215      	str	r2, [sp, #84]	@ 0x54
      yo16 = yo;
 80038fa:	bf88      	it	hi
 80038fc:	4693      	movhi	fp, r2
 80038fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8003900:	461a      	mov	r2, r3
    startWrite();
 8003902:	f8dc 3014 	ldr.w	r3, [ip, #20]
      xo16 = xo;
 8003906:	bf8e      	itee	hi
 8003908:	910d      	strhi	r1, [sp, #52]	@ 0x34
    int16_t xo16 = 0, yo16 = 0;
 800390a:	f04f 0b00 	movls.w	fp, #0
 800390e:	f8cd b034 	strls.w	fp, [sp, #52]	@ 0x34
 8003912:	4293      	cmp	r3, r2
    int8_t xo = pgm_read_byte(&glyph->xOffset),
 8003914:	9114      	str	r1, [sp, #80]	@ 0x50
    startWrite();
 8003916:	f040 812f 	bne.w	8003b78 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x2e0>
    for (yy = 0; yy < h; yy++) {
 800391a:	2c00      	cmp	r4, #0
 800391c:	f000 80a9 	beq.w	8003a72 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x1da>
 8003920:	2700      	movs	r7, #0
 8003922:	e9cd 4b12 	strd	r4, fp, [sp, #72]	@ 0x48
 8003926:	9c03      	ldr	r4, [sp, #12]
 8003928:	463e      	mov	r6, r7
 800392a:	4638      	mov	r0, r7
 800392c:	463a      	mov	r2, r7
      for (xx = 0; xx < w; xx++) {
 800392e:	9b04      	ldr	r3, [sp, #16]
 8003930:	2b00      	cmp	r3, #0
 8003932:	f000 8098 	beq.w	8003a66 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x1ce>
            writeFillRect(x + (xo16 + xx) * size_x, y + (yo16 + yy) * size_y,
 8003936:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8003938:	f8bd 1044 	ldrh.w	r1, [sp, #68]	@ 0x44
      for (xx = 0; xx < w; xx++) {
 800393c:	900e      	str	r0, [sp, #56]	@ 0x38
            writeFillRect(x + (xo16 + xx) * size_x, y + (yo16 + yy) * size_y,
 800393e:	eb03 0800 	add.w	r8, r3, r0
 8003942:	9b07      	ldr	r3, [sp, #28]
 8003944:	fb08 1803 	mla	r8, r8, r3, r1
 8003948:	fa0f f388 	sxth.w	r3, r8
      for (xx = 0; xx < w; xx++) {
 800394c:	46a3      	mov	fp, r4
 800394e:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
            writeFillRect(x + (xo16 + xx) * size_x, y + (yo16 + yy) * size_y,
 8003952:	9303      	str	r3, [sp, #12]
      for (xx = 0; xx < w; xx++) {
 8003954:	2500      	movs	r5, #0
 8003956:	4614      	mov	r4, r2
 8003958:	e006      	b.n	8003968 <_ZN12Adafruit_GFX8drawCharEsshtthh+0xd0>
 800395a:	9b04      	ldr	r3, [sp, #16]
 800395c:	3501      	adds	r5, #1
 800395e:	b2ed      	uxtb	r5, r5
        bits <<= 1;
 8003960:	0076      	lsls	r6, r6, #1
      for (xx = 0; xx < w; xx++) {
 8003962:	42ab      	cmp	r3, r5
        bits <<= 1;
 8003964:	b2f6      	uxtb	r6, r6
      for (xx = 0; xx < w; xx++) {
 8003966:	d977      	bls.n	8003a58 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x1c0>
        if (!(bit++ & 7)) {
 8003968:	4623      	mov	r3, r4
 800396a:	1c62      	adds	r2, r4, #1
 800396c:	b2d4      	uxtb	r4, r2
 800396e:	075a      	lsls	r2, r3, #29
 8003970:	d105      	bne.n	800397e <_ZN12Adafruit_GFX8drawCharEsshtthh+0xe6>
          bits = pgm_read_byte(&bitmap[bo++]);
 8003972:	9a06      	ldr	r2, [sp, #24]
 8003974:	9908      	ldr	r1, [sp, #32]
 8003976:	1c53      	adds	r3, r2, #1
 8003978:	b29b      	uxth	r3, r3
 800397a:	5c8e      	ldrb	r6, [r1, r2]
 800397c:	9306      	str	r3, [sp, #24]
        if (bits & 0x80) {
 800397e:	0633      	lsls	r3, r6, #24
 8003980:	d5eb      	bpl.n	800395a <_ZN12Adafruit_GFX8drawCharEsshtthh+0xc2>
          if (size_x == 1 && size_y == 1) {
 8003982:	9b05      	ldr	r3, [sp, #20]
            writeFillRect(x + i * size_x, y + j * size_y, size_x, size_y, bg);
 8003984:	f8bd 7028 	ldrh.w	r7, [sp, #40]	@ 0x28
          if (size_x == 1 && size_y == 1) {
 8003988:	2b01      	cmp	r3, #1
 800398a:	d042      	beq.n	8003a12 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x17a>
            writeFillRect(x + (xo16 + xx) * size_x, y + (yo16 + yy) * size_y,
 800398c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800398e:	9a05      	ldr	r2, [sp, #20]
 8003990:	f8dc 901c 	ldr.w	r9, [ip, #28]
 8003994:	f9bd 801c 	ldrsh.w	r8, [sp, #28]
 8003998:	442b      	add	r3, r5
 800399a:	fb03 7702 	mla	r7, r3, r2, r7
 800399e:	b213      	sxth	r3, r2
 80039a0:	4a82      	ldr	r2, [pc, #520]	@ (8003bac <_ZN12Adafruit_GFX8drawCharEsshtthh+0x314>)
 80039a2:	4591      	cmp	r9, r2
 80039a4:	b23f      	sxth	r7, r7
 80039a6:	d14e      	bne.n	8003a46 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x1ae>
  fillRect(x, y, w, h, color);
 80039a8:	f8dc 9040 	ldr.w	r9, [ip, #64]	@ 0x40
 80039ac:	4a80      	ldr	r2, [pc, #512]	@ (8003bb0 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x318>)
 80039ae:	4591      	cmp	r9, r2
 80039b0:	d149      	bne.n	8003a46 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x1ae>
  startWrite();
 80039b2:	f8dc 3014 	ldr.w	r3, [ip, #20]
 80039b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d163      	bne.n	8003a84 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x1ec>
  for (int16_t i = x; i < x + w; i++) {
 80039bc:	9b05      	ldr	r3, [sp, #20]
 80039be:	eb03 0907 	add.w	r9, r3, r7
 80039c2:	45b9      	cmp	r9, r7
 80039c4:	dd1b      	ble.n	80039fe <_ZN12Adafruit_GFX8drawCharEsshtthh+0x166>
 80039c6:	e9cd 450b 	strd	r4, r5, [sp, #44]	@ 0x2c
 80039ca:	e00a      	b.n	80039e2 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x14a>
  drawFastVLine(x, y, h, color);
 80039cc:	f8cd b000 	str.w	fp, [sp]
 80039d0:	f8dc 4038 	ldr.w	r4, [ip, #56]	@ 0x38
 80039d4:	3701      	adds	r7, #1
  for (int16_t i = x; i < x + w; i++) {
 80039d6:	b23f      	sxth	r7, r7
    writeFastVLine(i, y, h, color);
 80039d8:	47a0      	blx	r4
  for (int16_t i = x; i < x + w; i++) {
 80039da:	45b9      	cmp	r9, r7
  endWrite();
 80039dc:	f8da c000 	ldr.w	ip, [sl]
  for (int16_t i = x; i < x + w; i++) {
 80039e0:	dd0b      	ble.n	80039fa <_ZN12Adafruit_GFX8drawCharEsshtthh+0x162>
    writeFastVLine(i, y, h, color);
 80039e2:	f8dc 4020 	ldr.w	r4, [ip, #32]
 80039e6:	4d73      	ldr	r5, [pc, #460]	@ (8003bb4 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x31c>)
  drawFastVLine(x, y, h, color);
 80039e8:	9a03      	ldr	r2, [sp, #12]
 80039ea:	42ac      	cmp	r4, r5
 80039ec:	4639      	mov	r1, r7
 80039ee:	4643      	mov	r3, r8
 80039f0:	4650      	mov	r0, sl
 80039f2:	d0eb      	beq.n	80039cc <_ZN12Adafruit_GFX8drawCharEsshtthh+0x134>
    writeFastVLine(i, y, h, color);
 80039f4:	f8cd b000 	str.w	fp, [sp]
 80039f8:	e7ec      	b.n	80039d4 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x13c>
 80039fa:	e9dd 450b 	ldrd	r4, r5, [sp, #44]	@ 0x2c
  endWrite();
 80039fe:	f8dc 302c 	ldr.w	r3, [ip, #44]	@ 0x2c
 8003a02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d0a8      	beq.n	800395a <_ZN12Adafruit_GFX8drawCharEsshtthh+0xc2>
 8003a08:	4650      	mov	r0, sl
 8003a0a:	4798      	blx	r3
    endWrite();
 8003a0c:	f8da c000 	ldr.w	ip, [sl]
 8003a10:	e7a3      	b.n	800395a <_ZN12Adafruit_GFX8drawCharEsshtthh+0xc2>
          if (size_x == 1 && size_y == 1) {
 8003a12:	9b07      	ldr	r3, [sp, #28]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d1b9      	bne.n	800398c <_ZN12Adafruit_GFX8drawCharEsshtthh+0xf4>
            writePixel(x + xo + xx, y + yo + yy, color);
 8003a18:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003a1a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003a1c:	18f9      	adds	r1, r7, r3
 8003a1e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003a20:	f8dc 7018 	ldr.w	r7, [ip, #24]
 8003a24:	189a      	adds	r2, r3, r2
 8003a26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003a28:	441a      	add	r2, r3
 8003a2a:	4b63      	ldr	r3, [pc, #396]	@ (8003bb8 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x320>)
 8003a2c:	4429      	add	r1, r5
 8003a2e:	429f      	cmp	r7, r3
  drawPixel(x, y, color);
 8003a30:	bf08      	it	eq
 8003a32:	f8dc 7010 	ldreq.w	r7, [ip, #16]
            writePixel(x + xo + xx, y + yo + yy, color);
 8003a36:	b209      	sxth	r1, r1
 8003a38:	b212      	sxth	r2, r2
 8003a3a:	465b      	mov	r3, fp
 8003a3c:	4650      	mov	r0, sl
 8003a3e:	47b8      	blx	r7
    endWrite();
 8003a40:	f8da c000 	ldr.w	ip, [sl]
 8003a44:	e789      	b.n	800395a <_ZN12Adafruit_GFX8drawCharEsshtthh+0xc2>
            writeFillRect(x + (xo16 + xx) * size_x, y + (yo16 + yy) * size_y,
 8003a46:	e9cd 8b00 	strd	r8, fp, [sp]
 8003a4a:	9a03      	ldr	r2, [sp, #12]
 8003a4c:	4639      	mov	r1, r7
 8003a4e:	4650      	mov	r0, sl
 8003a50:	47c8      	blx	r9
    endWrite();
 8003a52:	f8da c000 	ldr.w	ip, [sl]
 8003a56:	e780      	b.n	800395a <_ZN12Adafruit_GFX8drawCharEsshtthh+0xc2>
        if (!(bit++ & 7)) {
 8003a58:	e9dd 020e 	ldrd	r0, r2, [sp, #56]	@ 0x38
 8003a5c:	eb02 0e03 	add.w	lr, r2, r3
 8003a60:	465c      	mov	r4, fp
 8003a62:	fa5f f28e 	uxtb.w	r2, lr
    for (yy = 0; yy < h; yy++) {
 8003a66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8003a68:	3001      	adds	r0, #1
 8003a6a:	b2c0      	uxtb	r0, r0
 8003a6c:	4283      	cmp	r3, r0
 8003a6e:	f63f af5e 	bhi.w	800392e <_ZN12Adafruit_GFX8drawCharEsshtthh+0x96>
    endWrite();
 8003a72:	f8dc 302c 	ldr.w	r3, [ip, #44]	@ 0x2c
 8003a76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	f040 80d1 	bne.w	8003c20 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x388>
}
 8003a7e:	b017      	add	sp, #92	@ 0x5c
 8003a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  startWrite();
 8003a84:	4650      	mov	r0, sl
 8003a86:	4798      	blx	r3
  endWrite();
 8003a88:	f8da c000 	ldr.w	ip, [sl]
 8003a8c:	e796      	b.n	80039bc <_ZN12Adafruit_GFX8drawCharEsshtthh+0x124>
    if ((x >= _width) ||              // Clip right
 8003a8e:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
 8003a92:	428a      	cmp	r2, r1
 8003a94:	460b      	mov	r3, r1
 8003a96:	ddf2      	ble.n	8003a7e <_ZN12Adafruit_GFX8drawCharEsshtthh+0x1e6>
 8003a98:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8003a9c:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8003a9e:	428a      	cmp	r2, r1
 8003aa0:	dded      	ble.n	8003a7e <_ZN12Adafruit_GFX8drawCharEsshtthh+0x1e6>
        ((x + 6 * size_x - 1) < 0) || // Clip left
 8003aa2:	9805      	ldr	r0, [sp, #20]
 8003aa4:	2206      	movs	r2, #6
 8003aa6:	fb12 3200 	smlabb	r2, r2, r0, r3
        (y >= _height) ||             // Clip bottom
 8003aaa:	2a00      	cmp	r2, #0
 8003aac:	dde7      	ble.n	8003a7e <_ZN12Adafruit_GFX8drawCharEsshtthh+0x1e6>
        ((y + 8 * size_y - 1) < 0))   // Clip top
 8003aae:	9b07      	ldr	r3, [sp, #28]
 8003ab0:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
        ((x + 6 * size_x - 1) < 0) || // Clip left
 8003ab4:	2a00      	cmp	r2, #0
 8003ab6:	dde2      	ble.n	8003a7e <_ZN12Adafruit_GFX8drawCharEsshtthh+0x1e6>
    if (!_cp437 && (c >= 176))
 8003ab8:	f89a 201c 	ldrb.w	r2, [sl, #28]
 8003abc:	2a00      	cmp	r2, #0
 8003abe:	f000 80c7 	beq.w	8003c50 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x3b8>
    startWrite();
 8003ac2:	f8da 0000 	ldr.w	r0, [sl]
 8003ac6:	4b38      	ldr	r3, [pc, #224]	@ (8003ba8 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x310>)
 8003ac8:	6942      	ldr	r2, [r0, #20]
 8003aca:	9309      	str	r3, [sp, #36]	@ 0x24
 8003acc:	429a      	cmp	r2, r3
 8003ace:	f040 80d6 	bne.w	8003c7e <_ZN12Adafruit_GFX8drawCharEsshtthh+0x3e6>
            writeFillRect(x + i * size_x, y + j * size_y, size_x, size_y, bg);
 8003ad2:	f8bd 4028 	ldrh.w	r4, [sp, #40]	@ 0x28
 8003ad6:	4a39      	ldr	r2, [pc, #228]	@ (8003bbc <_ZN12Adafruit_GFX8drawCharEsshtthh+0x324>)
            writePixel(x + i, y + j, color);
 8003ad8:	f8bd b044 	ldrh.w	fp, [sp, #68]	@ 0x44
 8003adc:	9f05      	ldr	r7, [sp, #20]
 8003ade:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8003ae2:	f8cd 8010 	str.w	r8, [sp, #16]
      uint8_t line = pgm_read_byte(&font[c * 5 + i]);
 8003ae6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8003aea:	1d61      	adds	r1, r4, #5
 8003aec:	b289      	uxth	r1, r1
 8003aee:	442a      	add	r2, r5
            writePixel(x + i, y + j, color);
 8003af0:	910e      	str	r1, [sp, #56]	@ 0x38
            writeFillRect(x + i * size_x, y + j * size_y, size_x, size_y, bg);
 8003af2:	46a4      	mov	ip, r4
            writePixel(x + i, y + j, color);
 8003af4:	4611      	mov	r1, r2
 8003af6:	940f      	str	r4, [sp, #60]	@ 0x3c
 8003af8:	4603      	mov	r3, r0
 8003afa:	46a0      	mov	r8, r4
            writeFillRect(x + i * size_x, y + j * size_y, size_x, size_y, bg);
 8003afc:	fa0f f288 	sxth.w	r2, r8
 8003b00:	9206      	str	r2, [sp, #24]
 8003b02:	b23a      	sxth	r2, r7
      uint8_t line = pgm_read_byte(&font[c * 5 + i]);
 8003b04:	f811 6b01 	ldrb.w	r6, [r1], #1
            writeFillRect(x + i * size_x, y + j * size_y, size_x, size_y, bg);
 8003b08:	9208      	str	r2, [sp, #32]
 8003b0a:	fa0f f289 	sxth.w	r2, r9
 8003b0e:	920a      	str	r2, [sp, #40]	@ 0x28
 8003b10:	463a      	mov	r2, r7
 8003b12:	e9cd 810c 	strd	r8, r1, [sp, #48]	@ 0x30
 8003b16:	4657      	mov	r7, sl
 8003b18:	2408      	movs	r4, #8
      for (int8_t j = 0; j < 8; j++, line >>= 1) {
 8003b1a:	2500      	movs	r5, #0
            writeFillRect(x + i * size_x, y + j * size_y, size_x, size_y, bg);
 8003b1c:	f8cd c02c 	str.w	ip, [sp, #44]	@ 0x2c
 8003b20:	4692      	mov	sl, r2
 8003b22:	e01a      	b.n	8003b5a <_ZN12Adafruit_GFX8drawCharEsshtthh+0x2c2>
          if (size_x == 1 && size_y == 1)
 8003b24:	f1ba 0f01 	cmp.w	sl, #1
            writePixel(x + i, y + j, color);
 8003b28:	b2aa      	uxth	r2, r5
          if (size_x == 1 && size_y == 1)
 8003b2a:	d02a      	beq.n	8003b82 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x2ea>
            writeFillRect(x + i * size_x, y + j * size_y, size_x, size_y,
 8003b2c:	fb19 f202 	smulbb	r2, r9, r2
 8003b30:	9903      	ldr	r1, [sp, #12]
 8003b32:	445a      	add	r2, fp
            writeFillRect(x + i * size_x, y + j * size_y, size_x, size_y, bg);
 8003b34:	9101      	str	r1, [sp, #4]
 8003b36:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003b38:	9100      	str	r1, [sp, #0]
 8003b3a:	f8d3 801c 	ldr.w	r8, [r3, #28]
 8003b3e:	9906      	ldr	r1, [sp, #24]
 8003b40:	9b08      	ldr	r3, [sp, #32]
 8003b42:	b212      	sxth	r2, r2
 8003b44:	4638      	mov	r0, r7
 8003b46:	47c0      	blx	r8
        writeFastVLine(x + 5, y, 8, bg);
 8003b48:	683b      	ldr	r3, [r7, #0]
      for (int8_t j = 0; j < 8; j++, line >>= 1) {
 8003b4a:	3c01      	subs	r4, #1
 8003b4c:	3501      	adds	r5, #1
 8003b4e:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
 8003b52:	b26d      	sxtb	r5, r5
 8003b54:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8003b58:	d032      	beq.n	8003bc0 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x328>
        if (line & 1) {
 8003b5a:	07f1      	lsls	r1, r6, #31
 8003b5c:	d4e2      	bmi.n	8003b24 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x28c>
        } else if (bg != color) {
 8003b5e:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 8003b62:	428a      	cmp	r2, r1
 8003b64:	d0f1      	beq.n	8003b4a <_ZN12Adafruit_GFX8drawCharEsshtthh+0x2b2>
          if (size_x == 1 && size_y == 1)
 8003b66:	f1ba 0f01 	cmp.w	sl, #1
            writePixel(x + i, y + j, color);
 8003b6a:	b2aa      	uxth	r2, r5
          if (size_x == 1 && size_y == 1)
 8003b6c:	d05d      	beq.n	8003c2a <_ZN12Adafruit_GFX8drawCharEsshtthh+0x392>
            writeFillRect(x + i * size_x, y + j * size_y, size_x, size_y, bg);
 8003b6e:	fb19 f202 	smulbb	r2, r9, r2
 8003b72:	9904      	ldr	r1, [sp, #16]
 8003b74:	445a      	add	r2, fp
 8003b76:	e7dd      	b.n	8003b34 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x29c>
    startWrite();
 8003b78:	4650      	mov	r0, sl
 8003b7a:	4798      	blx	r3
    endWrite();
 8003b7c:	f8da c000 	ldr.w	ip, [sl]
 8003b80:	e6cb      	b.n	800391a <_ZN12Adafruit_GFX8drawCharEsshtthh+0x82>
          if (size_x == 1 && size_y == 1)
 8003b82:	f1b9 0f01 	cmp.w	r9, #1
 8003b86:	d1d1      	bne.n	8003b2c <_ZN12Adafruit_GFX8drawCharEsshtthh+0x294>
            writePixel(x + i, y + j, color);
 8003b88:	f8d3 8018 	ldr.w	r8, [r3, #24]
 8003b8c:	480a      	ldr	r0, [pc, #40]	@ (8003bb8 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x320>)
 8003b8e:	f9bd 102c 	ldrsh.w	r1, [sp, #44]	@ 0x2c
 8003b92:	4580      	cmp	r8, r0
 8003b94:	445a      	add	r2, fp
  drawPixel(x, y, color);
 8003b96:	bf08      	it	eq
 8003b98:	f8d3 8010 	ldreq.w	r8, [r3, #16]
            writePixel(x + i, y + j, color);
 8003b9c:	9b03      	ldr	r3, [sp, #12]
 8003b9e:	b212      	sxth	r2, r2
 8003ba0:	4638      	mov	r0, r7
 8003ba2:	47c0      	blx	r8
        writeFastVLine(x + 5, y, 8, bg);
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	e7d0      	b.n	8003b4a <_ZN12Adafruit_GFX8drawCharEsshtthh+0x2b2>
 8003ba8:	080032b1 	.word	0x080032b1
 8003bac:	08003711 	.word	0x08003711
 8003bb0:	08003459 	.word	0x08003459
 8003bb4:	080032c5 	.word	0x080032c5
 8003bb8:	080032b5 	.word	0x080032b5
 8003bbc:	08013934 	.word	0x08013934
    for (int8_t i = 0; i < 5; i++) { // Char bitmap = 5 columns
 8003bc0:	e9dd 810c 	ldrd	r8, r1, [sp, #48]	@ 0x30
 8003bc4:	f8dd c02c 	ldr.w	ip, [sp, #44]	@ 0x2c
 8003bc8:	4652      	mov	r2, sl
 8003bca:	4490      	add	r8, r2
 8003bcc:	46ba      	mov	sl, r7
 8003bce:	f10c 0c01 	add.w	ip, ip, #1
 8003bd2:	4617      	mov	r7, r2
 8003bd4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003bd6:	fa1f fc8c 	uxth.w	ip, ip
 8003bda:	4562      	cmp	r2, ip
 8003bdc:	fa1f f888 	uxth.w	r8, r8
 8003be0:	d18c      	bne.n	8003afc <_ZN12Adafruit_GFX8drawCharEsshtthh+0x264>
    if (bg != color) { // If opaque, draw vertical line for last column
 8003be2:	4618      	mov	r0, r3
 8003be4:	e9dd 3803 	ldrd	r3, r8, [sp, #12]
 8003be8:	4543      	cmp	r3, r8
 8003bea:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 8003bec:	d013      	beq.n	8003c16 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x37e>
      if (size_x == 1 && size_y == 1)
 8003bee:	9b05      	ldr	r3, [sp, #20]
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d032      	beq.n	8003c5a <_ZN12Adafruit_GFX8drawCharEsshtthh+0x3c2>
        writeFillRect(x + 5 * size_x, y, size_x, 8 * size_y, bg);
 8003bf4:	9b07      	ldr	r3, [sp, #28]
 8003bf6:	f8cd 8004 	str.w	r8, [sp, #4]
 8003bfa:	00db      	lsls	r3, r3, #3
 8003bfc:	9300      	str	r3, [sp, #0]
 8003bfe:	69c5      	ldr	r5, [r0, #28]
 8003c00:	9805      	ldr	r0, [sp, #20]
 8003c02:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8003c04:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8003c08:	18e1      	adds	r1, r4, r3
 8003c0a:	b209      	sxth	r1, r1
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	4650      	mov	r0, sl
 8003c10:	47a8      	blx	r5
    endWrite();
 8003c12:	f8da 0000 	ldr.w	r0, [sl]
 8003c16:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8003c18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	f43f af2f 	beq.w	8003a7e <_ZN12Adafruit_GFX8drawCharEsshtthh+0x1e6>
    endWrite();
 8003c20:	4650      	mov	r0, sl
}
 8003c22:	b017      	add	sp, #92	@ 0x5c
 8003c24:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    endWrite();
 8003c28:	4718      	bx	r3
          if (size_x == 1 && size_y == 1)
 8003c2a:	f1b9 0f01 	cmp.w	r9, #1
 8003c2e:	d19e      	bne.n	8003b6e <_ZN12Adafruit_GFX8drawCharEsshtthh+0x2d6>
            writePixel(x + i, y + j, bg);
 8003c30:	f8d3 8018 	ldr.w	r8, [r3, #24]
 8003c34:	4814      	ldr	r0, [pc, #80]	@ (8003c88 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x3f0>)
 8003c36:	f9bd 102c 	ldrsh.w	r1, [sp, #44]	@ 0x2c
 8003c3a:	4580      	cmp	r8, r0
 8003c3c:	445a      	add	r2, fp
  drawPixel(x, y, color);
 8003c3e:	bf08      	it	eq
 8003c40:	f8d3 8010 	ldreq.w	r8, [r3, #16]
            writePixel(x + i, y + j, bg);
 8003c44:	9b04      	ldr	r3, [sp, #16]
 8003c46:	b212      	sxth	r2, r2
 8003c48:	4638      	mov	r0, r7
 8003c4a:	47c0      	blx	r8
        writeFastVLine(x + 5, y, 8, bg);
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	e77c      	b.n	8003b4a <_ZN12Adafruit_GFX8drawCharEsshtthh+0x2b2>
    if (!_cp437 && (c >= 176))
 8003c50:	2daf      	cmp	r5, #175	@ 0xaf
      c++; // Handle 'classic' charset behavior
 8003c52:	bf84      	itt	hi
 8003c54:	3501      	addhi	r5, #1
 8003c56:	b2ed      	uxtbhi	r5, r5
 8003c58:	e733      	b.n	8003ac2 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x22a>
      if (size_x == 1 && size_y == 1)
 8003c5a:	9b07      	ldr	r3, [sp, #28]
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d1c9      	bne.n	8003bf4 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x35c>
        writeFastVLine(x + 5, y, 8, bg);
 8003c60:	6a04      	ldr	r4, [r0, #32]
  drawFastVLine(x, y, h, color);
 8003c62:	f8cd 8000 	str.w	r8, [sp]
        writeFastVLine(x + 5, y, 8, bg);
 8003c66:	b211      	sxth	r1, r2
 8003c68:	4a08      	ldr	r2, [pc, #32]	@ (8003c8c <_ZN12Adafruit_GFX8drawCharEsshtthh+0x3f4>)
 8003c6a:	4294      	cmp	r4, r2
  drawFastVLine(x, y, h, color);
 8003c6c:	bf08      	it	eq
 8003c6e:	6b84      	ldreq	r4, [r0, #56]	@ 0x38
        writeFastVLine(x + 5, y, 8, bg);
 8003c70:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8003c72:	4650      	mov	r0, sl
 8003c74:	2308      	movs	r3, #8
 8003c76:	47a0      	blx	r4
    endWrite();
 8003c78:	f8da 0000 	ldr.w	r0, [sl]
 8003c7c:	e7cb      	b.n	8003c16 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x37e>
    startWrite();
 8003c7e:	4650      	mov	r0, sl
 8003c80:	4790      	blx	r2
            writePixel(x + i, y + j, color);
 8003c82:	f8da 0000 	ldr.w	r0, [sl]
 8003c86:	e724      	b.n	8003ad2 <_ZN12Adafruit_GFX8drawCharEsshtthh+0x23a>
 8003c88:	080032b5 	.word	0x080032b5
 8003c8c:	080032c5 	.word	0x080032c5

08003c90 <_ZN12Adafruit_GFX5writeEh>:
size_t Adafruit_GFX::write(uint8_t c) {
 8003c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c92:	4604      	mov	r4, r0
  if (!gfxFont) { // 'Classic' built-in font
 8003c94:	6a00      	ldr	r0, [r0, #32]
size_t Adafruit_GFX::write(uint8_t c) {
 8003c96:	b085      	sub	sp, #20
 8003c98:	460b      	mov	r3, r1
  if (!gfxFont) { // 'Classic' built-in font
 8003c9a:	2800      	cmp	r0, #0
 8003c9c:	d047      	beq.n	8003d2e <_ZN12Adafruit_GFX5writeEh+0x9e>
    if (c == '\n') {
 8003c9e:	290a      	cmp	r1, #10
 8003ca0:	d03a      	beq.n	8003d18 <_ZN12Adafruit_GFX5writeEh+0x88>
    } else if (c != '\r') {
 8003ca2:	290d      	cmp	r1, #13
 8003ca4:	d040      	beq.n	8003d28 <_ZN12Adafruit_GFX5writeEh+0x98>
      uint8_t first = pgm_read_byte(&gfxFont->first);
 8003ca6:	7a02      	ldrb	r2, [r0, #8]
      if ((c >= first) && (c <= (uint8_t)pgm_read_byte(&gfxFont->last))) {
 8003ca8:	4291      	cmp	r1, r2
 8003caa:	d33d      	bcc.n	8003d28 <_ZN12Adafruit_GFX5writeEh+0x98>
 8003cac:	7a81      	ldrb	r1, [r0, #10]
 8003cae:	4299      	cmp	r1, r3
 8003cb0:	d33a      	bcc.n	8003d28 <_ZN12Adafruit_GFX5writeEh+0x98>
  return gfxFont->glyph + c;
 8003cb2:	6845      	ldr	r5, [r0, #4]
        GFXglyph *glyph = pgm_read_glyph_ptr(gfxFont, c - first);
 8003cb4:	1a9a      	subs	r2, r3, r2
  return gfxFont->glyph + c;
 8003cb6:	b2d2      	uxtb	r2, r2
 8003cb8:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
        uint8_t w = pgm_read_byte(&glyph->width),
 8003cbc:	78ae      	ldrb	r6, [r5, #2]
        if ((w > 0) && (h > 0)) { // Is there an associated bitmap?
 8003cbe:	b326      	cbz	r6, 8003d0a <_ZN12Adafruit_GFX5writeEh+0x7a>
 8003cc0:	78ea      	ldrb	r2, [r5, #3]
 8003cc2:	b312      	cbz	r2, 8003d0a <_ZN12Adafruit_GFX5writeEh+0x7a>
          if (wrap && ((cursor_x + textsize_x * (xo + w)) > _width)) {
 8003cc4:	7ee7      	ldrb	r7, [r4, #27]
      if (wrap && ((cursor_x + textsize_x * 6) > _width)) { // Off right?
 8003cc6:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8003cca:	f894 c018 	ldrb.w	ip, [r4, #24]
      cursor_y += textsize_y * 8; // advance y one line
 8003cce:	f9b4 2012 	ldrsh.w	r2, [r4, #18]
 8003cd2:	f894 e019 	ldrb.w	lr, [r4, #25]
          if (wrap && ((cursor_x + textsize_x * (xo + w)) > _width)) {
 8003cd6:	b17f      	cbz	r7, 8003cf8 <_ZN12Adafruit_GFX5writeEh+0x68>
 8003cd8:	f995 7005 	ldrsb.w	r7, [r5, #5]
 8003cdc:	443e      	add	r6, r7
 8003cde:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8003ce2:	fb0c 1606 	mla	r6, ip, r6, r1
 8003ce6:	42be      	cmp	r6, r7
 8003ce8:	dd06      	ble.n	8003cf8 <_ZN12Adafruit_GFX5writeEh+0x68>
            cursor_x = 0;
 8003cea:	2100      	movs	r1, #0
 8003cec:	8221      	strh	r1, [r4, #16]
                        (uint8_t)pgm_read_byte(&gfxFont->yAdvance);
 8003cee:	7b00      	ldrb	r0, [r0, #12]
            cursor_y += (int16_t)textsize_y *
 8003cf0:	fb00 200e 	mla	r0, r0, lr, r2
 8003cf4:	b202      	sxth	r2, r0
 8003cf6:	8262      	strh	r2, [r4, #18]
          drawChar(cursor_x, cursor_y, c, textcolor, textbgcolor, textsize_x,
 8003cf8:	e9cd ce02 	strd	ip, lr, [sp, #8]
 8003cfc:	8ae0      	ldrh	r0, [r4, #22]
 8003cfe:	9001      	str	r0, [sp, #4]
 8003d00:	8aa0      	ldrh	r0, [r4, #20]
 8003d02:	9000      	str	r0, [sp, #0]
 8003d04:	4620      	mov	r0, r4
 8003d06:	f7ff fdc7 	bl	8003898 <_ZN12Adafruit_GFX8drawCharEsshtthh>
            (uint8_t)pgm_read_byte(&glyph->xAdvance) * (int16_t)textsize_x;
 8003d0a:	7929      	ldrb	r1, [r5, #4]
        cursor_x +=
 8003d0c:	8a23      	ldrh	r3, [r4, #16]
            (uint8_t)pgm_read_byte(&glyph->xAdvance) * (int16_t)textsize_x;
 8003d0e:	7e22      	ldrb	r2, [r4, #24]
        cursor_x +=
 8003d10:	fb01 3302 	mla	r3, r1, r2, r3
 8003d14:	8223      	strh	r3, [r4, #16]
 8003d16:	e007      	b.n	8003d28 <_ZN12Adafruit_GFX5writeEh+0x98>
      cursor_x = 0;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	8223      	strh	r3, [r4, #16]
          (int16_t)textsize_y * (uint8_t)pgm_read_byte(&gfxFont->yAdvance);
 8003d1c:	7b02      	ldrb	r2, [r0, #12]
      cursor_y +=
 8003d1e:	8a63      	ldrh	r3, [r4, #18]
          (int16_t)textsize_y * (uint8_t)pgm_read_byte(&gfxFont->yAdvance);
 8003d20:	7e61      	ldrb	r1, [r4, #25]
      cursor_y +=
 8003d22:	fb01 3302 	mla	r3, r1, r2, r3
 8003d26:	8263      	strh	r3, [r4, #18]
}
 8003d28:	2001      	movs	r0, #1
 8003d2a:	b005      	add	sp, #20
 8003d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (c == '\n') {              // Newline?
 8003d2e:	290a      	cmp	r1, #10
 8003d30:	d02a      	beq.n	8003d88 <_ZN12Adafruit_GFX5writeEh+0xf8>
    } else if (c != '\r') {       // Ignore carriage returns
 8003d32:	290d      	cmp	r1, #13
 8003d34:	d0f8      	beq.n	8003d28 <_ZN12Adafruit_GFX5writeEh+0x98>
      if (wrap && ((cursor_x + textsize_x * 6) > _width)) { // Off right?
 8003d36:	7ee7      	ldrb	r7, [r4, #27]
 8003d38:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8003d3c:	7e25      	ldrb	r5, [r4, #24]
      cursor_y += textsize_y * 8; // advance y one line
 8003d3e:	f9b4 2012 	ldrsh.w	r2, [r4, #18]
 8003d42:	7e66      	ldrb	r6, [r4, #25]
      if (wrap && ((cursor_x + textsize_x * 6) > _width)) { // Off right?
 8003d44:	b16f      	cbz	r7, 8003d62 <_ZN12Adafruit_GFX5writeEh+0xd2>
 8003d46:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8003d4a:	f04f 0c06 	mov.w	ip, #6
 8003d4e:	fb1c 1c05 	smlabb	ip, ip, r5, r1
 8003d52:	45bc      	cmp	ip, r7
 8003d54:	dd05      	ble.n	8003d62 <_ZN12Adafruit_GFX5writeEh+0xd2>
        cursor_y += textsize_y * 8; // advance y one line
 8003d56:	eb02 02c6 	add.w	r2, r2, r6, lsl #3
 8003d5a:	b212      	sxth	r2, r2
        cursor_x = 0;                                       // Reset x to zero,
 8003d5c:	8220      	strh	r0, [r4, #16]
        cursor_y += textsize_y * 8; // advance y one line
 8003d5e:	8262      	strh	r2, [r4, #18]
 8003d60:	4601      	mov	r1, r0
      drawChar(cursor_x, cursor_y, c, textcolor, textbgcolor, textsize_x,
 8003d62:	e9cd 5602 	strd	r5, r6, [sp, #8]
 8003d66:	8ae0      	ldrh	r0, [r4, #22]
 8003d68:	9001      	str	r0, [sp, #4]
 8003d6a:	8aa0      	ldrh	r0, [r4, #20]
 8003d6c:	9000      	str	r0, [sp, #0]
 8003d6e:	4620      	mov	r0, r4
 8003d70:	f7ff fd92 	bl	8003898 <_ZN12Adafruit_GFX8drawCharEsshtthh>
      cursor_x += textsize_x * 6; // Advance x one char
 8003d74:	7e23      	ldrb	r3, [r4, #24]
 8003d76:	8a22      	ldrh	r2, [r4, #16]
 8003d78:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003d7c:	eb02 0343 	add.w	r3, r2, r3, lsl #1
}
 8003d80:	2001      	movs	r0, #1
      cursor_x += textsize_x * 6; // Advance x one char
 8003d82:	8223      	strh	r3, [r4, #16]
}
 8003d84:	b005      	add	sp, #20
 8003d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
      cursor_y += textsize_y * 8; // advance y one line
 8003d88:	8a63      	ldrh	r3, [r4, #18]
 8003d8a:	7e62      	ldrb	r2, [r4, #25]
      cursor_x = 0;               // Reset x to zero,
 8003d8c:	8220      	strh	r0, [r4, #16]
      cursor_y += textsize_y * 8; // advance y one line
 8003d8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
}
 8003d92:	2001      	movs	r0, #1
      cursor_y += textsize_y * 8; // advance y one line
 8003d94:	8263      	strh	r3, [r4, #18]
}
 8003d96:	b005      	add	sp, #20
 8003d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d9a:	bf00      	nop

08003d9c <_ZN12Adafruit_GFX11setTextSizeEh>:
void Adafruit_GFX::setTextSize(uint8_t s) { setTextSize(s, s); }
 8003d9c:	2901      	cmp	r1, #1
 8003d9e:	bf38      	it	cc
 8003da0:	2101      	movcc	r1, #1
  textsize_x = (s_x > 0) ? s_x : 1;
 8003da2:	f04f 0300 	mov.w	r3, #0
 8003da6:	f361 0307 	bfi	r3, r1, #0, #8
 8003daa:	f361 230f 	bfi	r3, r1, #8, #8
 8003dae:	8303      	strh	r3, [r0, #24]
void Adafruit_GFX::setTextSize(uint8_t s) { setTextSize(s, s); }
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop

08003db4 <_ZN15Adafruit_SPITFT10startWriteEv>:
#else  // !HAS_PORT_SET_CLR
    *csPort &= csPinMaskClr;
#endif // end !HAS_PORT_SET_CLR
#else  // !USE_FAST_PINIO
//    digitalWrite(_cs, LOW);
    callback(SpiCmd::cs_low, 0, 0);
 8003db4:	2200      	movs	r2, #0
 8003db6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003db8:	4611      	mov	r1, r2
 8003dba:	2002      	movs	r0, #2
 8003dbc:	4718      	bx	r3
 8003dbe:	bf00      	nop

08003dc0 <_ZN15Adafruit_SPITFT8endWriteEv>:
    callback(SpiCmd::cs_high, 0, 0);
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003dc4:	4611      	mov	r1, r2
 8003dc6:	2003      	movs	r0, #3
 8003dc8:	4718      	bx	r3
 8003dca:	bf00      	nop

08003dcc <_ZN15Adafruit_SPITFT10writePixelEsst>:
    @param  x      Horizontal position (0 = left).
    @param  y      Vertical position   (0 = top).
    @param  color  16-bit pixel color in '565' RGB format.
*/
void Adafruit_SPITFT::writePixel(int16_t x, int16_t y, uint16_t color) {
  if ((x >= 0) && (x < _width) && (y >= 0) && (y < _height)) {
 8003dcc:	2900      	cmp	r1, #0
 8003dce:	db1e      	blt.n	8003e0e <_ZN15Adafruit_SPITFT10writePixelEsst+0x42>
void Adafruit_SPITFT::writePixel(int16_t x, int16_t y, uint16_t color) {
 8003dd0:	b570      	push	{r4, r5, r6, lr}
 8003dd2:	461c      	mov	r4, r3
  if ((x >= 0) && (x < _width) && (y >= 0) && (y < _height)) {
 8003dd4:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
 8003dd8:	428b      	cmp	r3, r1
void Adafruit_SPITFT::writePixel(int16_t x, int16_t y, uint16_t color) {
 8003dda:	b084      	sub	sp, #16
 8003ddc:	4605      	mov	r5, r0
  if ((x >= 0) && (x < _width) && (y >= 0) && (y < _height)) {
 8003dde:	dd14      	ble.n	8003e0a <_ZN15Adafruit_SPITFT10writePixelEsst+0x3e>
 8003de0:	2a00      	cmp	r2, #0
 8003de2:	db12      	blt.n	8003e0a <_ZN15Adafruit_SPITFT10writePixelEsst+0x3e>
 8003de4:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
 8003de8:	4293      	cmp	r3, r2
 8003dea:	dd0e      	ble.n	8003e0a <_ZN15Adafruit_SPITFT10writePixelEsst+0x3e>
    setAddrWindow(x, y, 1, 1);
 8003dec:	6806      	ldr	r6, [r0, #0]
 8003dee:	2301      	movs	r3, #1
 8003df0:	9300      	str	r3, [sp, #0]
 8003df2:	b292      	uxth	r2, r2
 8003df4:	b289      	uxth	r1, r1
 8003df6:	6d76      	ldr	r6, [r6, #84]	@ 0x54
 8003df8:	47b0      	blx	r6
#endif
    TFT_WR_STROBE();
  }
#endif
  uint8_t data[2];
  data[0] = w >> 8;
 8003dfa:	ba63      	rev16	r3, r4
 8003dfc:	f8ad 300c 	strh.w	r3, [sp, #12]
  data[1] = w;
  callback(SpiCmd::transmit, data, 2);
 8003e00:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8003e02:	2202      	movs	r2, #2
 8003e04:	a903      	add	r1, sp, #12
 8003e06:	2006      	movs	r0, #6
 8003e08:	47a0      	blx	r4
}
 8003e0a:	b004      	add	sp, #16
 8003e0c:	bd70      	pop	{r4, r5, r6, pc}
 8003e0e:	4770      	bx	lr

08003e10 <_ZN15Adafruit_SPITFT13invertDisplayEb>:
void Adafruit_SPITFT::invertDisplay(bool i) {
 8003e10:	b530      	push	{r4, r5, lr}
  startWrite();
 8003e12:	6803      	ldr	r3, [r0, #0]
 8003e14:	4a1b      	ldr	r2, [pc, #108]	@ (8003e84 <_ZN15Adafruit_SPITFT13invertDisplayEb+0x74>)
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	4293      	cmp	r3, r2
void Adafruit_SPITFT::invertDisplay(bool i) {
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	4604      	mov	r4, r0
 8003e1e:	460d      	mov	r5, r1
 8003e20:	d129      	bne.n	8003e76 <_ZN15Adafruit_SPITFT13invertDisplayEb+0x66>
    callback(SpiCmd::cs_low, 0, 0);
 8003e22:	2200      	movs	r2, #0
 8003e24:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003e26:	4611      	mov	r1, r2
 8003e28:	2002      	movs	r0, #2
 8003e2a:	4798      	blx	r3
  writeCommand(i ? invertOnCommand : invertOffCommand);
 8003e2c:	b305      	cbz	r5, 8003e70 <_ZN15Adafruit_SPITFT13invertDisplayEb+0x60>
 8003e2e:	f894 5028 	ldrb.w	r5, [r4, #40]	@ 0x28
#else  // !HAS_PORT_SET_CLR
    *dcPort &= dcPinMaskClr;
#endif // end !HAS_PORT_SET_CLR
#else  // !USE_FAST_PINIO
//    digitalWrite(_dc, LOW);
    callback(SpiCmd::dc_low, 0, 0);
 8003e32:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003e34:	2200      	movs	r2, #0
 8003e36:	4611      	mov	r1, r2
 8003e38:	2004      	movs	r0, #4
 8003e3a:	4798      	blx	r3
  callback(SpiCmd::transmit, &b, 1);
 8003e3c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003e3e:	f88d 5007 	strb.w	r5, [sp, #7]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f10d 0107 	add.w	r1, sp, #7
 8003e48:	2006      	movs	r0, #6
 8003e4a:	4798      	blx	r3
    callback(SpiCmd::dc_high, 0, 0);
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003e50:	4611      	mov	r1, r2
 8003e52:	2005      	movs	r0, #5
 8003e54:	4798      	blx	r3
  endWrite();
 8003e56:	6823      	ldr	r3, [r4, #0]
 8003e58:	4a0b      	ldr	r2, [pc, #44]	@ (8003e88 <_ZN15Adafruit_SPITFT13invertDisplayEb+0x78>)
 8003e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d10c      	bne.n	8003e7a <_ZN15Adafruit_SPITFT13invertDisplayEb+0x6a>
    callback(SpiCmd::cs_high, 0, 0);
 8003e60:	2200      	movs	r2, #0
 8003e62:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003e64:	4611      	mov	r1, r2
 8003e66:	2003      	movs	r0, #3
}
 8003e68:	b003      	add	sp, #12
 8003e6a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003e6e:	4718      	bx	r3
  writeCommand(i ? invertOnCommand : invertOffCommand);
 8003e70:	f894 5029 	ldrb.w	r5, [r4, #41]	@ 0x29
 8003e74:	e7dd      	b.n	8003e32 <_ZN15Adafruit_SPITFT13invertDisplayEb+0x22>
  startWrite();
 8003e76:	4798      	blx	r3
 8003e78:	e7d8      	b.n	8003e2c <_ZN15Adafruit_SPITFT13invertDisplayEb+0x1c>
  endWrite();
 8003e7a:	4620      	mov	r0, r4
}
 8003e7c:	b003      	add	sp, #12
 8003e7e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  endWrite();
 8003e82:	4718      	bx	r3
 8003e84:	08003db5 	.word	0x08003db5
 8003e88:	08003dc1 	.word	0x08003dc1

08003e8c <_ZN15Adafruit_SPITFT14writeFastVLineEssst>:
                                            uint16_t color) {
 8003e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e90:	b084      	sub	sp, #16
  if ((x >= 0) && (x < _width) && h) { // X on screen, nonzero height
 8003e92:	2900      	cmp	r1, #0
                                            uint16_t color) {
 8003e94:	f8bd 5028 	ldrh.w	r5, [sp, #40]	@ 0x28
  if ((x >= 0) && (x < _width) && h) { // X on screen, nonzero height
 8003e98:	db32      	blt.n	8003f00 <_ZN15Adafruit_SPITFT14writeFastVLineEssst+0x74>
 8003e9a:	4606      	mov	r6, r0
 8003e9c:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8003ea0:	4288      	cmp	r0, r1
 8003ea2:	dd2d      	ble.n	8003f00 <_ZN15Adafruit_SPITFT14writeFastVLineEssst+0x74>
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d02b      	beq.n	8003f00 <_ZN15Adafruit_SPITFT14writeFastVLineEssst+0x74>
    if (h < 0) {                       // If negative height...
 8003ea8:	da05      	bge.n	8003eb6 <_ZN15Adafruit_SPITFT14writeFastVLineEssst+0x2a>
      y += h + 1;                      //   Move Y to top edge
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	3201      	adds	r2, #1
 8003eae:	441a      	add	r2, r3
      h = -h;                          //   Use positive height
 8003eb0:	425b      	negs	r3, r3
      y += h + 1;                      //   Move Y to top edge
 8003eb2:	b212      	sxth	r2, r2
      h = -h;                          //   Use positive height
 8003eb4:	b21b      	sxth	r3, r3
    if (y < _height) { // Not off bottom
 8003eb6:	f9b6 000e 	ldrsh.w	r0, [r6, #14]
 8003eba:	4290      	cmp	r0, r2
 8003ebc:	dd20      	ble.n	8003f00 <_ZN15Adafruit_SPITFT14writeFastVLineEssst+0x74>
      int16_t y2 = y + h - 1;
 8003ebe:	fa1f fc82 	uxth.w	ip, r2
 8003ec2:	fa1f fe83 	uxth.w	lr, r3
 8003ec6:	eb0c 070e 	add.w	r7, ip, lr
 8003eca:	b2bf      	uxth	r7, r7
 8003ecc:	1e7c      	subs	r4, r7, #1
 8003ece:	b224      	sxth	r4, r4
      if (y2 >= 0) { // Not off top
 8003ed0:	2c00      	cmp	r4, #0
 8003ed2:	db15      	blt.n	8003f00 <_ZN15Adafruit_SPITFT14writeFastVLineEssst+0x74>
        if (y < 0) {
 8003ed4:	2a00      	cmp	r2, #0
 8003ed6:	da03      	bge.n	8003ee0 <_ZN15Adafruit_SPITFT14writeFastVLineEssst+0x54>
          h = y2 + 1;
 8003ed8:	b23b      	sxth	r3, r7
 8003eda:	46be      	mov	lr, r7
 8003edc:	f04f 0c00 	mov.w	ip, #0
  setAddrWindow(x, y, w, h);
 8003ee0:	6832      	ldr	r2, [r6, #0]
        if (y2 >= _height) {
 8003ee2:	42a0      	cmp	r0, r4
  setAddrWindow(x, y, w, h);
 8003ee4:	f8d2 8054 	ldr.w	r8, [r2, #84]	@ 0x54
 8003ee8:	b289      	uxth	r1, r1
        if (y2 >= _height) {
 8003eea:	dc0c      	bgt.n	8003f06 <_ZN15Adafruit_SPITFT14writeFastVLineEssst+0x7a>
          h = _height - y;
 8003eec:	eba0 000c 	sub.w	r0, r0, ip
 8003ef0:	b287      	uxth	r7, r0
  setAddrWindow(x, y, w, h);
 8003ef2:	9700      	str	r7, [sp, #0]
 8003ef4:	4662      	mov	r2, ip
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	4630      	mov	r0, r6
 8003efa:	47c0      	blx	r8
  writeColor(color, (uint32_t)w * h);
 8003efc:	b23c      	sxth	r4, r7
  if (!len)
 8003efe:	b94f      	cbnz	r7, 8003f14 <_ZN15Adafruit_SPITFT14writeFastVLineEssst+0x88>
}
 8003f00:	b004      	add	sp, #16
 8003f02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  writeColor(color, (uint32_t)w * h);
 8003f06:	461c      	mov	r4, r3
  setAddrWindow(x, y, w, h);
 8003f08:	f8cd e000 	str.w	lr, [sp]
 8003f0c:	4662      	mov	r2, ip
 8003f0e:	2301      	movs	r3, #1
 8003f10:	4630      	mov	r0, r6
 8003f12:	47c0      	blx	r8
    while (len--) {
 8003f14:	ba6d      	rev16	r5, r5
      callback(SpiCmd::transmit, data, 2);
 8003f16:	6b33      	ldr	r3, [r6, #48]	@ 0x30
      uint8_t data[2] = {hi, lo};
 8003f18:	f8ad 500c 	strh.w	r5, [sp, #12]
      callback(SpiCmd::transmit, data, 2);
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	a903      	add	r1, sp, #12
 8003f20:	2006      	movs	r0, #6
 8003f22:	4798      	blx	r3
    while (len--) {
 8003f24:	3c01      	subs	r4, #1
 8003f26:	d1f6      	bne.n	8003f16 <_ZN15Adafruit_SPITFT14writeFastVLineEssst+0x8a>
 8003f28:	e7ea      	b.n	8003f00 <_ZN15Adafruit_SPITFT14writeFastVLineEssst+0x74>
 8003f2a:	bf00      	nop

08003f2c <_ZN15Adafruit_SPITFT14writeFastHLineEssst>:
                                            uint16_t color) {
 8003f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f30:	b084      	sub	sp, #16
  if ((y >= 0) && (y < _height) && w) { // Y on screen, nonzero width
 8003f32:	2a00      	cmp	r2, #0
                                            uint16_t color) {
 8003f34:	f8bd 5028 	ldrh.w	r5, [sp, #40]	@ 0x28
  if ((y >= 0) && (y < _height) && w) { // Y on screen, nonzero width
 8003f38:	db36      	blt.n	8003fa8 <_ZN15Adafruit_SPITFT14writeFastHLineEssst+0x7c>
 8003f3a:	461c      	mov	r4, r3
 8003f3c:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
 8003f40:	4293      	cmp	r3, r2
 8003f42:	4606      	mov	r6, r0
 8003f44:	dd30      	ble.n	8003fa8 <_ZN15Adafruit_SPITFT14writeFastHLineEssst+0x7c>
 8003f46:	2c00      	cmp	r4, #0
 8003f48:	d02e      	beq.n	8003fa8 <_ZN15Adafruit_SPITFT14writeFastHLineEssst+0x7c>
    if (w < 0) {                        // If negative width...
 8003f4a:	da05      	bge.n	8003f58 <_ZN15Adafruit_SPITFT14writeFastHLineEssst+0x2c>
      x += w + 1;                       //   Move X to left edge
 8003f4c:	b2a4      	uxth	r4, r4
 8003f4e:	3101      	adds	r1, #1
 8003f50:	4421      	add	r1, r4
      w = -w;                           //   Use positive width
 8003f52:	4264      	negs	r4, r4
      x += w + 1;                       //   Move X to left edge
 8003f54:	b209      	sxth	r1, r1
      w = -w;                           //   Use positive width
 8003f56:	b224      	sxth	r4, r4
    if (x < _width) { // Not off right
 8003f58:	f9b6 000c 	ldrsh.w	r0, [r6, #12]
 8003f5c:	4288      	cmp	r0, r1
 8003f5e:	dd23      	ble.n	8003fa8 <_ZN15Adafruit_SPITFT14writeFastHLineEssst+0x7c>
      int16_t x2 = x + w - 1;
 8003f60:	fa1f fc81 	uxth.w	ip, r1
 8003f64:	b2a3      	uxth	r3, r4
 8003f66:	eb0c 0e03 	add.w	lr, ip, r3
 8003f6a:	fa1f fe8e 	uxth.w	lr, lr
 8003f6e:	f10e 37ff 	add.w	r7, lr, #4294967295
 8003f72:	b23f      	sxth	r7, r7
      if (x2 >= 0) { // Not off left
 8003f74:	2f00      	cmp	r7, #0
 8003f76:	db17      	blt.n	8003fa8 <_ZN15Adafruit_SPITFT14writeFastHLineEssst+0x7c>
        if (x < 0) {
 8003f78:	2900      	cmp	r1, #0
 8003f7a:	da04      	bge.n	8003f86 <_ZN15Adafruit_SPITFT14writeFastHLineEssst+0x5a>
          w = x2 + 1;
 8003f7c:	fa0f f48e 	sxth.w	r4, lr
 8003f80:	4673      	mov	r3, lr
 8003f82:	f04f 0c00 	mov.w	ip, #0
  setAddrWindow(x, y, w, h);
 8003f86:	6831      	ldr	r1, [r6, #0]
        if (x2 >= _width) {
 8003f88:	42b8      	cmp	r0, r7
  setAddrWindow(x, y, w, h);
 8003f8a:	f8d1 8054 	ldr.w	r8, [r1, #84]	@ 0x54
 8003f8e:	b292      	uxth	r2, r2
        if (x2 >= _width) {
 8003f90:	dc0d      	bgt.n	8003fae <_ZN15Adafruit_SPITFT14writeFastHLineEssst+0x82>
          w = _width - x;
 8003f92:	eba0 000c 	sub.w	r0, r0, ip
 8003f96:	b287      	uxth	r7, r0
  setAddrWindow(x, y, w, h);
 8003f98:	2301      	movs	r3, #1
 8003f9a:	9300      	str	r3, [sp, #0]
 8003f9c:	4661      	mov	r1, ip
 8003f9e:	463b      	mov	r3, r7
 8003fa0:	4630      	mov	r0, r6
 8003fa2:	47c0      	blx	r8
  writeColor(color, (uint32_t)w * h);
 8003fa4:	b23c      	sxth	r4, r7
  if (!len)
 8003fa6:	b93f      	cbnz	r7, 8003fb8 <_ZN15Adafruit_SPITFT14writeFastHLineEssst+0x8c>
}
 8003fa8:	b004      	add	sp, #16
 8003faa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  setAddrWindow(x, y, w, h);
 8003fae:	2001      	movs	r0, #1
 8003fb0:	9000      	str	r0, [sp, #0]
 8003fb2:	4661      	mov	r1, ip
 8003fb4:	4630      	mov	r0, r6
 8003fb6:	47c0      	blx	r8
    while (len--) {
 8003fb8:	ba6d      	rev16	r5, r5
      callback(SpiCmd::transmit, data, 2);
 8003fba:	6b33      	ldr	r3, [r6, #48]	@ 0x30
      uint8_t data[2] = {hi, lo};
 8003fbc:	f8ad 500c 	strh.w	r5, [sp, #12]
      callback(SpiCmd::transmit, data, 2);
 8003fc0:	2202      	movs	r2, #2
 8003fc2:	a903      	add	r1, sp, #12
 8003fc4:	2006      	movs	r0, #6
 8003fc6:	4798      	blx	r3
    while (len--) {
 8003fc8:	3c01      	subs	r4, #1
 8003fca:	d1f6      	bne.n	8003fba <_ZN15Adafruit_SPITFT14writeFastHLineEssst+0x8e>
 8003fcc:	e7ec      	b.n	8003fa8 <_ZN15Adafruit_SPITFT14writeFastHLineEssst+0x7c>
 8003fce:	bf00      	nop

08003fd0 <_ZN15Adafruit_SPITFT9drawPixelEsst>:
void Adafruit_SPITFT::drawPixel(int16_t x, int16_t y, uint16_t color) {
 8003fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if ((x >= 0) && (x < _width) && (y >= 0) && (y < _height)) {
 8003fd2:	1e0c      	subs	r4, r1, #0
void Adafruit_SPITFT::drawPixel(int16_t x, int16_t y, uint16_t color) {
 8003fd4:	b085      	sub	sp, #20
  if ((x >= 0) && (x < _width) && (y >= 0) && (y < _height)) {
 8003fd6:	db33      	blt.n	8004040 <_ZN15Adafruit_SPITFT9drawPixelEsst+0x70>
 8003fd8:	461f      	mov	r7, r3
 8003fda:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
 8003fde:	42a3      	cmp	r3, r4
 8003fe0:	4605      	mov	r5, r0
 8003fe2:	dd2d      	ble.n	8004040 <_ZN15Adafruit_SPITFT9drawPixelEsst+0x70>
 8003fe4:	2a00      	cmp	r2, #0
 8003fe6:	4616      	mov	r6, r2
 8003fe8:	db2a      	blt.n	8004040 <_ZN15Adafruit_SPITFT9drawPixelEsst+0x70>
 8003fea:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	dd26      	ble.n	8004040 <_ZN15Adafruit_SPITFT9drawPixelEsst+0x70>
    startWrite();
 8003ff2:	6803      	ldr	r3, [r0, #0]
 8003ff4:	4a17      	ldr	r2, [pc, #92]	@ (8004054 <_ZN15Adafruit_SPITFT9drawPixelEsst+0x84>)
 8003ff6:	695b      	ldr	r3, [r3, #20]
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d123      	bne.n	8004044 <_ZN15Adafruit_SPITFT9drawPixelEsst+0x74>
    callback(SpiCmd::cs_low, 0, 0);
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8004000:	4611      	mov	r1, r2
 8004002:	2002      	movs	r0, #2
 8004004:	4798      	blx	r3
    setAddrWindow(x, y, 1, 1);
 8004006:	6828      	ldr	r0, [r5, #0]
 8004008:	2301      	movs	r3, #1
 800400a:	9300      	str	r3, [sp, #0]
 800400c:	b2a1      	uxth	r1, r4
 800400e:	b2b2      	uxth	r2, r6
 8004010:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8004012:	4628      	mov	r0, r5
 8004014:	47a0      	blx	r4
  data[0] = w >> 8;
 8004016:	ba7b      	rev16	r3, r7
 8004018:	f8ad 300c 	strh.w	r3, [sp, #12]
  callback(SpiCmd::transmit, data, 2);
 800401c:	2202      	movs	r2, #2
 800401e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8004020:	a903      	add	r1, sp, #12
 8004022:	2006      	movs	r0, #6
 8004024:	47a0      	blx	r4
    endWrite();
 8004026:	682b      	ldr	r3, [r5, #0]
 8004028:	4a0b      	ldr	r2, [pc, #44]	@ (8004058 <_ZN15Adafruit_SPITFT9drawPixelEsst+0x88>)
 800402a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800402c:	4293      	cmp	r3, r2
 800402e:	d10b      	bne.n	8004048 <_ZN15Adafruit_SPITFT9drawPixelEsst+0x78>
    callback(SpiCmd::cs_high, 0, 0);
 8004030:	2200      	movs	r2, #0
 8004032:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004034:	4611      	mov	r1, r2
 8004036:	2003      	movs	r0, #3
}
 8004038:	b005      	add	sp, #20
 800403a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800403e:	4718      	bx	r3
 8004040:	b005      	add	sp, #20
 8004042:	bdf0      	pop	{r4, r5, r6, r7, pc}
    startWrite();
 8004044:	4798      	blx	r3
 8004046:	e7de      	b.n	8004006 <_ZN15Adafruit_SPITFT9drawPixelEsst+0x36>
    endWrite();
 8004048:	4628      	mov	r0, r5
}
 800404a:	b005      	add	sp, #20
 800404c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    endWrite();
 8004050:	4718      	bx	r3
 8004052:	bf00      	nop
 8004054:	08003db5 	.word	0x08003db5
 8004058:	08003dc1 	.word	0x08003dc1

0800405c <_ZN15Adafruit_SPITFT13writeFillRectEsssst>:
                                    uint16_t color) {
 800405c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004060:	b087      	sub	sp, #28
 8004062:	f9bd 6040 	ldrsh.w	r6, [sp, #64]	@ 0x40
 8004066:	f8bd 7044 	ldrh.w	r7, [sp, #68]	@ 0x44
  if (w && h) {   // Nonzero width and height?
 800406a:	2b00      	cmp	r3, #0
 800406c:	d06a      	beq.n	8004144 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0xe8>
 800406e:	2e00      	cmp	r6, #0
 8004070:	d068      	beq.n	8004144 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0xe8>
    if (w < 0) {  // If negative width...
 8004072:	2b00      	cmp	r3, #0
 8004074:	4605      	mov	r5, r0
 8004076:	461c      	mov	r4, r3
 8004078:	db67      	blt.n	800414a <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0xee>
    if (x < _width) { // Not off right
 800407a:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
 800407e:	4288      	cmp	r0, r1
 8004080:	dd60      	ble.n	8004144 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0xe8>
      if (h < 0) {    // If negative height...
 8004082:	2e00      	cmp	r6, #0
 8004084:	da05      	bge.n	8004092 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0x36>
        y += h + 1;   //   Move Y to top edge
 8004086:	b2b6      	uxth	r6, r6
 8004088:	3201      	adds	r2, #1
 800408a:	4432      	add	r2, r6
        h = -h;       //   Use positive height
 800408c:	4276      	negs	r6, r6
        y += h + 1;   //   Move Y to top edge
 800408e:	b212      	sxth	r2, r2
        h = -h;       //   Use positive height
 8004090:	b236      	sxth	r6, r6
      if (y < _height) { // Not off bottom
 8004092:	f9b5 c00e 	ldrsh.w	ip, [r5, #14]
 8004096:	4594      	cmp	ip, r2
 8004098:	dd54      	ble.n	8004144 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0xe8>
        int16_t x2 = x + w - 1;
 800409a:	b2a3      	uxth	r3, r4
 800409c:	fa1f fa81 	uxth.w	sl, r1
 80040a0:	eb0a 0803 	add.w	r8, sl, r3
 80040a4:	fa1f f888 	uxth.w	r8, r8
 80040a8:	f108 3eff 	add.w	lr, r8, #4294967295
 80040ac:	fa0f fe8e 	sxth.w	lr, lr
        if (x2 >= 0) { // Not off left
 80040b0:	f1be 0f00 	cmp.w	lr, #0
        int16_t x2 = x + w - 1;
 80040b4:	9302      	str	r3, [sp, #8]
        if (x2 >= 0) { // Not off left
 80040b6:	db45      	blt.n	8004144 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0xe8>
          int16_t y2 = y + h - 1;
 80040b8:	b2b3      	uxth	r3, r6
 80040ba:	fa1f fb82 	uxth.w	fp, r2
 80040be:	eb0b 0903 	add.w	r9, fp, r3
 80040c2:	9303      	str	r3, [sp, #12]
 80040c4:	fa1f f389 	uxth.w	r3, r9
 80040c8:	f103 39ff 	add.w	r9, r3, #4294967295
 80040cc:	fa0f f989 	sxth.w	r9, r9
          if (y2 >= 0) { // Not off top
 80040d0:	f1b9 0f00 	cmp.w	r9, #0
 80040d4:	db36      	blt.n	8004144 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0xe8>
            if (x < 0) {
 80040d6:	2900      	cmp	r1, #0
 80040d8:	da05      	bge.n	80040e6 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0x8a>
              w = x2 + 1;
 80040da:	fa0f f488 	sxth.w	r4, r8
 80040de:	f8cd 8008 	str.w	r8, [sp, #8]
 80040e2:	f04f 0a00 	mov.w	sl, #0
            if (y < 0) {
 80040e6:	2a00      	cmp	r2, #0
 80040e8:	da03      	bge.n	80040f2 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0x96>
              h = y2 + 1;
 80040ea:	b21e      	sxth	r6, r3
 80040ec:	9303      	str	r3, [sp, #12]
 80040ee:	f04f 0b00 	mov.w	fp, #0
            if (x2 >= _width) {
 80040f2:	4570      	cmp	r0, lr
 80040f4:	dc04      	bgt.n	8004100 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0xa4>
              w = _width - x;
 80040f6:	eba0 000a 	sub.w	r0, r0, sl
 80040fa:	b283      	uxth	r3, r0
 80040fc:	9302      	str	r3, [sp, #8]
 80040fe:	b204      	sxth	r4, r0
            if (y2 >= _height) {
 8004100:	45cc      	cmp	ip, r9
 8004102:	dc06      	bgt.n	8004112 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0xb6>
              h = _height - y;
 8004104:	ebac 0c0b 	sub.w	ip, ip, fp
 8004108:	fa1f f38c 	uxth.w	r3, ip
 800410c:	9303      	str	r3, [sp, #12]
 800410e:	fa0f f68c 	sxth.w	r6, ip
  setAddrWindow(x, y, w, h);
 8004112:	9b03      	ldr	r3, [sp, #12]
 8004114:	9300      	str	r3, [sp, #0]
 8004116:	6828      	ldr	r0, [r5, #0]
 8004118:	9b02      	ldr	r3, [sp, #8]
 800411a:	f8d0 8054 	ldr.w	r8, [r0, #84]	@ 0x54
 800411e:	465a      	mov	r2, fp
 8004120:	4651      	mov	r1, sl
 8004122:	4628      	mov	r0, r5
  writeColor(color, (uint32_t)w * h);
 8004124:	fb04 f606 	mul.w	r6, r4, r6
  setAddrWindow(x, y, w, h);
 8004128:	47c0      	blx	r8
  if (!len)
 800412a:	b15e      	cbz	r6, 8004144 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0xe8>
    while (len--) {
 800412c:	3e01      	subs	r6, #1
 800412e:	ba7f      	rev16	r7, r7
      callback(SpiCmd::transmit, data, 2);
 8004130:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
      uint8_t data[2] = {hi, lo};
 8004132:	f8ad 7014 	strh.w	r7, [sp, #20]
    while (len--) {
 8004136:	3e01      	subs	r6, #1
      callback(SpiCmd::transmit, data, 2);
 8004138:	2202      	movs	r2, #2
 800413a:	a905      	add	r1, sp, #20
 800413c:	2006      	movs	r0, #6
 800413e:	4798      	blx	r3
    while (len--) {
 8004140:	1c73      	adds	r3, r6, #1
 8004142:	d1f5      	bne.n	8004130 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0xd4>
}
 8004144:	b007      	add	sp, #28
 8004146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      x += w + 1; //   Move X to left edge
 800414a:	b29c      	uxth	r4, r3
 800414c:	3101      	adds	r1, #1
 800414e:	4421      	add	r1, r4
    if (x < _width) { // Not off right
 8004150:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
      x += w + 1; //   Move X to left edge
 8004154:	b209      	sxth	r1, r1
      w = -w;     //   Use positive width
 8004156:	4264      	negs	r4, r4
    if (x < _width) { // Not off right
 8004158:	4288      	cmp	r0, r1
      w = -w;     //   Use positive width
 800415a:	b224      	sxth	r4, r4
    if (x < _width) { // Not off right
 800415c:	ddf2      	ble.n	8004144 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0xe8>
 800415e:	e790      	b.n	8004082 <_ZN15Adafruit_SPITFT13writeFillRectEsssst+0x26>

08004160 <_ZN15Adafruit_SPITFT13drawFastVLineEssst>:
                                    uint16_t color) {
 8004160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004164:	b085      	sub	sp, #20
  if ((x >= 0) && (x < _width) && h) { // X on screen, nonzero height
 8004166:	1e0c      	subs	r4, r1, #0
                                    uint16_t color) {
 8004168:	f8bd 7030 	ldrh.w	r7, [sp, #48]	@ 0x30
  if ((x >= 0) && (x < _width) && h) { // X on screen, nonzero height
 800416c:	db55      	blt.n	800421a <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0xba>
 800416e:	461d      	mov	r5, r3
 8004170:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
 8004174:	42a3      	cmp	r3, r4
 8004176:	4606      	mov	r6, r0
 8004178:	dd4f      	ble.n	800421a <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0xba>
 800417a:	2d00      	cmp	r5, #0
 800417c:	d04d      	beq.n	800421a <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0xba>
    if (h < 0) {                       // If negative height...
 800417e:	da05      	bge.n	800418c <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0x2c>
      y += h + 1;                      //   Move Y to top edge
 8004180:	b2ab      	uxth	r3, r5
 8004182:	3201      	adds	r2, #1
 8004184:	441a      	add	r2, r3
      h = -h;                          //   Use positive height
 8004186:	425b      	negs	r3, r3
      y += h + 1;                      //   Move Y to top edge
 8004188:	b212      	sxth	r2, r2
      h = -h;                          //   Use positive height
 800418a:	b21d      	sxth	r5, r3
    if (y < _height) { // Not off bottom
 800418c:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
 8004190:	4293      	cmp	r3, r2
 8004192:	dd42      	ble.n	800421a <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0xba>
      int16_t y2 = y + h - 1;
 8004194:	fa1f f882 	uxth.w	r8, r2
 8004198:	fa1f f985 	uxth.w	r9, r5
 800419c:	eb08 0009 	add.w	r0, r8, r9
 80041a0:	b280      	uxth	r0, r0
 80041a2:	1e41      	subs	r1, r0, #1
 80041a4:	b209      	sxth	r1, r1
      if (y2 >= 0) { // Not off top
 80041a6:	2900      	cmp	r1, #0
 80041a8:	db37      	blt.n	800421a <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0xba>
        if (y < 0) {
 80041aa:	2a00      	cmp	r2, #0
 80041ac:	da03      	bge.n	80041b6 <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0x56>
          h = y2 + 1;
 80041ae:	b205      	sxth	r5, r0
 80041b0:	4681      	mov	r9, r0
 80041b2:	f04f 0800 	mov.w	r8, #0
        if (y2 >= _height) {
 80041b6:	428b      	cmp	r3, r1
 80041b8:	dc04      	bgt.n	80041c4 <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0x64>
          h = _height - y;
 80041ba:	eba3 0308 	sub.w	r3, r3, r8
 80041be:	fa1f f983 	uxth.w	r9, r3
 80041c2:	b21d      	sxth	r5, r3
        startWrite();
 80041c4:	6833      	ldr	r3, [r6, #0]
 80041c6:	4a1a      	ldr	r2, [pc, #104]	@ (8004230 <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0xd0>)
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d128      	bne.n	8004220 <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0xc0>
    callback(SpiCmd::cs_low, 0, 0);
 80041ce:	2200      	movs	r2, #0
 80041d0:	6b33      	ldr	r3, [r6, #48]	@ 0x30
 80041d2:	4611      	mov	r1, r2
 80041d4:	2002      	movs	r0, #2
 80041d6:	4798      	blx	r3
  setAddrWindow(x, y, w, h);
 80041d8:	f8cd 9000 	str.w	r9, [sp]
 80041dc:	6833      	ldr	r3, [r6, #0]
 80041de:	b2a1      	uxth	r1, r4
 80041e0:	4642      	mov	r2, r8
 80041e2:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 80041e4:	4630      	mov	r0, r6
 80041e6:	2301      	movs	r3, #1
 80041e8:	47a0      	blx	r4
  if (!len)
 80041ea:	b14d      	cbz	r5, 8004200 <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0xa0>
 80041ec:	ba7f      	rev16	r7, r7
      callback(SpiCmd::transmit, data, 2);
 80041ee:	6b33      	ldr	r3, [r6, #48]	@ 0x30
      uint8_t data[2] = {hi, lo};
 80041f0:	f8ad 700c 	strh.w	r7, [sp, #12]
      callback(SpiCmd::transmit, data, 2);
 80041f4:	2202      	movs	r2, #2
 80041f6:	a903      	add	r1, sp, #12
 80041f8:	2006      	movs	r0, #6
 80041fa:	4798      	blx	r3
    while (len--) {
 80041fc:	3d01      	subs	r5, #1
 80041fe:	d1f6      	bne.n	80041ee <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0x8e>
        endWrite();
 8004200:	6833      	ldr	r3, [r6, #0]
 8004202:	4a0c      	ldr	r2, [pc, #48]	@ (8004234 <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0xd4>)
 8004204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004206:	4293      	cmp	r3, r2
 8004208:	d10d      	bne.n	8004226 <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0xc6>
    callback(SpiCmd::cs_high, 0, 0);
 800420a:	2200      	movs	r2, #0
 800420c:	6b33      	ldr	r3, [r6, #48]	@ 0x30
 800420e:	4611      	mov	r1, r2
 8004210:	2003      	movs	r0, #3
}
 8004212:	b005      	add	sp, #20
 8004214:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004218:	4718      	bx	r3
 800421a:	b005      	add	sp, #20
 800421c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        startWrite();
 8004220:	4630      	mov	r0, r6
 8004222:	4798      	blx	r3
 8004224:	e7d8      	b.n	80041d8 <_ZN15Adafruit_SPITFT13drawFastVLineEssst+0x78>
        endWrite();
 8004226:	4630      	mov	r0, r6
}
 8004228:	b005      	add	sp, #20
 800422a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        endWrite();
 800422e:	4718      	bx	r3
 8004230:	08003db5 	.word	0x08003db5
 8004234:	08003dc1 	.word	0x08003dc1

08004238 <_ZN15Adafruit_SPITFT13drawFastHLineEssst>:
                                    uint16_t color) {
 8004238:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800423c:	b085      	sub	sp, #20
  if ((y >= 0) && (y < _height) && w) { // Y on screen, nonzero width
 800423e:	1e14      	subs	r4, r2, #0
                                    uint16_t color) {
 8004240:	f8bd 7030 	ldrh.w	r7, [sp, #48]	@ 0x30
  if ((y >= 0) && (y < _height) && w) { // Y on screen, nonzero width
 8004244:	db55      	blt.n	80042f2 <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0xba>
 8004246:	461d      	mov	r5, r3
 8004248:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
 800424c:	42a3      	cmp	r3, r4
 800424e:	4606      	mov	r6, r0
 8004250:	dd4f      	ble.n	80042f2 <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0xba>
 8004252:	2d00      	cmp	r5, #0
 8004254:	d04d      	beq.n	80042f2 <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0xba>
    if (w < 0) {                        // If negative width...
 8004256:	da05      	bge.n	8004264 <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0x2c>
      x += w + 1;                       //   Move X to left edge
 8004258:	b2ab      	uxth	r3, r5
 800425a:	3101      	adds	r1, #1
 800425c:	4419      	add	r1, r3
      w = -w;                           //   Use positive width
 800425e:	425b      	negs	r3, r3
      x += w + 1;                       //   Move X to left edge
 8004260:	b209      	sxth	r1, r1
      w = -w;                           //   Use positive width
 8004262:	b21d      	sxth	r5, r3
    if (x < _width) { // Not off right
 8004264:	f9b6 200c 	ldrsh.w	r2, [r6, #12]
 8004268:	428a      	cmp	r2, r1
 800426a:	dd42      	ble.n	80042f2 <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0xba>
      int16_t x2 = x + w - 1;
 800426c:	fa1f f881 	uxth.w	r8, r1
 8004270:	fa1f f985 	uxth.w	r9, r5
 8004274:	eb08 0009 	add.w	r0, r8, r9
 8004278:	b280      	uxth	r0, r0
 800427a:	1e43      	subs	r3, r0, #1
 800427c:	b21b      	sxth	r3, r3
      if (x2 >= 0) { // Not off left
 800427e:	2b00      	cmp	r3, #0
 8004280:	db37      	blt.n	80042f2 <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0xba>
        if (x < 0) {
 8004282:	2900      	cmp	r1, #0
 8004284:	da03      	bge.n	800428e <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0x56>
          w = x2 + 1;
 8004286:	b205      	sxth	r5, r0
 8004288:	4681      	mov	r9, r0
 800428a:	f04f 0800 	mov.w	r8, #0
        if (x2 >= _width) {
 800428e:	429a      	cmp	r2, r3
 8004290:	dc04      	bgt.n	800429c <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0x64>
          w = _width - x;
 8004292:	eba2 0208 	sub.w	r2, r2, r8
 8004296:	fa1f f982 	uxth.w	r9, r2
 800429a:	b215      	sxth	r5, r2
        startWrite();
 800429c:	6833      	ldr	r3, [r6, #0]
 800429e:	4a1a      	ldr	r2, [pc, #104]	@ (8004308 <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0xd0>)
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d128      	bne.n	80042f8 <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0xc0>
    callback(SpiCmd::cs_low, 0, 0);
 80042a6:	2200      	movs	r2, #0
 80042a8:	6b33      	ldr	r3, [r6, #48]	@ 0x30
 80042aa:	4611      	mov	r1, r2
 80042ac:	2002      	movs	r0, #2
 80042ae:	4798      	blx	r3
  setAddrWindow(x, y, w, h);
 80042b0:	6830      	ldr	r0, [r6, #0]
 80042b2:	b2a2      	uxth	r2, r4
 80042b4:	2401      	movs	r4, #1
 80042b6:	9400      	str	r4, [sp, #0]
 80042b8:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 80042ba:	464b      	mov	r3, r9
 80042bc:	4641      	mov	r1, r8
 80042be:	4630      	mov	r0, r6
 80042c0:	47a0      	blx	r4
  if (!len)
 80042c2:	b14d      	cbz	r5, 80042d8 <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0xa0>
 80042c4:	ba7f      	rev16	r7, r7
      callback(SpiCmd::transmit, data, 2);
 80042c6:	6b33      	ldr	r3, [r6, #48]	@ 0x30
      uint8_t data[2] = {hi, lo};
 80042c8:	f8ad 700c 	strh.w	r7, [sp, #12]
      callback(SpiCmd::transmit, data, 2);
 80042cc:	2202      	movs	r2, #2
 80042ce:	a903      	add	r1, sp, #12
 80042d0:	2006      	movs	r0, #6
 80042d2:	4798      	blx	r3
    while (len--) {
 80042d4:	3d01      	subs	r5, #1
 80042d6:	d1f6      	bne.n	80042c6 <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0x8e>
        endWrite();
 80042d8:	6833      	ldr	r3, [r6, #0]
 80042da:	4a0c      	ldr	r2, [pc, #48]	@ (800430c <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0xd4>)
 80042dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042de:	4293      	cmp	r3, r2
 80042e0:	d10d      	bne.n	80042fe <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0xc6>
    callback(SpiCmd::cs_high, 0, 0);
 80042e2:	2200      	movs	r2, #0
 80042e4:	6b33      	ldr	r3, [r6, #48]	@ 0x30
 80042e6:	4611      	mov	r1, r2
 80042e8:	2003      	movs	r0, #3
}
 80042ea:	b005      	add	sp, #20
 80042ec:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80042f0:	4718      	bx	r3
 80042f2:	b005      	add	sp, #20
 80042f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        startWrite();
 80042f8:	4630      	mov	r0, r6
 80042fa:	4798      	blx	r3
 80042fc:	e7d8      	b.n	80042b0 <_ZN15Adafruit_SPITFT13drawFastHLineEssst+0x78>
        endWrite();
 80042fe:	4630      	mov	r0, r6
}
 8004300:	b005      	add	sp, #20
 8004302:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        endWrite();
 8004306:	4718      	bx	r3
 8004308:	08003db5 	.word	0x08003db5
 800430c:	08003dc1 	.word	0x08003dc1

08004310 <_ZN15Adafruit_SPITFT8fillRectEsssst>:
                               uint16_t color) {
 8004310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004314:	b087      	sub	sp, #28
 8004316:	f9bd 6040 	ldrsh.w	r6, [sp, #64]	@ 0x40
 800431a:	f8bd 7044 	ldrh.w	r7, [sp, #68]	@ 0x44
  if (w && h) {   // Nonzero width and height?
 800431e:	2b00      	cmp	r3, #0
 8004320:	f000 8081 	beq.w	8004426 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x116>
 8004324:	2e00      	cmp	r6, #0
 8004326:	d07e      	beq.n	8004426 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x116>
    if (w < 0) {  // If negative width...
 8004328:	2b00      	cmp	r3, #0
 800432a:	4605      	mov	r5, r0
 800432c:	461c      	mov	r4, r3
 800432e:	db7d      	blt.n	800442c <_ZN15Adafruit_SPITFT8fillRectEsssst+0x11c>
    if (x < _width) { // Not off right
 8004330:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 8004334:	428b      	cmp	r3, r1
 8004336:	dd76      	ble.n	8004426 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x116>
      if (h < 0) {    // If negative height...
 8004338:	2e00      	cmp	r6, #0
 800433a:	da05      	bge.n	8004348 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x38>
        y += h + 1;   //   Move Y to top edge
 800433c:	b2b6      	uxth	r6, r6
 800433e:	3201      	adds	r2, #1
 8004340:	4432      	add	r2, r6
        h = -h;       //   Use positive height
 8004342:	4276      	negs	r6, r6
        y += h + 1;   //   Move Y to top edge
 8004344:	b212      	sxth	r2, r2
        h = -h;       //   Use positive height
 8004346:	b236      	sxth	r6, r6
      if (y < _height) { // Not off bottom
 8004348:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
 800434c:	9002      	str	r0, [sp, #8]
 800434e:	4290      	cmp	r0, r2
 8004350:	dd69      	ble.n	8004426 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x116>
        int16_t x2 = x + w - 1;
 8004352:	fa1f f881 	uxth.w	r8, r1
 8004356:	fa1f fa84 	uxth.w	sl, r4
 800435a:	eb08 0e0a 	add.w	lr, r8, sl
 800435e:	fa1f fe8e 	uxth.w	lr, lr
 8004362:	f10e 3cff 	add.w	ip, lr, #4294967295
 8004366:	fa0f fc8c 	sxth.w	ip, ip
        if (x2 >= 0) { // Not off left
 800436a:	f1bc 0f00 	cmp.w	ip, #0
 800436e:	db5a      	blt.n	8004426 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x116>
          int16_t y2 = y + h - 1;
 8004370:	b2b0      	uxth	r0, r6
 8004372:	fa1f f982 	uxth.w	r9, r2
 8004376:	eb09 0b00 	add.w	fp, r9, r0
 800437a:	9003      	str	r0, [sp, #12]
 800437c:	fa1f f08b 	uxth.w	r0, fp
 8004380:	f100 3bff 	add.w	fp, r0, #4294967295
 8004384:	fa0f fb8b 	sxth.w	fp, fp
          if (y2 >= 0) { // Not off top
 8004388:	f1bb 0f00 	cmp.w	fp, #0
 800438c:	db4b      	blt.n	8004426 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x116>
            if (x < 0) {
 800438e:	2900      	cmp	r1, #0
 8004390:	da04      	bge.n	800439c <_ZN15Adafruit_SPITFT8fillRectEsssst+0x8c>
              w = x2 + 1;
 8004392:	fa0f f48e 	sxth.w	r4, lr
 8004396:	46f2      	mov	sl, lr
 8004398:	f04f 0800 	mov.w	r8, #0
            if (y < 0) {
 800439c:	2a00      	cmp	r2, #0
 800439e:	da03      	bge.n	80043a8 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x98>
              h = y2 + 1;
 80043a0:	b206      	sxth	r6, r0
 80043a2:	9003      	str	r0, [sp, #12]
 80043a4:	f04f 0900 	mov.w	r9, #0
            if (x2 >= _width) {
 80043a8:	4563      	cmp	r3, ip
 80043aa:	dc04      	bgt.n	80043b6 <_ZN15Adafruit_SPITFT8fillRectEsssst+0xa6>
              w = _width - x;
 80043ac:	eba3 0308 	sub.w	r3, r3, r8
 80043b0:	fa1f fa83 	uxth.w	sl, r3
 80043b4:	b21c      	sxth	r4, r3
            if (y2 >= _height) {
 80043b6:	9b02      	ldr	r3, [sp, #8]
 80043b8:	455b      	cmp	r3, fp
 80043ba:	dc04      	bgt.n	80043c6 <_ZN15Adafruit_SPITFT8fillRectEsssst+0xb6>
              h = _height - y;
 80043bc:	eba3 0009 	sub.w	r0, r3, r9
 80043c0:	b283      	uxth	r3, r0
 80043c2:	9303      	str	r3, [sp, #12]
 80043c4:	b206      	sxth	r6, r0
            startWrite();
 80043c6:	682b      	ldr	r3, [r5, #0]
 80043c8:	4a22      	ldr	r2, [pc, #136]	@ (8004454 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x144>)
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d138      	bne.n	8004442 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x132>
    callback(SpiCmd::cs_low, 0, 0);
 80043d0:	2200      	movs	r2, #0
 80043d2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80043d4:	4611      	mov	r1, r2
 80043d6:	2002      	movs	r0, #2
 80043d8:	4798      	blx	r3
  setAddrWindow(x, y, w, h);
 80043da:	9b03      	ldr	r3, [sp, #12]
 80043dc:	9300      	str	r3, [sp, #0]
 80043de:	6828      	ldr	r0, [r5, #0]
 80043e0:	4641      	mov	r1, r8
 80043e2:	4653      	mov	r3, sl
 80043e4:	f8d0 8054 	ldr.w	r8, [r0, #84]	@ 0x54
 80043e8:	464a      	mov	r2, r9
 80043ea:	4628      	mov	r0, r5
  writeColor(color, (uint32_t)w * h);
 80043ec:	fb04 f606 	mul.w	r6, r4, r6
  setAddrWindow(x, y, w, h);
 80043f0:	47c0      	blx	r8
  if (!len)
 80043f2:	b15e      	cbz	r6, 800440c <_ZN15Adafruit_SPITFT8fillRectEsssst+0xfc>
    while (len--) {
 80043f4:	3e01      	subs	r6, #1
 80043f6:	ba7f      	rev16	r7, r7
      callback(SpiCmd::transmit, data, 2);
 80043f8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
      uint8_t data[2] = {hi, lo};
 80043fa:	f8ad 7014 	strh.w	r7, [sp, #20]
    while (len--) {
 80043fe:	3e01      	subs	r6, #1
      callback(SpiCmd::transmit, data, 2);
 8004400:	2202      	movs	r2, #2
 8004402:	a905      	add	r1, sp, #20
 8004404:	2006      	movs	r0, #6
 8004406:	4798      	blx	r3
    while (len--) {
 8004408:	1c73      	adds	r3, r6, #1
 800440a:	d1f5      	bne.n	80043f8 <_ZN15Adafruit_SPITFT8fillRectEsssst+0xe8>
            endWrite();
 800440c:	682b      	ldr	r3, [r5, #0]
 800440e:	4a12      	ldr	r2, [pc, #72]	@ (8004458 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x148>)
 8004410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004412:	4293      	cmp	r3, r2
 8004414:	d118      	bne.n	8004448 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x138>
    callback(SpiCmd::cs_high, 0, 0);
 8004416:	2200      	movs	r2, #0
 8004418:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800441a:	4611      	mov	r1, r2
 800441c:	2003      	movs	r0, #3
}
 800441e:	b007      	add	sp, #28
 8004420:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004424:	4718      	bx	r3
 8004426:	b007      	add	sp, #28
 8004428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      x += w + 1; //   Move X to left edge
 800442c:	b29c      	uxth	r4, r3
 800442e:	3101      	adds	r1, #1
 8004430:	4421      	add	r1, r4
    if (x < _width) { // Not off right
 8004432:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
      x += w + 1; //   Move X to left edge
 8004436:	b209      	sxth	r1, r1
      w = -w;     //   Use positive width
 8004438:	4264      	negs	r4, r4
    if (x < _width) { // Not off right
 800443a:	428b      	cmp	r3, r1
      w = -w;     //   Use positive width
 800443c:	b224      	sxth	r4, r4
    if (x < _width) { // Not off right
 800443e:	ddf2      	ble.n	8004426 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x116>
 8004440:	e77a      	b.n	8004338 <_ZN15Adafruit_SPITFT8fillRectEsssst+0x28>
            startWrite();
 8004442:	4628      	mov	r0, r5
 8004444:	4798      	blx	r3
 8004446:	e7c8      	b.n	80043da <_ZN15Adafruit_SPITFT8fillRectEsssst+0xca>
            endWrite();
 8004448:	4628      	mov	r0, r5
}
 800444a:	b007      	add	sp, #28
 800444c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            endWrite();
 8004450:	4718      	bx	r3
 8004452:	bf00      	nop
 8004454:	08003db5 	.word	0x08003db5
 8004458:	08003dc1 	.word	0x08003dc1

0800445c <_ZN15Adafruit_SPITFTC1EttPFvNS_6SpiCmdEPhjE>:
Adafruit_SPITFT::Adafruit_SPITFT(uint16_t w, uint16_t h, CallbackType callback)
 800445c:	b538      	push	{r3, r4, r5, lr}
    : Adafruit_GFX(w, h), callback(callback)
 800445e:	b212      	sxth	r2, r2
Adafruit_SPITFT::Adafruit_SPITFT(uint16_t w, uint16_t h, CallbackType callback)
 8004460:	4604      	mov	r4, r0
    : Adafruit_GFX(w, h), callback(callback)
 8004462:	b209      	sxth	r1, r1
Adafruit_SPITFT::Adafruit_SPITFT(uint16_t w, uint16_t h, CallbackType callback)
 8004464:	461d      	mov	r5, r3
    : Adafruit_GFX(w, h), callback(callback)
 8004466:	f7ff f9fb 	bl	8003860 <_ZN12Adafruit_GFXC1Ess>
 800446a:	2300      	movs	r3, #0
 800446c:	4a03      	ldr	r2, [pc, #12]	@ (800447c <_ZN15Adafruit_SPITFTC1EttPFvNS_6SpiCmdEPhjE+0x20>)
 800446e:	8523      	strh	r3, [r4, #40]	@ 0x28
 8004470:	e9c4 350b 	strd	r3, r5, [r4, #44]	@ 0x2c
 8004474:	6022      	str	r2, [r4, #0]
 8004476:	6263      	str	r3, [r4, #36]	@ 0x24
}
 8004478:	4620      	mov	r0, r4
 800447a:	bd38      	pop	{r3, r4, r5, pc}
 800447c:	08013e3c 	.word	0x08013e3c

08004480 <_ZN15Adafruit_SPITFT11sendCommandEhPhh>:
                                  uint8_t numDataBytes) {
 8004480:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004482:	4605      	mov	r5, r0
 8004484:	4614      	mov	r4, r2
    callback(SpiCmd::cs_low, 0, 0);
 8004486:	2200      	movs	r2, #0
 8004488:	b083      	sub	sp, #12
 800448a:	460f      	mov	r7, r1
 800448c:	461e      	mov	r6, r3
 800448e:	4611      	mov	r1, r2
 8004490:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004492:	2002      	movs	r0, #2
 8004494:	4798      	blx	r3
    callback(SpiCmd::dc_low, 0, 0);
 8004496:	2200      	movs	r2, #0
 8004498:	4611      	mov	r1, r2
 800449a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800449c:	2004      	movs	r0, #4
 800449e:	4798      	blx	r3
  callback(SpiCmd::transmit, &b, 1);
 80044a0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80044a2:	f88d 7007 	strb.w	r7, [sp, #7]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f10d 0107 	add.w	r1, sp, #7
 80044ac:	2006      	movs	r0, #6
 80044ae:	4798      	blx	r3
    callback(SpiCmd::dc_high, 0, 0);
 80044b0:	2200      	movs	r2, #0
 80044b2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80044b4:	4611      	mov	r1, r2
 80044b6:	2005      	movs	r0, #5
 80044b8:	4798      	blx	r3
  for (int i = 0; i < numDataBytes; i++) {
 80044ba:	b166      	cbz	r6, 80044d6 <_ZN15Adafruit_SPITFT11sendCommandEhPhh+0x56>
 80044bc:	4426      	add	r6, r4
      spiWrite(*dataBytes); // Send the data bytes
 80044be:	f814 2b01 	ldrb.w	r2, [r4], #1
 80044c2:	f88d 2007 	strb.w	r2, [sp, #7]
  callback(SpiCmd::transmit, &b, 1);
 80044c6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80044c8:	2201      	movs	r2, #1
 80044ca:	f10d 0107 	add.w	r1, sp, #7
 80044ce:	2006      	movs	r0, #6
 80044d0:	4798      	blx	r3
  for (int i = 0; i < numDataBytes; i++) {
 80044d2:	42a6      	cmp	r6, r4
 80044d4:	d1f3      	bne.n	80044be <_ZN15Adafruit_SPITFT11sendCommandEhPhh+0x3e>
    callback(SpiCmd::cs_high, 0, 0);
 80044d6:	2200      	movs	r2, #0
 80044d8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80044da:	4611      	mov	r1, r2
 80044dc:	2003      	movs	r0, #3
}
 80044de:	b003      	add	sp, #12
 80044e0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80044e4:	4718      	bx	r3
 80044e6:	bf00      	nop

080044e8 <_ZN15Adafruit_SPITFT11sendCommandEhPKhh>:
                                  uint8_t numDataBytes) {
 80044e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044ea:	4605      	mov	r5, r0
 80044ec:	4614      	mov	r4, r2
    callback(SpiCmd::cs_low, 0, 0);
 80044ee:	2200      	movs	r2, #0
 80044f0:	b083      	sub	sp, #12
 80044f2:	460f      	mov	r7, r1
 80044f4:	461e      	mov	r6, r3
 80044f6:	4611      	mov	r1, r2
 80044f8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80044fa:	2002      	movs	r0, #2
 80044fc:	4798      	blx	r3
    callback(SpiCmd::dc_low, 0, 0);
 80044fe:	2200      	movs	r2, #0
 8004500:	4611      	mov	r1, r2
 8004502:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004504:	2004      	movs	r0, #4
 8004506:	4798      	blx	r3
  callback(SpiCmd::transmit, &b, 1);
 8004508:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800450a:	f88d 7007 	strb.w	r7, [sp, #7]
 800450e:	2201      	movs	r2, #1
 8004510:	f10d 0107 	add.w	r1, sp, #7
 8004514:	2006      	movs	r0, #6
 8004516:	4798      	blx	r3
    callback(SpiCmd::dc_high, 0, 0);
 8004518:	2200      	movs	r2, #0
 800451a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800451c:	4611      	mov	r1, r2
 800451e:	2005      	movs	r0, #5
 8004520:	4798      	blx	r3
  for (int i = 0; i < numDataBytes; i++) {
 8004522:	b166      	cbz	r6, 800453e <_ZN15Adafruit_SPITFT11sendCommandEhPKhh+0x56>
 8004524:	4426      	add	r6, r4
      spiWrite(pgm_read_byte(dataBytes++));
 8004526:	f814 2b01 	ldrb.w	r2, [r4], #1
 800452a:	f88d 2007 	strb.w	r2, [sp, #7]
  callback(SpiCmd::transmit, &b, 1);
 800452e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004530:	2201      	movs	r2, #1
 8004532:	f10d 0107 	add.w	r1, sp, #7
 8004536:	2006      	movs	r0, #6
 8004538:	4798      	blx	r3
  for (int i = 0; i < numDataBytes; i++) {
 800453a:	42a6      	cmp	r6, r4
 800453c:	d1f3      	bne.n	8004526 <_ZN15Adafruit_SPITFT11sendCommandEhPKhh+0x3e>
    callback(SpiCmd::cs_high, 0, 0);
 800453e:	2200      	movs	r2, #0
 8004540:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004542:	4611      	mov	r1, r2
 8004544:	2003      	movs	r0, #3
}
 8004546:	b003      	add	sp, #12
 8004548:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800454c:	4718      	bx	r3
 800454e:	bf00      	nop

08004550 <_ZN15Adafruit_SPITFT12writeCommandEh>:
void Adafruit_SPITFT::writeCommand(uint8_t cmd) {
 8004550:	b530      	push	{r4, r5, lr}
 8004552:	4604      	mov	r4, r0
    callback(SpiCmd::dc_low, 0, 0);
 8004554:	2200      	movs	r2, #0
 8004556:	b083      	sub	sp, #12
 8004558:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800455a:	460d      	mov	r5, r1
 800455c:	2004      	movs	r0, #4
 800455e:	4611      	mov	r1, r2
 8004560:	4798      	blx	r3
  callback(SpiCmd::transmit, &b, 1);
 8004562:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004564:	f88d 5007 	strb.w	r5, [sp, #7]
 8004568:	f10d 0107 	add.w	r1, sp, #7
 800456c:	2201      	movs	r2, #1
 800456e:	2006      	movs	r0, #6
 8004570:	4798      	blx	r3
    callback(SpiCmd::dc_high, 0, 0);
 8004572:	2200      	movs	r2, #0
 8004574:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004576:	4611      	mov	r1, r2
 8004578:	2005      	movs	r0, #5
}
 800457a:	b003      	add	sp, #12
 800457c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004580:	4718      	bx	r3
 8004582:	bf00      	nop

08004584 <_ZN15Adafruit_SPITFT11SPI_WRITE32Em>:
            parallel; name was maintaned for backward compatibility. Naming
            is also not consistent with the 8-bit version, spiWrite().
            Sorry about that. Again, staying compatible with outside code.
    @param  l  32-bit value to write.
*/
void Adafruit_SPITFT::SPI_WRITE32(uint32_t l) {
 8004584:	b500      	push	{lr}
 8004586:	b083      	sub	sp, #12
  uint8_t data[4];
  data[0] = l >> 24;
  data[1] = l >> 16;
  data[2] = l >> 8;
  data[3] = l;
  callback(SpiCmd::transmit, data, 4);
 8004588:	2204      	movs	r2, #4
 800458a:	ba09      	rev	r1, r1
 800458c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
  data[0] = l >> 24;
 800458e:	9101      	str	r1, [sp, #4]
  callback(SpiCmd::transmit, data, 4);
 8004590:	2006      	movs	r0, #6
 8004592:	eb0d 0102 	add.w	r1, sp, r2
 8004596:	4798      	blx	r3
}
 8004598:	b003      	add	sp, #12
 800459a:	f85d fb04 	ldr.w	pc, [sp], #4
 800459e:	bf00      	nop

080045a0 <_ZN15Adafruit_ST778911setRotationEh>:
/*!
    @brief  Set origin of (0,0) and orientation of TFT display
    @param  m  The index for rotation, from 0-3 inclusive
*/
/**************************************************************************/
void Adafruit_ST7789::setRotation(uint8_t m) {
 80045a0:	b510      	push	{r4, lr}
  uint8_t madctl = 0;

  rotation = m & 3; // can't be higher than 3
 80045a2:	f001 0103 	and.w	r1, r1, #3
void Adafruit_ST7789::setRotation(uint8_t m) {
 80045a6:	b082      	sub	sp, #8
  uint8_t madctl = 0;
 80045a8:	2300      	movs	r3, #0

  switch (rotation) {
 80045aa:	2902      	cmp	r1, #2
  case 0:
    madctl = ST77XX_MADCTL_MX | ST77XX_MADCTL_MY | ST77XX_MADCTL_RGB;
    _xstart = _colstart;
    _ystart = _rowstart;
    _width = windowWidth;
 80045ac:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80045ae:	f9b0 2038 	ldrsh.w	r2, [r0, #56]	@ 0x38
    _height = windowHeight;
 80045b2:	f9b0 c03a 	ldrsh.w	ip, [r0, #58]	@ 0x3a
  uint8_t madctl = 0;
 80045b6:	f88d 3007 	strb.w	r3, [sp, #7]
  rotation = m & 3; // can't be higher than 3
 80045ba:	7681      	strb	r1, [r0, #26]
  switch (rotation) {
 80045bc:	d015      	beq.n	80045ea <_ZN15Adafruit_ST778911setRotationEh+0x4a>
 80045be:	2903      	cmp	r1, #3
 80045c0:	d028      	beq.n	8004614 <_ZN15Adafruit_ST778911setRotationEh+0x74>
 80045c2:	2901      	cmp	r1, #1
 80045c4:	d019      	beq.n	80045fa <_ZN15Adafruit_ST778911setRotationEh+0x5a>
    _xstart = _colstart;
 80045c6:	f890 2034 	ldrb.w	r2, [r0, #52]	@ 0x34
    _ystart = _rowstart;
 80045ca:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
    _xstart = _colstart;
 80045ce:	8482      	strh	r2, [r0, #36]	@ 0x24
    madctl = ST77XX_MADCTL_MX | ST77XX_MADCTL_MY | ST77XX_MADCTL_RGB;
 80045d0:	21c0      	movs	r1, #192	@ 0xc0
 80045d2:	f88d 1007 	strb.w	r1, [sp, #7]
    _ystart = _rowstart;
 80045d6:	84c3      	strh	r3, [r0, #38]	@ 0x26
    _width = windowWidth;
 80045d8:	60c4      	str	r4, [r0, #12]
    _height = windowWidth;
    _width = windowHeight;
    break;
  }

  sendCommand(ST77XX_MADCTL, &madctl, 1);
 80045da:	2301      	movs	r3, #1
 80045dc:	f10d 0207 	add.w	r2, sp, #7
 80045e0:	2136      	movs	r1, #54	@ 0x36
 80045e2:	f7ff ff4d 	bl	8004480 <_ZN15Adafruit_SPITFT11sendCommandEhPhh>
}
 80045e6:	b002      	add	sp, #8
 80045e8:	bd10      	pop	{r4, pc}
    _xstart = _colstart2;
 80045ea:	f890 2036 	ldrb.w	r2, [r0, #54]	@ 0x36
    _ystart = _rowstart2;
 80045ee:	f890 3037 	ldrb.w	r3, [r0, #55]	@ 0x37
    _xstart = _colstart2;
 80045f2:	8482      	strh	r2, [r0, #36]	@ 0x24
    _ystart = _rowstart2;
 80045f4:	84c3      	strh	r3, [r0, #38]	@ 0x26
    _width = windowWidth;
 80045f6:	60c4      	str	r4, [r0, #12]
    break;
 80045f8:	e7ef      	b.n	80045da <_ZN15Adafruit_ST778911setRotationEh+0x3a>
    _xstart = _rowstart;
 80045fa:	f890 1035 	ldrb.w	r1, [r0, #53]	@ 0x35
    _ystart = _colstart2;
 80045fe:	f890 3036 	ldrb.w	r3, [r0, #54]	@ 0x36
    _xstart = _rowstart;
 8004602:	8481      	strh	r1, [r0, #36]	@ 0x24
    madctl = ST77XX_MADCTL_MY | ST77XX_MADCTL_MV | ST77XX_MADCTL_RGB;
 8004604:	24a0      	movs	r4, #160	@ 0xa0
 8004606:	f88d 4007 	strb.w	r4, [sp, #7]
    _ystart = _colstart2;
 800460a:	84c3      	strh	r3, [r0, #38]	@ 0x26
    _height = windowWidth;
 800460c:	81c2      	strh	r2, [r0, #14]
    _width = windowHeight;
 800460e:	f8a0 c00c 	strh.w	ip, [r0, #12]
    break;
 8004612:	e7e2      	b.n	80045da <_ZN15Adafruit_ST778911setRotationEh+0x3a>
    _width = windowHeight;
 8004614:	f36c 030f 	bfi	r3, ip, #0, #16
 8004618:	f362 431f 	bfi	r3, r2, #16, #16
    _xstart = _rowstart2;
 800461c:	f890 1037 	ldrb.w	r1, [r0, #55]	@ 0x37
    _ystart = _colstart;
 8004620:	f890 2034 	ldrb.w	r2, [r0, #52]	@ 0x34
    _xstart = _rowstart2;
 8004624:	8481      	strh	r1, [r0, #36]	@ 0x24
    madctl = ST77XX_MADCTL_MX | ST77XX_MADCTL_MV | ST77XX_MADCTL_RGB;
 8004626:	2460      	movs	r4, #96	@ 0x60
 8004628:	f88d 4007 	strb.w	r4, [sp, #7]
    _ystart = _colstart;
 800462c:	84c2      	strh	r2, [r0, #38]	@ 0x26
    _width = windowHeight;
 800462e:	60c3      	str	r3, [r0, #12]
    break;
 8004630:	e7d3      	b.n	80045da <_ZN15Adafruit_ST778911setRotationEh+0x3a>
 8004632:	bf00      	nop

08004634 <_ZN15Adafruit_ST7789C1EttPFvN15Adafruit_SPITFT6SpiCmdEPhjE>:
Adafruit_ST7789::Adafruit_ST7789(uint16_t w, uint16_t h, Adafruit_SPITFT::CallbackType callback)
 8004634:	b510      	push	{r4, lr}
 8004636:	4604      	mov	r4, r0
  : Adafruit_ST77xx(w, h, callback)
 8004638:	f000 f8cc 	bl	80047d4 <_ZN15Adafruit_ST77xxC1EttPFvN15Adafruit_SPITFT6SpiCmdEPhjE>
 800463c:	2300      	movs	r3, #0
 800463e:	4a02      	ldr	r2, [pc, #8]	@ (8004648 <_ZN15Adafruit_ST7789C1EttPFvN15Adafruit_SPITFT6SpiCmdEPhjE+0x14>)
 8004640:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8004642:	6022      	str	r2, [r4, #0]
}
 8004644:	4620      	mov	r0, r4
 8004646:	bd10      	pop	{r4, pc}
 8004648:	08013e9c 	.word	0x08013e9c

0800464c <_ZN15Adafruit_ST77894initEtt>:
    ) {
 800464c:	b570      	push	{r4, r5, r6, lr}
 800464e:	460d      	mov	r5, r1
 8004650:	b082      	sub	sp, #8
  commonInit(NULL);
 8004652:	2100      	movs	r1, #0
    ) {
 8004654:	4604      	mov	r4, r0
 8004656:	4616      	mov	r6, r2
  commonInit(NULL);
 8004658:	f000 f8f2 	bl	8004840 <_ZN15Adafruit_ST77xx10commonInitEPKh>
  if (width == 240 && height == 240) {
 800465c:	2df0      	cmp	r5, #240	@ 0xf0
 800465e:	d03a      	beq.n	80046d6 <_ZN15Adafruit_ST77894initEtt+0x8a>
  } else if (width == 135 && height == 240) {
 8004660:	2d87      	cmp	r5, #135	@ 0x87
 8004662:	d101      	bne.n	8004668 <_ZN15Adafruit_ST77894initEtt+0x1c>
 8004664:	2ef0      	cmp	r6, #240	@ 0xf0
 8004666:	d041      	beq.n	80046ec <_ZN15Adafruit_ST77894initEtt+0xa0>
    _colstart = _colstart2 = (int)((240 - width) / 2);
 8004668:	f1c5 00f0 	rsb	r0, r5, #240	@ 0xf0
    _rowstart = _rowstart2 = (int)((320 - height) / 2);
 800466c:	f5c6 73a0 	rsb	r3, r6, #320	@ 0x140
    _colstart = _colstart2 = (int)((240 - width) / 2);
 8004670:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 8004674:	f3c0 0047 	ubfx	r0, r0, #1, #8
    _rowstart = _rowstart2 = (int)((320 - height) / 2);
 8004678:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800467c:	2200      	movs	r2, #0
 800467e:	f3c3 0347 	ubfx	r3, r3, #1, #8
    _colstart = _colstart2 = (int)((240 - width) / 2);
 8004682:	f360 0207 	bfi	r2, r0, #0, #8
 8004686:	f363 220f 	bfi	r2, r3, #8, #8
 800468a:	f360 4217 	bfi	r2, r0, #16, #8
 800468e:	f363 621f 	bfi	r2, r3, #24, #8
    _colstart = _colstart2 = (240 - width);
 8004692:	6362      	str	r2, [r4, #52]	@ 0x34
  displayInit(st7789_without_cs);
 8004694:	4916      	ldr	r1, [pc, #88]	@ (80046f0 <_ZN15Adafruit_ST77894initEtt+0xa4>)
  windowWidth = width;
 8004696:	8725      	strh	r5, [r4, #56]	@ 0x38
  windowHeight = height;
 8004698:	8766      	strh	r6, [r4, #58]	@ 0x3a
  displayInit(st7789_without_cs);
 800469a:	4620      	mov	r0, r4
 800469c:	f000 f8a6 	bl	80047ec <_ZN15Adafruit_ST77xx11displayInitEPKh>
  setRotation(0);
 80046a0:	6823      	ldr	r3, [r4, #0]
 80046a2:	4a14      	ldr	r2, [pc, #80]	@ (80046f4 <_ZN15Adafruit_ST77894initEtt+0xa8>)
 80046a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d11a      	bne.n	80046e0 <_ZN15Adafruit_ST77894initEtt+0x94>
    _xstart = _colstart;
 80046aa:	f894 1034 	ldrb.w	r1, [r4, #52]	@ 0x34
    _ystart = _rowstart;
 80046ae:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
    _width = windowWidth;
 80046b2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    _xstart = _colstart;
 80046b4:	84a1      	strh	r1, [r4, #36]	@ 0x24
  rotation = m & 3; // can't be higher than 3
 80046b6:	2000      	movs	r0, #0
 80046b8:	76a0      	strb	r0, [r4, #26]
    _ystart = _rowstart;
 80046ba:	84e2      	strh	r2, [r4, #38]	@ 0x26
    _width = windowWidth;
 80046bc:	60e3      	str	r3, [r4, #12]
    madctl = ST77XX_MADCTL_MX | ST77XX_MADCTL_MY | ST77XX_MADCTL_RGB;
 80046be:	25c0      	movs	r5, #192	@ 0xc0
  sendCommand(ST77XX_MADCTL, &madctl, 1);
 80046c0:	2301      	movs	r3, #1
 80046c2:	f10d 0207 	add.w	r2, sp, #7
 80046c6:	2136      	movs	r1, #54	@ 0x36
 80046c8:	4620      	mov	r0, r4
    madctl = ST77XX_MADCTL_MX | ST77XX_MADCTL_MY | ST77XX_MADCTL_RGB;
 80046ca:	f88d 5007 	strb.w	r5, [sp, #7]
  sendCommand(ST77XX_MADCTL, &madctl, 1);
 80046ce:	f7ff fed7 	bl	8004480 <_ZN15Adafruit_SPITFT11sendCommandEhPhh>
}
 80046d2:	b002      	add	sp, #8
 80046d4:	bd70      	pop	{r4, r5, r6, pc}
  if (width == 240 && height == 240) {
 80046d6:	2ef0      	cmp	r6, #240	@ 0xf0
 80046d8:	d1c6      	bne.n	8004668 <_ZN15Adafruit_ST77894initEtt+0x1c>
 80046da:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 80046de:	e7d8      	b.n	8004692 <_ZN15Adafruit_ST77894initEtt+0x46>
  setRotation(0);
 80046e0:	2100      	movs	r1, #0
 80046e2:	4620      	mov	r0, r4
}
 80046e4:	b002      	add	sp, #8
 80046e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  setRotation(0);
 80046ea:	4718      	bx	r3
 80046ec:	4a02      	ldr	r2, [pc, #8]	@ (80046f8 <_ZN15Adafruit_ST77894initEtt+0xac>)
 80046ee:	e7d0      	b.n	8004692 <_ZN15Adafruit_ST77894initEtt+0x46>
 80046f0:	08013ef4 	.word	0x08013ef4
 80046f4:	080045a1 	.word	0x080045a1
 80046f8:	28342835 	.word	0x28342835

080046fc <_ZN15Adafruit_ST77xx5beginEm>:
    @param  freq  Desired SPI clock frequency
*/
/**************************************************************************/
void Adafruit_ST77xx::begin(uint32_t freq) {
  if (!freq) {
    freq = SPI_DEFAULT_FREQ;
 80046fc:	4b04      	ldr	r3, [pc, #16]	@ (8004710 <_ZN15Adafruit_ST77xx5beginEm+0x14>)
 80046fe:	2900      	cmp	r1, #0
 8004700:	bf14      	ite	ne
 8004702:	460a      	movne	r2, r1
 8004704:	461a      	moveq	r2, r3
  }
  _freq = freq;

  invertOnCommand = ST77XX_INVON;
 8004706:	f242 0321 	movw	r3, #8225	@ 0x2021
  _freq = freq;
 800470a:	62c2      	str	r2, [r0, #44]	@ 0x2c
  invertOnCommand = ST77XX_INVON;
 800470c:	8503      	strh	r3, [r0, #40]	@ 0x28
  invertOffCommand = ST77XX_INVOFF;

//  initSPI(freq, spiMode);
}
 800470e:	4770      	bx	lr
 8004710:	01e84800 	.word	0x01e84800

08004714 <_ZN15Adafruit_ST77xx13setAddrWindowEtttt>:
  @param  w  Width of window
  @param  h  Height of window
*/
/**************************************************************************/
void Adafruit_ST77xx::setAddrWindow(uint16_t x, uint16_t y, uint16_t w,
                                    uint16_t h) {
 8004714:	b570      	push	{r4, r5, r6, lr}
  x += _xstart;
 8004716:	8c85      	ldrh	r5, [r0, #36]	@ 0x24
 8004718:	4429      	add	r1, r5
 800471a:	b289      	uxth	r1, r1
  y += _ystart;
  uint32_t xa = ((uint32_t)x << 16) | (x + w - 1);
 800471c:	18ce      	adds	r6, r1, r3
  y += _ystart;
 800471e:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
                                    uint16_t h) {
 8004720:	f8bd 5010 	ldrh.w	r5, [sp, #16]
  y += _ystart;
 8004724:	441a      	add	r2, r3
 8004726:	b292      	uxth	r2, r2
  uint32_t ya = ((uint32_t)y << 16) | (y + h - 1);
 8004728:	4415      	add	r5, r2
  uint32_t xa = ((uint32_t)x << 16) | (x + w - 1);
 800472a:	3e01      	subs	r6, #1
                                    uint16_t h) {
 800472c:	4604      	mov	r4, r0
  uint32_t xa = ((uint32_t)x << 16) | (x + w - 1);
 800472e:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
  uint32_t ya = ((uint32_t)y << 16) | (y + h - 1);
 8004732:	3d01      	subs	r5, #1

  writeCommand(ST77XX_CASET); // Column addr set
 8004734:	212a      	movs	r1, #42	@ 0x2a
  uint32_t ya = ((uint32_t)y << 16) | (y + h - 1);
 8004736:	ea45 4502 	orr.w	r5, r5, r2, lsl #16
  writeCommand(ST77XX_CASET); // Column addr set
 800473a:	f7ff ff09 	bl	8004550 <_ZN15Adafruit_SPITFT12writeCommandEh>
  SPI_WRITE32(xa);
 800473e:	4631      	mov	r1, r6
 8004740:	4620      	mov	r0, r4
 8004742:	f7ff ff1f 	bl	8004584 <_ZN15Adafruit_SPITFT11SPI_WRITE32Em>

  writeCommand(ST77XX_RASET); // Row addr set
 8004746:	4620      	mov	r0, r4
 8004748:	212b      	movs	r1, #43	@ 0x2b
 800474a:	f7ff ff01 	bl	8004550 <_ZN15Adafruit_SPITFT12writeCommandEh>
  SPI_WRITE32(ya);
 800474e:	4629      	mov	r1, r5
 8004750:	4620      	mov	r0, r4
 8004752:	f7ff ff17 	bl	8004584 <_ZN15Adafruit_SPITFT11SPI_WRITE32Em>

  writeCommand(ST77XX_RAMWR); // write to RAM
 8004756:	4620      	mov	r0, r4
 8004758:	212c      	movs	r1, #44	@ 0x2c
}
 800475a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  writeCommand(ST77XX_RAMWR); // write to RAM
 800475e:	f7ff bef7 	b.w	8004550 <_ZN15Adafruit_SPITFT12writeCommandEh>
 8004762:	bf00      	nop

08004764 <_ZN15Adafruit_ST77xx11setRotationEh>:
/*!
    @brief  Set origin of (0,0) and orientation of TFT display
    @param  m  The index for rotation, from 0-3 inclusive
*/
/**************************************************************************/
void Adafruit_ST77xx::setRotation(uint8_t m) {
 8004764:	b500      	push	{lr}
  uint8_t madctl = 0;

  rotation = m % 4; // can't be higher than 3
 8004766:	f001 0103 	and.w	r1, r1, #3
void Adafruit_ST77xx::setRotation(uint8_t m) {
 800476a:	b083      	sub	sp, #12
  uint8_t madctl = 0;
 800476c:	2300      	movs	r3, #0

  switch (rotation) {
 800476e:	2902      	cmp	r1, #2
  case 0:
    madctl = ST77XX_MADCTL_MX | ST77XX_MADCTL_MY | ST77XX_MADCTL_RGB;
    _xstart = _colstart;
 8004770:	f890 2034 	ldrb.w	r2, [r0, #52]	@ 0x34
    _ystart = _rowstart;
 8004774:	f890 c035 	ldrb.w	ip, [r0, #53]	@ 0x35
  uint8_t madctl = 0;
 8004778:	f88d 3007 	strb.w	r3, [sp, #7]
  rotation = m % 4; // can't be higher than 3
 800477c:	7681      	strb	r1, [r0, #26]
  switch (rotation) {
 800477e:	d014      	beq.n	80047aa <_ZN15Adafruit_ST77xx11setRotationEh+0x46>
 8004780:	2903      	cmp	r1, #3
 8004782:	d01d      	beq.n	80047c0 <_ZN15Adafruit_ST77xx11setRotationEh+0x5c>
 8004784:	2901      	cmp	r1, #1
 8004786:	d014      	beq.n	80047b2 <_ZN15Adafruit_ST77xx11setRotationEh+0x4e>
    _xstart = _colstart;
 8004788:	f362 030f 	bfi	r3, r2, #0, #16
 800478c:	f36c 431f 	bfi	r3, ip, #16, #16
    madctl = ST77XX_MADCTL_MX | ST77XX_MADCTL_MY | ST77XX_MADCTL_RGB;
 8004790:	22c0      	movs	r2, #192	@ 0xc0
 8004792:	f88d 2007 	strb.w	r2, [sp, #7]
    _xstart = _colstart;
 8004796:	6243      	str	r3, [r0, #36]	@ 0x24
    _ystart = _colstart;
    _xstart = _rowstart;
    break;
  }

  sendCommand(ST77XX_MADCTL, &madctl, 1);
 8004798:	2301      	movs	r3, #1
 800479a:	f10d 0207 	add.w	r2, sp, #7
 800479e:	2136      	movs	r1, #54	@ 0x36
 80047a0:	f7ff fe6e 	bl	8004480 <_ZN15Adafruit_SPITFT11sendCommandEhPhh>
}
 80047a4:	b003      	add	sp, #12
 80047a6:	f85d fb04 	ldr.w	pc, [sp], #4
    _xstart = _colstart;
 80047aa:	8482      	strh	r2, [r0, #36]	@ 0x24
    _ystart = _rowstart;
 80047ac:	f8a0 c026 	strh.w	ip, [r0, #38]	@ 0x26
    break;
 80047b0:	e7f2      	b.n	8004798 <_ZN15Adafruit_ST77xx11setRotationEh+0x34>
    madctl = ST77XX_MADCTL_MY | ST77XX_MADCTL_MV | ST77XX_MADCTL_RGB;
 80047b2:	23a0      	movs	r3, #160	@ 0xa0
 80047b4:	f88d 3007 	strb.w	r3, [sp, #7]
    _ystart = _colstart;
 80047b8:	84c2      	strh	r2, [r0, #38]	@ 0x26
    _xstart = _rowstart;
 80047ba:	f8a0 c024 	strh.w	ip, [r0, #36]	@ 0x24
    break;
 80047be:	e7eb      	b.n	8004798 <_ZN15Adafruit_ST77xx11setRotationEh+0x34>
    _xstart = _rowstart;
 80047c0:	f36c 030f 	bfi	r3, ip, #0, #16
    madctl = ST77XX_MADCTL_MX | ST77XX_MADCTL_MV | ST77XX_MADCTL_RGB;
 80047c4:	2160      	movs	r1, #96	@ 0x60
    _xstart = _rowstart;
 80047c6:	f362 431f 	bfi	r3, r2, #16, #16
    madctl = ST77XX_MADCTL_MX | ST77XX_MADCTL_MV | ST77XX_MADCTL_RGB;
 80047ca:	f88d 1007 	strb.w	r1, [sp, #7]
    _xstart = _rowstart;
 80047ce:	6243      	str	r3, [r0, #36]	@ 0x24
    break;
 80047d0:	e7e2      	b.n	8004798 <_ZN15Adafruit_ST77xx11setRotationEh+0x34>
 80047d2:	bf00      	nop

080047d4 <_ZN15Adafruit_ST77xxC1EttPFvN15Adafruit_SPITFT6SpiCmdEPhjE>:
Adafruit_ST77xx::Adafruit_ST77xx(uint16_t w, uint16_t h, Adafruit_SPITFT::CallbackType callback)
 80047d4:	b510      	push	{r4, lr}
 80047d6:	4604      	mov	r4, r0
  : Adafruit_SPITFT(w, h, callback)
 80047d8:	f7ff fe40 	bl	800445c <_ZN15Adafruit_SPITFTC1EttPFvNS_6SpiCmdEPhjE>
 80047dc:	2300      	movs	r3, #0
 80047de:	4a02      	ldr	r2, [pc, #8]	@ (80047e8 <_ZN15Adafruit_ST77xxC1EttPFvN15Adafruit_SPITFT6SpiCmdEPhjE+0x14>)
 80047e0:	86a3      	strh	r3, [r4, #52]	@ 0x34
 80047e2:	6022      	str	r2, [r4, #0]
}
 80047e4:	4620      	mov	r0, r4
 80047e6:	bd10      	pop	{r4, pc}
 80047e8:	08013f1c 	.word	0x08013f1c

080047ec <_ZN15Adafruit_ST77xx11displayInitEPKh>:
  numCommands = pgm_read_byte(addr++); // Number of commands to follow
 80047ec:	f811 3b01 	ldrb.w	r3, [r1], #1
  while (numCommands--) {              // For each command...
 80047f0:	b32b      	cbz	r3, 800483e <_ZN15Adafruit_ST77xx11displayInitEPKh+0x52>
void Adafruit_ST77xx::displayInit(const uint8_t *addr) {
 80047f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047f6:	1e5d      	subs	r5, r3, #1
 80047f8:	4680      	mov	r8, r0
 80047fa:	b2ed      	uxtb	r5, r5
    numArgs = pgm_read_byte(addr++);   // Number of args to follow
 80047fc:	784f      	ldrb	r7, [r1, #1]
 80047fe:	1c8e      	adds	r6, r1, #2
    numArgs &= ~ST_CMD_DELAY;          // Mask out delay bit
 8004800:	f007 047f 	and.w	r4, r7, #127	@ 0x7f
    sendCommand(cmd, addr, numArgs);
 8004804:	7809      	ldrb	r1, [r1, #0]
 8004806:	4623      	mov	r3, r4
 8004808:	4632      	mov	r2, r6
 800480a:	4640      	mov	r0, r8
 800480c:	f7ff fe6c 	bl	80044e8 <_ZN15Adafruit_SPITFT11sendCommandEhPKhh>
    if (ms) {
 8004810:	063b      	lsls	r3, r7, #24
    addr += numArgs;
 8004812:	eb06 0104 	add.w	r1, r6, r4
    if (ms) {
 8004816:	d50c      	bpl.n	8004832 <_ZN15Adafruit_ST77xx11displayInitEPKh+0x46>
      ms = pgm_read_byte(addr++); // Read post-command delay time (ms)
 8004818:	5d32      	ldrb	r2, [r6, r4]
      callback(Adafruit_SPITFT::SpiCmd::delay, 0, ms);
 800481a:	f8d8 3030 	ldr.w	r3, [r8, #48]	@ 0x30
 800481e:	2aff      	cmp	r2, #255	@ 0xff
      ms = pgm_read_byte(addr++); // Read post-command delay time (ms)
 8004820:	f101 0401 	add.w	r4, r1, #1
      callback(Adafruit_SPITFT::SpiCmd::delay, 0, ms);
 8004824:	bf08      	it	eq
 8004826:	f44f 72fa 	moveq.w	r2, #500	@ 0x1f4
 800482a:	2100      	movs	r1, #0
 800482c:	2007      	movs	r0, #7
 800482e:	4798      	blx	r3
      ms = pgm_read_byte(addr++); // Read post-command delay time (ms)
 8004830:	4621      	mov	r1, r4
  while (numCommands--) {              // For each command...
 8004832:	3d01      	subs	r5, #1
 8004834:	b2ed      	uxtb	r5, r5
 8004836:	2dff      	cmp	r5, #255	@ 0xff
 8004838:	d1e0      	bne.n	80047fc <_ZN15Adafruit_ST77xx11displayInitEPKh+0x10>
}
 800483a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800483e:	4770      	bx	lr

08004840 <_ZN15Adafruit_ST77xx10commonInitEPKh>:
  begin();
 8004840:	6803      	ldr	r3, [r0, #0]
 8004842:	4a1c      	ldr	r2, [pc, #112]	@ (80048b4 <_ZN15Adafruit_ST77xx10commonInitEPKh+0x74>)
 8004844:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004846:	4293      	cmp	r3, r2
void Adafruit_ST77xx::commonInit(const uint8_t *cmdList) {
 8004848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800484c:	4607      	mov	r7, r0
 800484e:	460c      	mov	r4, r1
 8004850:	d12d      	bne.n	80048ae <_ZN15Adafruit_ST77xx10commonInitEPKh+0x6e>
  _freq = freq;
 8004852:	4a19      	ldr	r2, [pc, #100]	@ (80048b8 <_ZN15Adafruit_ST77xx10commonInitEPKh+0x78>)
 8004854:	62c2      	str	r2, [r0, #44]	@ 0x2c
  invertOnCommand = ST77XX_INVON;
 8004856:	f242 0321 	movw	r3, #8225	@ 0x2021
 800485a:	8503      	strh	r3, [r0, #40]	@ 0x28
  if (cmdList) {
 800485c:	b32c      	cbz	r4, 80048aa <_ZN15Adafruit_ST77xx10commonInitEPKh+0x6a>
  numCommands = pgm_read_byte(addr++); // Number of commands to follow
 800485e:	4621      	mov	r1, r4
 8004860:	f811 3b01 	ldrb.w	r3, [r1], #1
  while (numCommands--) {              // For each command...
 8004864:	1e5d      	subs	r5, r3, #1
 8004866:	b2ed      	uxtb	r5, r5
 8004868:	b1fb      	cbz	r3, 80048aa <_ZN15Adafruit_ST77xx10commonInitEPKh+0x6a>
    numArgs = pgm_read_byte(addr++);   // Number of args to follow
 800486a:	f891 8001 	ldrb.w	r8, [r1, #1]
 800486e:	1c8e      	adds	r6, r1, #2
    numArgs &= ~ST_CMD_DELAY;          // Mask out delay bit
 8004870:	f008 047f 	and.w	r4, r8, #127	@ 0x7f
    sendCommand(cmd, addr, numArgs);
 8004874:	7809      	ldrb	r1, [r1, #0]
 8004876:	4623      	mov	r3, r4
 8004878:	4632      	mov	r2, r6
 800487a:	4638      	mov	r0, r7
 800487c:	f7ff fe34 	bl	80044e8 <_ZN15Adafruit_SPITFT11sendCommandEhPKhh>
    if (ms) {
 8004880:	f018 0f80 	tst.w	r8, #128	@ 0x80
    addr += numArgs;
 8004884:	eb06 0104 	add.w	r1, r6, r4
    if (ms) {
 8004888:	d00b      	beq.n	80048a2 <_ZN15Adafruit_ST77xx10commonInitEPKh+0x62>
      ms = pgm_read_byte(addr++); // Read post-command delay time (ms)
 800488a:	5d32      	ldrb	r2, [r6, r4]
      callback(Adafruit_SPITFT::SpiCmd::delay, 0, ms);
 800488c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800488e:	2aff      	cmp	r2, #255	@ 0xff
      ms = pgm_read_byte(addr++); // Read post-command delay time (ms)
 8004890:	f101 0401 	add.w	r4, r1, #1
      callback(Adafruit_SPITFT::SpiCmd::delay, 0, ms);
 8004894:	bf08      	it	eq
 8004896:	f44f 72fa 	moveq.w	r2, #500	@ 0x1f4
 800489a:	2100      	movs	r1, #0
 800489c:	2007      	movs	r0, #7
 800489e:	4798      	blx	r3
      ms = pgm_read_byte(addr++); // Read post-command delay time (ms)
 80048a0:	4621      	mov	r1, r4
  while (numCommands--) {              // For each command...
 80048a2:	3d01      	subs	r5, #1
 80048a4:	b2ed      	uxtb	r5, r5
 80048a6:	2dff      	cmp	r5, #255	@ 0xff
 80048a8:	d1df      	bne.n	800486a <_ZN15Adafruit_ST77xx10commonInitEPKh+0x2a>
}
 80048aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  begin();
 80048ae:	2100      	movs	r1, #0
 80048b0:	4798      	blx	r3
 80048b2:	e7d3      	b.n	800485c <_ZN15Adafruit_ST77xx10commonInitEPKh+0x1c>
 80048b4:	080046fd 	.word	0x080046fd
 80048b8:	01e84800 	.word	0x01e84800

080048bc <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 80048bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t n = 0;
  while (size--) {
 80048be:	4617      	mov	r7, r2
 80048c0:	b17a      	cbz	r2, 80048e2 <_ZN5Print5writeEPKhj+0x26>
 80048c2:	4605      	mov	r5, r0
 80048c4:	460e      	mov	r6, r1
  size_t n = 0;
 80048c6:	2400      	movs	r4, #0
 80048c8:	e002      	b.n	80048d0 <_ZN5Print5writeEPKhj+0x14>
    if (write(*buffer++)) n++;
 80048ca:	3401      	adds	r4, #1
  while (size--) {
 80048cc:	42a7      	cmp	r7, r4
 80048ce:	d008      	beq.n	80048e2 <_ZN5Print5writeEPKhj+0x26>
    if (write(*buffer++)) n++;
 80048d0:	682b      	ldr	r3, [r5, #0]
 80048d2:	f816 1b01 	ldrb.w	r1, [r6], #1
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4628      	mov	r0, r5
 80048da:	4798      	blx	r3
 80048dc:	2800      	cmp	r0, #0
 80048de:	d1f4      	bne.n	80048ca <_ZN5Print5writeEPKhj+0xe>
 80048e0:	4627      	mov	r7, r4
    else break;
  }
  return n;
}
 80048e2:	4638      	mov	r0, r7
 80048e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048e6:	bf00      	nop

080048e8 <_ZN5Print6printfEPKcz>:
//  n += println();
//  return n;
//}

size_t Print::printf(const char *fmt, ...)
{
 80048e8:	b40e      	push	{r1, r2, r3}
 80048ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048ec:	b08a      	sub	sp, #40	@ 0x28
 80048ee:	aa0f      	add	r2, sp, #60	@ 0x3c
 80048f0:	4605      	mov	r5, r0
 80048f2:	f852 1b04 	ldr.w	r1, [r2], #4
  char buffer[30];
  va_list args;
  va_start(args, fmt);
 80048f6:	9201      	str	r2, [sp, #4]
  int n = vsprintf(buffer, fmt, args);
 80048f8:	a802      	add	r0, sp, #8
 80048fa:	f000 f951 	bl	8004ba0 <vsiprintf>
  if (n < 0)
 80048fe:	1e07      	subs	r7, r0, #0
 8004900:	db19      	blt.n	8004936 <_ZN5Print6printfEPKcz+0x4e>
    return 0;
  auto ret = write((uint8_t*)buffer, n);
 8004902:	682b      	ldr	r3, [r5, #0]
 8004904:	4a10      	ldr	r2, [pc, #64]	@ (8004948 <_ZN5Print6printfEPKcz+0x60>)
 8004906:	685c      	ldr	r4, [r3, #4]
 8004908:	4294      	cmp	r4, r2
 800490a:	d116      	bne.n	800493a <_ZN5Print6printfEPKcz+0x52>
  while (size--) {
 800490c:	b19f      	cbz	r7, 8004936 <_ZN5Print6printfEPKcz+0x4e>
  size_t n = 0;
 800490e:	2400      	movs	r4, #0
  while (size--) {
 8004910:	ae02      	add	r6, sp, #8
 8004912:	e003      	b.n	800491c <_ZN5Print6printfEPKcz+0x34>
    if (write(*buffer++)) n++;
 8004914:	3401      	adds	r4, #1
  while (size--) {
 8004916:	42a7      	cmp	r7, r4
 8004918:	d007      	beq.n	800492a <_ZN5Print6printfEPKcz+0x42>
    if (write(*buffer++)) n++;
 800491a:	682b      	ldr	r3, [r5, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f816 1b01 	ldrb.w	r1, [r6], #1
 8004922:	4628      	mov	r0, r5
 8004924:	4798      	blx	r3
 8004926:	2800      	cmp	r0, #0
 8004928:	d1f4      	bne.n	8004914 <_ZN5Print6printfEPKcz+0x2c>
  va_end(args);
  return ret;
}
 800492a:	4620      	mov	r0, r4
 800492c:	b00a      	add	sp, #40	@ 0x28
 800492e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8004932:	b003      	add	sp, #12
 8004934:	4770      	bx	lr
    return 0;
 8004936:	2400      	movs	r4, #0
 8004938:	e7f7      	b.n	800492a <_ZN5Print6printfEPKcz+0x42>
  auto ret = write((uint8_t*)buffer, n);
 800493a:	463a      	mov	r2, r7
 800493c:	a902      	add	r1, sp, #8
 800493e:	4628      	mov	r0, r5
 8004940:	47a0      	blx	r4
 8004942:	4604      	mov	r4, r0
 8004944:	e7f1      	b.n	800492a <_ZN5Print6printfEPKcz+0x42>
 8004946:	bf00      	nop
 8004948:	080048bd 	.word	0x080048bd

0800494c <_ZN5Print11printNumberEmh>:

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base)
{
 800494c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004950:	b08a      	sub	sp, #40	@ 0x28
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
 8004952:	2300      	movs	r3, #0

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
 8004954:	2a01      	cmp	r2, #1
{
 8004956:	4605      	mov	r5, r0
  *str = '\0';
 8004958:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
  if (base < 2) base = 10;
 800495c:	bf98      	it	ls
 800495e:	220a      	movls	r2, #10
 8004960:	ac09      	add	r4, sp, #36	@ 0x24

  do {
    char c = n % base;
 8004962:	fbb1 fcf2 	udiv	ip, r1, r2
 8004966:	fb02 101c 	mls	r0, r2, ip, r1
 800496a:	b2c3      	uxtb	r3, r0
    n /= base;

    *--str = c < 10 ? c + '0' : c + 'A' - 10;
 800496c:	2809      	cmp	r0, #9
 800496e:	468e      	mov	lr, r1
 8004970:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8004974:	bf8a      	itet	hi
 8004976:	3337      	addhi	r3, #55	@ 0x37
 8004978:	b2c3      	uxtbls	r3, r0
 800497a:	b2db      	uxtbhi	r3, r3
  } while(n);
 800497c:	4596      	cmp	lr, r2
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
 800497e:	f804 3d01 	strb.w	r3, [r4, #-1]!
    n /= base;
 8004982:	4661      	mov	r1, ip
  } while(n);
 8004984:	d2ed      	bcs.n	8004962 <_ZN5Print11printNumberEmh+0x16>
      return write((const uint8_t *)str, strlen(str));
 8004986:	682f      	ldr	r7, [r5, #0]
 8004988:	4620      	mov	r0, r4
 800498a:	f7fb fc49 	bl	8000220 <strlen>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a0f      	ldr	r2, [pc, #60]	@ (80049d0 <_ZN5Print11printNumberEmh+0x84>)
 8004992:	4293      	cmp	r3, r2
 8004994:	4680      	mov	r8, r0
 8004996:	d112      	bne.n	80049be <_ZN5Print11printNumberEmh+0x72>
  while (size--) {
 8004998:	b168      	cbz	r0, 80049b6 <_ZN5Print11printNumberEmh+0x6a>
  size_t n = 0;
 800499a:	2600      	movs	r6, #0
 800499c:	e003      	b.n	80049a6 <_ZN5Print11printNumberEmh+0x5a>
    if (write(*buffer++)) n++;
 800499e:	3601      	adds	r6, #1
  while (size--) {
 80049a0:	45b0      	cmp	r8, r6
 80049a2:	d008      	beq.n	80049b6 <_ZN5Print11printNumberEmh+0x6a>
    if (write(*buffer++)) n++;
 80049a4:	682f      	ldr	r7, [r5, #0]
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049ac:	4628      	mov	r0, r5
 80049ae:	4798      	blx	r3
 80049b0:	2800      	cmp	r0, #0
 80049b2:	d1f4      	bne.n	800499e <_ZN5Print11printNumberEmh+0x52>
 80049b4:	46b0      	mov	r8, r6

  return write(str);
}
 80049b6:	4640      	mov	r0, r8
 80049b8:	b00a      	add	sp, #40	@ 0x28
 80049ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049be:	4602      	mov	r2, r0
 80049c0:	4621      	mov	r1, r4
 80049c2:	4628      	mov	r0, r5
 80049c4:	4798      	blx	r3
 80049c6:	4680      	mov	r8, r0
 80049c8:	4640      	mov	r0, r8
 80049ca:	b00a      	add	sp, #40	@ 0x28
 80049cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049d0:	080048bd 	.word	0x080048bd

080049d4 <_ZN5Print5printEii>:
{
 80049d4:	b570      	push	{r4, r5, r6, lr}
 80049d6:	4606      	mov	r6, r0
 80049d8:	460d      	mov	r5, r1
  if (base == 0) {
 80049da:	b92a      	cbnz	r2, 80049e8 <_ZN5Print5printEii+0x14>
    return write(n);
 80049dc:	6803      	ldr	r3, [r0, #0]
}
 80049de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return write(n);
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	b2c9      	uxtb	r1, r1
 80049e6:	4718      	bx	r3
  } else if (base == 10) {
 80049e8:	2a0a      	cmp	r2, #10
 80049ea:	4614      	mov	r4, r2
 80049ec:	d10e      	bne.n	8004a0c <_ZN5Print5printEii+0x38>
    if (n < 0) {
 80049ee:	2900      	cmp	r1, #0
 80049f0:	da0d      	bge.n	8004a0e <_ZN5Print5printEii+0x3a>
  return write(c);
 80049f2:	6803      	ldr	r3, [r0, #0]
 80049f4:	212d      	movs	r1, #45	@ 0x2d
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4798      	blx	r3
      return printNumber(n, 10) + t;
 80049fa:	4622      	mov	r2, r4
  return write(c);
 80049fc:	4603      	mov	r3, r0
      return printNumber(n, 10) + t;
 80049fe:	4269      	negs	r1, r5
 8004a00:	4630      	mov	r0, r6
  return write(c);
 8004a02:	461c      	mov	r4, r3
      return printNumber(n, 10) + t;
 8004a04:	f7ff ffa2 	bl	800494c <_ZN5Print11printNumberEmh>
 8004a08:	4420      	add	r0, r4
}
 8004a0a:	bd70      	pop	{r4, r5, r6, pc}
    return printNumber(n, base);
 8004a0c:	b2d2      	uxtb	r2, r2
}
 8004a0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return printNumber(n, base);
 8004a12:	f7ff bf9b 	b.w	800494c <_ZN5Print11printNumberEmh>
 8004a16:	bf00      	nop

08004a18 <sbrk_aligned>:
 8004a18:	b570      	push	{r4, r5, r6, lr}
 8004a1a:	4e0f      	ldr	r6, [pc, #60]	@ (8004a58 <sbrk_aligned+0x40>)
 8004a1c:	460c      	mov	r4, r1
 8004a1e:	6831      	ldr	r1, [r6, #0]
 8004a20:	4605      	mov	r5, r0
 8004a22:	b911      	cbnz	r1, 8004a2a <sbrk_aligned+0x12>
 8004a24:	f000 f8ce 	bl	8004bc4 <_sbrk_r>
 8004a28:	6030      	str	r0, [r6, #0]
 8004a2a:	4621      	mov	r1, r4
 8004a2c:	4628      	mov	r0, r5
 8004a2e:	f000 f8c9 	bl	8004bc4 <_sbrk_r>
 8004a32:	1c43      	adds	r3, r0, #1
 8004a34:	d103      	bne.n	8004a3e <sbrk_aligned+0x26>
 8004a36:	f04f 34ff 	mov.w	r4, #4294967295
 8004a3a:	4620      	mov	r0, r4
 8004a3c:	bd70      	pop	{r4, r5, r6, pc}
 8004a3e:	1cc4      	adds	r4, r0, #3
 8004a40:	f024 0403 	bic.w	r4, r4, #3
 8004a44:	42a0      	cmp	r0, r4
 8004a46:	d0f8      	beq.n	8004a3a <sbrk_aligned+0x22>
 8004a48:	1a21      	subs	r1, r4, r0
 8004a4a:	4628      	mov	r0, r5
 8004a4c:	f000 f8ba 	bl	8004bc4 <_sbrk_r>
 8004a50:	3001      	adds	r0, #1
 8004a52:	d1f2      	bne.n	8004a3a <sbrk_aligned+0x22>
 8004a54:	e7ef      	b.n	8004a36 <sbrk_aligned+0x1e>
 8004a56:	bf00      	nop
 8004a58:	200001cc 	.word	0x200001cc

08004a5c <_malloc_r>:
 8004a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a60:	1ccd      	adds	r5, r1, #3
 8004a62:	f025 0503 	bic.w	r5, r5, #3
 8004a66:	3508      	adds	r5, #8
 8004a68:	2d0c      	cmp	r5, #12
 8004a6a:	bf38      	it	cc
 8004a6c:	250c      	movcc	r5, #12
 8004a6e:	2d00      	cmp	r5, #0
 8004a70:	4606      	mov	r6, r0
 8004a72:	db01      	blt.n	8004a78 <_malloc_r+0x1c>
 8004a74:	42a9      	cmp	r1, r5
 8004a76:	d904      	bls.n	8004a82 <_malloc_r+0x26>
 8004a78:	230c      	movs	r3, #12
 8004a7a:	6033      	str	r3, [r6, #0]
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004b58 <_malloc_r+0xfc>
 8004a86:	f000 f869 	bl	8004b5c <__malloc_lock>
 8004a8a:	f8d8 3000 	ldr.w	r3, [r8]
 8004a8e:	461c      	mov	r4, r3
 8004a90:	bb44      	cbnz	r4, 8004ae4 <_malloc_r+0x88>
 8004a92:	4629      	mov	r1, r5
 8004a94:	4630      	mov	r0, r6
 8004a96:	f7ff ffbf 	bl	8004a18 <sbrk_aligned>
 8004a9a:	1c43      	adds	r3, r0, #1
 8004a9c:	4604      	mov	r4, r0
 8004a9e:	d158      	bne.n	8004b52 <_malloc_r+0xf6>
 8004aa0:	f8d8 4000 	ldr.w	r4, [r8]
 8004aa4:	4627      	mov	r7, r4
 8004aa6:	2f00      	cmp	r7, #0
 8004aa8:	d143      	bne.n	8004b32 <_malloc_r+0xd6>
 8004aaa:	2c00      	cmp	r4, #0
 8004aac:	d04b      	beq.n	8004b46 <_malloc_r+0xea>
 8004aae:	6823      	ldr	r3, [r4, #0]
 8004ab0:	4639      	mov	r1, r7
 8004ab2:	4630      	mov	r0, r6
 8004ab4:	eb04 0903 	add.w	r9, r4, r3
 8004ab8:	f000 f884 	bl	8004bc4 <_sbrk_r>
 8004abc:	4581      	cmp	r9, r0
 8004abe:	d142      	bne.n	8004b46 <_malloc_r+0xea>
 8004ac0:	6821      	ldr	r1, [r4, #0]
 8004ac2:	1a6d      	subs	r5, r5, r1
 8004ac4:	4629      	mov	r1, r5
 8004ac6:	4630      	mov	r0, r6
 8004ac8:	f7ff ffa6 	bl	8004a18 <sbrk_aligned>
 8004acc:	3001      	adds	r0, #1
 8004ace:	d03a      	beq.n	8004b46 <_malloc_r+0xea>
 8004ad0:	6823      	ldr	r3, [r4, #0]
 8004ad2:	442b      	add	r3, r5
 8004ad4:	6023      	str	r3, [r4, #0]
 8004ad6:	f8d8 3000 	ldr.w	r3, [r8]
 8004ada:	685a      	ldr	r2, [r3, #4]
 8004adc:	bb62      	cbnz	r2, 8004b38 <_malloc_r+0xdc>
 8004ade:	f8c8 7000 	str.w	r7, [r8]
 8004ae2:	e00f      	b.n	8004b04 <_malloc_r+0xa8>
 8004ae4:	6822      	ldr	r2, [r4, #0]
 8004ae6:	1b52      	subs	r2, r2, r5
 8004ae8:	d420      	bmi.n	8004b2c <_malloc_r+0xd0>
 8004aea:	2a0b      	cmp	r2, #11
 8004aec:	d917      	bls.n	8004b1e <_malloc_r+0xc2>
 8004aee:	1961      	adds	r1, r4, r5
 8004af0:	42a3      	cmp	r3, r4
 8004af2:	6025      	str	r5, [r4, #0]
 8004af4:	bf18      	it	ne
 8004af6:	6059      	strne	r1, [r3, #4]
 8004af8:	6863      	ldr	r3, [r4, #4]
 8004afa:	bf08      	it	eq
 8004afc:	f8c8 1000 	streq.w	r1, [r8]
 8004b00:	5162      	str	r2, [r4, r5]
 8004b02:	604b      	str	r3, [r1, #4]
 8004b04:	4630      	mov	r0, r6
 8004b06:	f000 f82f 	bl	8004b68 <__malloc_unlock>
 8004b0a:	f104 000b 	add.w	r0, r4, #11
 8004b0e:	1d23      	adds	r3, r4, #4
 8004b10:	f020 0007 	bic.w	r0, r0, #7
 8004b14:	1ac2      	subs	r2, r0, r3
 8004b16:	bf1c      	itt	ne
 8004b18:	1a1b      	subne	r3, r3, r0
 8004b1a:	50a3      	strne	r3, [r4, r2]
 8004b1c:	e7af      	b.n	8004a7e <_malloc_r+0x22>
 8004b1e:	6862      	ldr	r2, [r4, #4]
 8004b20:	42a3      	cmp	r3, r4
 8004b22:	bf0c      	ite	eq
 8004b24:	f8c8 2000 	streq.w	r2, [r8]
 8004b28:	605a      	strne	r2, [r3, #4]
 8004b2a:	e7eb      	b.n	8004b04 <_malloc_r+0xa8>
 8004b2c:	4623      	mov	r3, r4
 8004b2e:	6864      	ldr	r4, [r4, #4]
 8004b30:	e7ae      	b.n	8004a90 <_malloc_r+0x34>
 8004b32:	463c      	mov	r4, r7
 8004b34:	687f      	ldr	r7, [r7, #4]
 8004b36:	e7b6      	b.n	8004aa6 <_malloc_r+0x4a>
 8004b38:	461a      	mov	r2, r3
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	42a3      	cmp	r3, r4
 8004b3e:	d1fb      	bne.n	8004b38 <_malloc_r+0xdc>
 8004b40:	2300      	movs	r3, #0
 8004b42:	6053      	str	r3, [r2, #4]
 8004b44:	e7de      	b.n	8004b04 <_malloc_r+0xa8>
 8004b46:	230c      	movs	r3, #12
 8004b48:	6033      	str	r3, [r6, #0]
 8004b4a:	4630      	mov	r0, r6
 8004b4c:	f000 f80c 	bl	8004b68 <__malloc_unlock>
 8004b50:	e794      	b.n	8004a7c <_malloc_r+0x20>
 8004b52:	6005      	str	r5, [r0, #0]
 8004b54:	e7d6      	b.n	8004b04 <_malloc_r+0xa8>
 8004b56:	bf00      	nop
 8004b58:	200001d0 	.word	0x200001d0

08004b5c <__malloc_lock>:
 8004b5c:	4801      	ldr	r0, [pc, #4]	@ (8004b64 <__malloc_lock+0x8>)
 8004b5e:	f000 b86b 	b.w	8004c38 <__retarget_lock_acquire_recursive>
 8004b62:	bf00      	nop
 8004b64:	20000310 	.word	0x20000310

08004b68 <__malloc_unlock>:
 8004b68:	4801      	ldr	r0, [pc, #4]	@ (8004b70 <__malloc_unlock+0x8>)
 8004b6a:	f000 b866 	b.w	8004c3a <__retarget_lock_release_recursive>
 8004b6e:	bf00      	nop
 8004b70:	20000310 	.word	0x20000310

08004b74 <_vsiprintf_r>:
 8004b74:	b500      	push	{lr}
 8004b76:	b09b      	sub	sp, #108	@ 0x6c
 8004b78:	9100      	str	r1, [sp, #0]
 8004b7a:	9104      	str	r1, [sp, #16]
 8004b7c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004b80:	9105      	str	r1, [sp, #20]
 8004b82:	9102      	str	r1, [sp, #8]
 8004b84:	4905      	ldr	r1, [pc, #20]	@ (8004b9c <_vsiprintf_r+0x28>)
 8004b86:	9103      	str	r1, [sp, #12]
 8004b88:	4669      	mov	r1, sp
 8004b8a:	f000 f8fd 	bl	8004d88 <_svfiprintf_r>
 8004b8e:	9b00      	ldr	r3, [sp, #0]
 8004b90:	2200      	movs	r2, #0
 8004b92:	701a      	strb	r2, [r3, #0]
 8004b94:	b01b      	add	sp, #108	@ 0x6c
 8004b96:	f85d fb04 	ldr.w	pc, [sp], #4
 8004b9a:	bf00      	nop
 8004b9c:	ffff0208 	.word	0xffff0208

08004ba0 <vsiprintf>:
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	460a      	mov	r2, r1
 8004ba4:	4601      	mov	r1, r0
 8004ba6:	4802      	ldr	r0, [pc, #8]	@ (8004bb0 <vsiprintf+0x10>)
 8004ba8:	6800      	ldr	r0, [r0, #0]
 8004baa:	f7ff bfe3 	b.w	8004b74 <_vsiprintf_r>
 8004bae:	bf00      	nop
 8004bb0:	2000000c 	.word	0x2000000c

08004bb4 <memset>:
 8004bb4:	4402      	add	r2, r0
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d100      	bne.n	8004bbe <memset+0xa>
 8004bbc:	4770      	bx	lr
 8004bbe:	f803 1b01 	strb.w	r1, [r3], #1
 8004bc2:	e7f9      	b.n	8004bb8 <memset+0x4>

08004bc4 <_sbrk_r>:
 8004bc4:	b538      	push	{r3, r4, r5, lr}
 8004bc6:	4d06      	ldr	r5, [pc, #24]	@ (8004be0 <_sbrk_r+0x1c>)
 8004bc8:	2300      	movs	r3, #0
 8004bca:	4604      	mov	r4, r0
 8004bcc:	4608      	mov	r0, r1
 8004bce:	602b      	str	r3, [r5, #0]
 8004bd0:	f7fc f9d2 	bl	8000f78 <_sbrk>
 8004bd4:	1c43      	adds	r3, r0, #1
 8004bd6:	d102      	bne.n	8004bde <_sbrk_r+0x1a>
 8004bd8:	682b      	ldr	r3, [r5, #0]
 8004bda:	b103      	cbz	r3, 8004bde <_sbrk_r+0x1a>
 8004bdc:	6023      	str	r3, [r4, #0]
 8004bde:	bd38      	pop	{r3, r4, r5, pc}
 8004be0:	2000030c 	.word	0x2000030c

08004be4 <__errno>:
 8004be4:	4b01      	ldr	r3, [pc, #4]	@ (8004bec <__errno+0x8>)
 8004be6:	6818      	ldr	r0, [r3, #0]
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	2000000c 	.word	0x2000000c

08004bf0 <__libc_init_array>:
 8004bf0:	b570      	push	{r4, r5, r6, lr}
 8004bf2:	4d0d      	ldr	r5, [pc, #52]	@ (8004c28 <__libc_init_array+0x38>)
 8004bf4:	4c0d      	ldr	r4, [pc, #52]	@ (8004c2c <__libc_init_array+0x3c>)
 8004bf6:	1b64      	subs	r4, r4, r5
 8004bf8:	10a4      	asrs	r4, r4, #2
 8004bfa:	2600      	movs	r6, #0
 8004bfc:	42a6      	cmp	r6, r4
 8004bfe:	d109      	bne.n	8004c14 <__libc_init_array+0x24>
 8004c00:	4d0b      	ldr	r5, [pc, #44]	@ (8004c30 <__libc_init_array+0x40>)
 8004c02:	4c0c      	ldr	r4, [pc, #48]	@ (8004c34 <__libc_init_array+0x44>)
 8004c04:	f000 fba8 	bl	8005358 <_init>
 8004c08:	1b64      	subs	r4, r4, r5
 8004c0a:	10a4      	asrs	r4, r4, #2
 8004c0c:	2600      	movs	r6, #0
 8004c0e:	42a6      	cmp	r6, r4
 8004c10:	d105      	bne.n	8004c1e <__libc_init_array+0x2e>
 8004c12:	bd70      	pop	{r4, r5, r6, pc}
 8004c14:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c18:	4798      	blx	r3
 8004c1a:	3601      	adds	r6, #1
 8004c1c:	e7ee      	b.n	8004bfc <__libc_init_array+0xc>
 8004c1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c22:	4798      	blx	r3
 8004c24:	3601      	adds	r6, #1
 8004c26:	e7f2      	b.n	8004c0e <__libc_init_array+0x1e>
 8004c28:	08013fb0 	.word	0x08013fb0
 8004c2c:	08013fb0 	.word	0x08013fb0
 8004c30:	08013fb0 	.word	0x08013fb0
 8004c34:	08013fb8 	.word	0x08013fb8

08004c38 <__retarget_lock_acquire_recursive>:
 8004c38:	4770      	bx	lr

08004c3a <__retarget_lock_release_recursive>:
 8004c3a:	4770      	bx	lr

08004c3c <_free_r>:
 8004c3c:	b538      	push	{r3, r4, r5, lr}
 8004c3e:	4605      	mov	r5, r0
 8004c40:	2900      	cmp	r1, #0
 8004c42:	d041      	beq.n	8004cc8 <_free_r+0x8c>
 8004c44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c48:	1f0c      	subs	r4, r1, #4
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	bfb8      	it	lt
 8004c4e:	18e4      	addlt	r4, r4, r3
 8004c50:	f7ff ff84 	bl	8004b5c <__malloc_lock>
 8004c54:	4a1d      	ldr	r2, [pc, #116]	@ (8004ccc <_free_r+0x90>)
 8004c56:	6813      	ldr	r3, [r2, #0]
 8004c58:	b933      	cbnz	r3, 8004c68 <_free_r+0x2c>
 8004c5a:	6063      	str	r3, [r4, #4]
 8004c5c:	6014      	str	r4, [r2, #0]
 8004c5e:	4628      	mov	r0, r5
 8004c60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c64:	f7ff bf80 	b.w	8004b68 <__malloc_unlock>
 8004c68:	42a3      	cmp	r3, r4
 8004c6a:	d908      	bls.n	8004c7e <_free_r+0x42>
 8004c6c:	6820      	ldr	r0, [r4, #0]
 8004c6e:	1821      	adds	r1, r4, r0
 8004c70:	428b      	cmp	r3, r1
 8004c72:	bf01      	itttt	eq
 8004c74:	6819      	ldreq	r1, [r3, #0]
 8004c76:	685b      	ldreq	r3, [r3, #4]
 8004c78:	1809      	addeq	r1, r1, r0
 8004c7a:	6021      	streq	r1, [r4, #0]
 8004c7c:	e7ed      	b.n	8004c5a <_free_r+0x1e>
 8004c7e:	461a      	mov	r2, r3
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	b10b      	cbz	r3, 8004c88 <_free_r+0x4c>
 8004c84:	42a3      	cmp	r3, r4
 8004c86:	d9fa      	bls.n	8004c7e <_free_r+0x42>
 8004c88:	6811      	ldr	r1, [r2, #0]
 8004c8a:	1850      	adds	r0, r2, r1
 8004c8c:	42a0      	cmp	r0, r4
 8004c8e:	d10b      	bne.n	8004ca8 <_free_r+0x6c>
 8004c90:	6820      	ldr	r0, [r4, #0]
 8004c92:	4401      	add	r1, r0
 8004c94:	1850      	adds	r0, r2, r1
 8004c96:	4283      	cmp	r3, r0
 8004c98:	6011      	str	r1, [r2, #0]
 8004c9a:	d1e0      	bne.n	8004c5e <_free_r+0x22>
 8004c9c:	6818      	ldr	r0, [r3, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	6053      	str	r3, [r2, #4]
 8004ca2:	4408      	add	r0, r1
 8004ca4:	6010      	str	r0, [r2, #0]
 8004ca6:	e7da      	b.n	8004c5e <_free_r+0x22>
 8004ca8:	d902      	bls.n	8004cb0 <_free_r+0x74>
 8004caa:	230c      	movs	r3, #12
 8004cac:	602b      	str	r3, [r5, #0]
 8004cae:	e7d6      	b.n	8004c5e <_free_r+0x22>
 8004cb0:	6820      	ldr	r0, [r4, #0]
 8004cb2:	1821      	adds	r1, r4, r0
 8004cb4:	428b      	cmp	r3, r1
 8004cb6:	bf04      	itt	eq
 8004cb8:	6819      	ldreq	r1, [r3, #0]
 8004cba:	685b      	ldreq	r3, [r3, #4]
 8004cbc:	6063      	str	r3, [r4, #4]
 8004cbe:	bf04      	itt	eq
 8004cc0:	1809      	addeq	r1, r1, r0
 8004cc2:	6021      	streq	r1, [r4, #0]
 8004cc4:	6054      	str	r4, [r2, #4]
 8004cc6:	e7ca      	b.n	8004c5e <_free_r+0x22>
 8004cc8:	bd38      	pop	{r3, r4, r5, pc}
 8004cca:	bf00      	nop
 8004ccc:	200001d0 	.word	0x200001d0

08004cd0 <__ssputs_r>:
 8004cd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cd4:	688e      	ldr	r6, [r1, #8]
 8004cd6:	461f      	mov	r7, r3
 8004cd8:	42be      	cmp	r6, r7
 8004cda:	680b      	ldr	r3, [r1, #0]
 8004cdc:	4682      	mov	sl, r0
 8004cde:	460c      	mov	r4, r1
 8004ce0:	4690      	mov	r8, r2
 8004ce2:	d82d      	bhi.n	8004d40 <__ssputs_r+0x70>
 8004ce4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ce8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004cec:	d026      	beq.n	8004d3c <__ssputs_r+0x6c>
 8004cee:	6965      	ldr	r5, [r4, #20]
 8004cf0:	6909      	ldr	r1, [r1, #16]
 8004cf2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004cf6:	eba3 0901 	sub.w	r9, r3, r1
 8004cfa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004cfe:	1c7b      	adds	r3, r7, #1
 8004d00:	444b      	add	r3, r9
 8004d02:	106d      	asrs	r5, r5, #1
 8004d04:	429d      	cmp	r5, r3
 8004d06:	bf38      	it	cc
 8004d08:	461d      	movcc	r5, r3
 8004d0a:	0553      	lsls	r3, r2, #21
 8004d0c:	d527      	bpl.n	8004d5e <__ssputs_r+0x8e>
 8004d0e:	4629      	mov	r1, r5
 8004d10:	f7ff fea4 	bl	8004a5c <_malloc_r>
 8004d14:	4606      	mov	r6, r0
 8004d16:	b360      	cbz	r0, 8004d72 <__ssputs_r+0xa2>
 8004d18:	6921      	ldr	r1, [r4, #16]
 8004d1a:	464a      	mov	r2, r9
 8004d1c:	f000 fad8 	bl	80052d0 <memcpy>
 8004d20:	89a3      	ldrh	r3, [r4, #12]
 8004d22:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004d26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d2a:	81a3      	strh	r3, [r4, #12]
 8004d2c:	6126      	str	r6, [r4, #16]
 8004d2e:	6165      	str	r5, [r4, #20]
 8004d30:	444e      	add	r6, r9
 8004d32:	eba5 0509 	sub.w	r5, r5, r9
 8004d36:	6026      	str	r6, [r4, #0]
 8004d38:	60a5      	str	r5, [r4, #8]
 8004d3a:	463e      	mov	r6, r7
 8004d3c:	42be      	cmp	r6, r7
 8004d3e:	d900      	bls.n	8004d42 <__ssputs_r+0x72>
 8004d40:	463e      	mov	r6, r7
 8004d42:	6820      	ldr	r0, [r4, #0]
 8004d44:	4632      	mov	r2, r6
 8004d46:	4641      	mov	r1, r8
 8004d48:	f000 faa8 	bl	800529c <memmove>
 8004d4c:	68a3      	ldr	r3, [r4, #8]
 8004d4e:	1b9b      	subs	r3, r3, r6
 8004d50:	60a3      	str	r3, [r4, #8]
 8004d52:	6823      	ldr	r3, [r4, #0]
 8004d54:	4433      	add	r3, r6
 8004d56:	6023      	str	r3, [r4, #0]
 8004d58:	2000      	movs	r0, #0
 8004d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d5e:	462a      	mov	r2, r5
 8004d60:	f000 fac4 	bl	80052ec <_realloc_r>
 8004d64:	4606      	mov	r6, r0
 8004d66:	2800      	cmp	r0, #0
 8004d68:	d1e0      	bne.n	8004d2c <__ssputs_r+0x5c>
 8004d6a:	6921      	ldr	r1, [r4, #16]
 8004d6c:	4650      	mov	r0, sl
 8004d6e:	f7ff ff65 	bl	8004c3c <_free_r>
 8004d72:	230c      	movs	r3, #12
 8004d74:	f8ca 3000 	str.w	r3, [sl]
 8004d78:	89a3      	ldrh	r3, [r4, #12]
 8004d7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d7e:	81a3      	strh	r3, [r4, #12]
 8004d80:	f04f 30ff 	mov.w	r0, #4294967295
 8004d84:	e7e9      	b.n	8004d5a <__ssputs_r+0x8a>
	...

08004d88 <_svfiprintf_r>:
 8004d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d8c:	4698      	mov	r8, r3
 8004d8e:	898b      	ldrh	r3, [r1, #12]
 8004d90:	061b      	lsls	r3, r3, #24
 8004d92:	b09d      	sub	sp, #116	@ 0x74
 8004d94:	4607      	mov	r7, r0
 8004d96:	460d      	mov	r5, r1
 8004d98:	4614      	mov	r4, r2
 8004d9a:	d510      	bpl.n	8004dbe <_svfiprintf_r+0x36>
 8004d9c:	690b      	ldr	r3, [r1, #16]
 8004d9e:	b973      	cbnz	r3, 8004dbe <_svfiprintf_r+0x36>
 8004da0:	2140      	movs	r1, #64	@ 0x40
 8004da2:	f7ff fe5b 	bl	8004a5c <_malloc_r>
 8004da6:	6028      	str	r0, [r5, #0]
 8004da8:	6128      	str	r0, [r5, #16]
 8004daa:	b930      	cbnz	r0, 8004dba <_svfiprintf_r+0x32>
 8004dac:	230c      	movs	r3, #12
 8004dae:	603b      	str	r3, [r7, #0]
 8004db0:	f04f 30ff 	mov.w	r0, #4294967295
 8004db4:	b01d      	add	sp, #116	@ 0x74
 8004db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dba:	2340      	movs	r3, #64	@ 0x40
 8004dbc:	616b      	str	r3, [r5, #20]
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dc2:	2320      	movs	r3, #32
 8004dc4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004dc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8004dcc:	2330      	movs	r3, #48	@ 0x30
 8004dce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004f6c <_svfiprintf_r+0x1e4>
 8004dd2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004dd6:	f04f 0901 	mov.w	r9, #1
 8004dda:	4623      	mov	r3, r4
 8004ddc:	469a      	mov	sl, r3
 8004dde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004de2:	b10a      	cbz	r2, 8004de8 <_svfiprintf_r+0x60>
 8004de4:	2a25      	cmp	r2, #37	@ 0x25
 8004de6:	d1f9      	bne.n	8004ddc <_svfiprintf_r+0x54>
 8004de8:	ebba 0b04 	subs.w	fp, sl, r4
 8004dec:	d00b      	beq.n	8004e06 <_svfiprintf_r+0x7e>
 8004dee:	465b      	mov	r3, fp
 8004df0:	4622      	mov	r2, r4
 8004df2:	4629      	mov	r1, r5
 8004df4:	4638      	mov	r0, r7
 8004df6:	f7ff ff6b 	bl	8004cd0 <__ssputs_r>
 8004dfa:	3001      	adds	r0, #1
 8004dfc:	f000 80a7 	beq.w	8004f4e <_svfiprintf_r+0x1c6>
 8004e00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e02:	445a      	add	r2, fp
 8004e04:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e06:	f89a 3000 	ldrb.w	r3, [sl]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	f000 809f 	beq.w	8004f4e <_svfiprintf_r+0x1c6>
 8004e10:	2300      	movs	r3, #0
 8004e12:	f04f 32ff 	mov.w	r2, #4294967295
 8004e16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e1a:	f10a 0a01 	add.w	sl, sl, #1
 8004e1e:	9304      	str	r3, [sp, #16]
 8004e20:	9307      	str	r3, [sp, #28]
 8004e22:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004e26:	931a      	str	r3, [sp, #104]	@ 0x68
 8004e28:	4654      	mov	r4, sl
 8004e2a:	2205      	movs	r2, #5
 8004e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e30:	484e      	ldr	r0, [pc, #312]	@ (8004f6c <_svfiprintf_r+0x1e4>)
 8004e32:	f7fb f9fd 	bl	8000230 <memchr>
 8004e36:	9a04      	ldr	r2, [sp, #16]
 8004e38:	b9d8      	cbnz	r0, 8004e72 <_svfiprintf_r+0xea>
 8004e3a:	06d0      	lsls	r0, r2, #27
 8004e3c:	bf44      	itt	mi
 8004e3e:	2320      	movmi	r3, #32
 8004e40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e44:	0711      	lsls	r1, r2, #28
 8004e46:	bf44      	itt	mi
 8004e48:	232b      	movmi	r3, #43	@ 0x2b
 8004e4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e4e:	f89a 3000 	ldrb.w	r3, [sl]
 8004e52:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e54:	d015      	beq.n	8004e82 <_svfiprintf_r+0xfa>
 8004e56:	9a07      	ldr	r2, [sp, #28]
 8004e58:	4654      	mov	r4, sl
 8004e5a:	2000      	movs	r0, #0
 8004e5c:	f04f 0c0a 	mov.w	ip, #10
 8004e60:	4621      	mov	r1, r4
 8004e62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e66:	3b30      	subs	r3, #48	@ 0x30
 8004e68:	2b09      	cmp	r3, #9
 8004e6a:	d94b      	bls.n	8004f04 <_svfiprintf_r+0x17c>
 8004e6c:	b1b0      	cbz	r0, 8004e9c <_svfiprintf_r+0x114>
 8004e6e:	9207      	str	r2, [sp, #28]
 8004e70:	e014      	b.n	8004e9c <_svfiprintf_r+0x114>
 8004e72:	eba0 0308 	sub.w	r3, r0, r8
 8004e76:	fa09 f303 	lsl.w	r3, r9, r3
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	9304      	str	r3, [sp, #16]
 8004e7e:	46a2      	mov	sl, r4
 8004e80:	e7d2      	b.n	8004e28 <_svfiprintf_r+0xa0>
 8004e82:	9b03      	ldr	r3, [sp, #12]
 8004e84:	1d19      	adds	r1, r3, #4
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	9103      	str	r1, [sp, #12]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	bfbb      	ittet	lt
 8004e8e:	425b      	neglt	r3, r3
 8004e90:	f042 0202 	orrlt.w	r2, r2, #2
 8004e94:	9307      	strge	r3, [sp, #28]
 8004e96:	9307      	strlt	r3, [sp, #28]
 8004e98:	bfb8      	it	lt
 8004e9a:	9204      	strlt	r2, [sp, #16]
 8004e9c:	7823      	ldrb	r3, [r4, #0]
 8004e9e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004ea0:	d10a      	bne.n	8004eb8 <_svfiprintf_r+0x130>
 8004ea2:	7863      	ldrb	r3, [r4, #1]
 8004ea4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ea6:	d132      	bne.n	8004f0e <_svfiprintf_r+0x186>
 8004ea8:	9b03      	ldr	r3, [sp, #12]
 8004eaa:	1d1a      	adds	r2, r3, #4
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	9203      	str	r2, [sp, #12]
 8004eb0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004eb4:	3402      	adds	r4, #2
 8004eb6:	9305      	str	r3, [sp, #20]
 8004eb8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004f7c <_svfiprintf_r+0x1f4>
 8004ebc:	7821      	ldrb	r1, [r4, #0]
 8004ebe:	2203      	movs	r2, #3
 8004ec0:	4650      	mov	r0, sl
 8004ec2:	f7fb f9b5 	bl	8000230 <memchr>
 8004ec6:	b138      	cbz	r0, 8004ed8 <_svfiprintf_r+0x150>
 8004ec8:	9b04      	ldr	r3, [sp, #16]
 8004eca:	eba0 000a 	sub.w	r0, r0, sl
 8004ece:	2240      	movs	r2, #64	@ 0x40
 8004ed0:	4082      	lsls	r2, r0
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	3401      	adds	r4, #1
 8004ed6:	9304      	str	r3, [sp, #16]
 8004ed8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004edc:	4824      	ldr	r0, [pc, #144]	@ (8004f70 <_svfiprintf_r+0x1e8>)
 8004ede:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004ee2:	2206      	movs	r2, #6
 8004ee4:	f7fb f9a4 	bl	8000230 <memchr>
 8004ee8:	2800      	cmp	r0, #0
 8004eea:	d036      	beq.n	8004f5a <_svfiprintf_r+0x1d2>
 8004eec:	4b21      	ldr	r3, [pc, #132]	@ (8004f74 <_svfiprintf_r+0x1ec>)
 8004eee:	bb1b      	cbnz	r3, 8004f38 <_svfiprintf_r+0x1b0>
 8004ef0:	9b03      	ldr	r3, [sp, #12]
 8004ef2:	3307      	adds	r3, #7
 8004ef4:	f023 0307 	bic.w	r3, r3, #7
 8004ef8:	3308      	adds	r3, #8
 8004efa:	9303      	str	r3, [sp, #12]
 8004efc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004efe:	4433      	add	r3, r6
 8004f00:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f02:	e76a      	b.n	8004dda <_svfiprintf_r+0x52>
 8004f04:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f08:	460c      	mov	r4, r1
 8004f0a:	2001      	movs	r0, #1
 8004f0c:	e7a8      	b.n	8004e60 <_svfiprintf_r+0xd8>
 8004f0e:	2300      	movs	r3, #0
 8004f10:	3401      	adds	r4, #1
 8004f12:	9305      	str	r3, [sp, #20]
 8004f14:	4619      	mov	r1, r3
 8004f16:	f04f 0c0a 	mov.w	ip, #10
 8004f1a:	4620      	mov	r0, r4
 8004f1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f20:	3a30      	subs	r2, #48	@ 0x30
 8004f22:	2a09      	cmp	r2, #9
 8004f24:	d903      	bls.n	8004f2e <_svfiprintf_r+0x1a6>
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d0c6      	beq.n	8004eb8 <_svfiprintf_r+0x130>
 8004f2a:	9105      	str	r1, [sp, #20]
 8004f2c:	e7c4      	b.n	8004eb8 <_svfiprintf_r+0x130>
 8004f2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f32:	4604      	mov	r4, r0
 8004f34:	2301      	movs	r3, #1
 8004f36:	e7f0      	b.n	8004f1a <_svfiprintf_r+0x192>
 8004f38:	ab03      	add	r3, sp, #12
 8004f3a:	9300      	str	r3, [sp, #0]
 8004f3c:	462a      	mov	r2, r5
 8004f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8004f78 <_svfiprintf_r+0x1f0>)
 8004f40:	a904      	add	r1, sp, #16
 8004f42:	4638      	mov	r0, r7
 8004f44:	f3af 8000 	nop.w
 8004f48:	1c42      	adds	r2, r0, #1
 8004f4a:	4606      	mov	r6, r0
 8004f4c:	d1d6      	bne.n	8004efc <_svfiprintf_r+0x174>
 8004f4e:	89ab      	ldrh	r3, [r5, #12]
 8004f50:	065b      	lsls	r3, r3, #25
 8004f52:	f53f af2d 	bmi.w	8004db0 <_svfiprintf_r+0x28>
 8004f56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f58:	e72c      	b.n	8004db4 <_svfiprintf_r+0x2c>
 8004f5a:	ab03      	add	r3, sp, #12
 8004f5c:	9300      	str	r3, [sp, #0]
 8004f5e:	462a      	mov	r2, r5
 8004f60:	4b05      	ldr	r3, [pc, #20]	@ (8004f78 <_svfiprintf_r+0x1f0>)
 8004f62:	a904      	add	r1, sp, #16
 8004f64:	4638      	mov	r0, r7
 8004f66:	f000 f879 	bl	800505c <_printf_i>
 8004f6a:	e7ed      	b.n	8004f48 <_svfiprintf_r+0x1c0>
 8004f6c:	08013f74 	.word	0x08013f74
 8004f70:	08013f7e 	.word	0x08013f7e
 8004f74:	00000000 	.word	0x00000000
 8004f78:	08004cd1 	.word	0x08004cd1
 8004f7c:	08013f7a 	.word	0x08013f7a

08004f80 <_printf_common>:
 8004f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f84:	4616      	mov	r6, r2
 8004f86:	4698      	mov	r8, r3
 8004f88:	688a      	ldr	r2, [r1, #8]
 8004f8a:	690b      	ldr	r3, [r1, #16]
 8004f8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f90:	4293      	cmp	r3, r2
 8004f92:	bfb8      	it	lt
 8004f94:	4613      	movlt	r3, r2
 8004f96:	6033      	str	r3, [r6, #0]
 8004f98:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f9c:	4607      	mov	r7, r0
 8004f9e:	460c      	mov	r4, r1
 8004fa0:	b10a      	cbz	r2, 8004fa6 <_printf_common+0x26>
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	6033      	str	r3, [r6, #0]
 8004fa6:	6823      	ldr	r3, [r4, #0]
 8004fa8:	0699      	lsls	r1, r3, #26
 8004faa:	bf42      	ittt	mi
 8004fac:	6833      	ldrmi	r3, [r6, #0]
 8004fae:	3302      	addmi	r3, #2
 8004fb0:	6033      	strmi	r3, [r6, #0]
 8004fb2:	6825      	ldr	r5, [r4, #0]
 8004fb4:	f015 0506 	ands.w	r5, r5, #6
 8004fb8:	d106      	bne.n	8004fc8 <_printf_common+0x48>
 8004fba:	f104 0a19 	add.w	sl, r4, #25
 8004fbe:	68e3      	ldr	r3, [r4, #12]
 8004fc0:	6832      	ldr	r2, [r6, #0]
 8004fc2:	1a9b      	subs	r3, r3, r2
 8004fc4:	42ab      	cmp	r3, r5
 8004fc6:	dc26      	bgt.n	8005016 <_printf_common+0x96>
 8004fc8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004fcc:	6822      	ldr	r2, [r4, #0]
 8004fce:	3b00      	subs	r3, #0
 8004fd0:	bf18      	it	ne
 8004fd2:	2301      	movne	r3, #1
 8004fd4:	0692      	lsls	r2, r2, #26
 8004fd6:	d42b      	bmi.n	8005030 <_printf_common+0xb0>
 8004fd8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004fdc:	4641      	mov	r1, r8
 8004fde:	4638      	mov	r0, r7
 8004fe0:	47c8      	blx	r9
 8004fe2:	3001      	adds	r0, #1
 8004fe4:	d01e      	beq.n	8005024 <_printf_common+0xa4>
 8004fe6:	6823      	ldr	r3, [r4, #0]
 8004fe8:	6922      	ldr	r2, [r4, #16]
 8004fea:	f003 0306 	and.w	r3, r3, #6
 8004fee:	2b04      	cmp	r3, #4
 8004ff0:	bf02      	ittt	eq
 8004ff2:	68e5      	ldreq	r5, [r4, #12]
 8004ff4:	6833      	ldreq	r3, [r6, #0]
 8004ff6:	1aed      	subeq	r5, r5, r3
 8004ff8:	68a3      	ldr	r3, [r4, #8]
 8004ffa:	bf0c      	ite	eq
 8004ffc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005000:	2500      	movne	r5, #0
 8005002:	4293      	cmp	r3, r2
 8005004:	bfc4      	itt	gt
 8005006:	1a9b      	subgt	r3, r3, r2
 8005008:	18ed      	addgt	r5, r5, r3
 800500a:	2600      	movs	r6, #0
 800500c:	341a      	adds	r4, #26
 800500e:	42b5      	cmp	r5, r6
 8005010:	d11a      	bne.n	8005048 <_printf_common+0xc8>
 8005012:	2000      	movs	r0, #0
 8005014:	e008      	b.n	8005028 <_printf_common+0xa8>
 8005016:	2301      	movs	r3, #1
 8005018:	4652      	mov	r2, sl
 800501a:	4641      	mov	r1, r8
 800501c:	4638      	mov	r0, r7
 800501e:	47c8      	blx	r9
 8005020:	3001      	adds	r0, #1
 8005022:	d103      	bne.n	800502c <_printf_common+0xac>
 8005024:	f04f 30ff 	mov.w	r0, #4294967295
 8005028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800502c:	3501      	adds	r5, #1
 800502e:	e7c6      	b.n	8004fbe <_printf_common+0x3e>
 8005030:	18e1      	adds	r1, r4, r3
 8005032:	1c5a      	adds	r2, r3, #1
 8005034:	2030      	movs	r0, #48	@ 0x30
 8005036:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800503a:	4422      	add	r2, r4
 800503c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005040:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005044:	3302      	adds	r3, #2
 8005046:	e7c7      	b.n	8004fd8 <_printf_common+0x58>
 8005048:	2301      	movs	r3, #1
 800504a:	4622      	mov	r2, r4
 800504c:	4641      	mov	r1, r8
 800504e:	4638      	mov	r0, r7
 8005050:	47c8      	blx	r9
 8005052:	3001      	adds	r0, #1
 8005054:	d0e6      	beq.n	8005024 <_printf_common+0xa4>
 8005056:	3601      	adds	r6, #1
 8005058:	e7d9      	b.n	800500e <_printf_common+0x8e>
	...

0800505c <_printf_i>:
 800505c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005060:	7e0f      	ldrb	r7, [r1, #24]
 8005062:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005064:	2f78      	cmp	r7, #120	@ 0x78
 8005066:	4691      	mov	r9, r2
 8005068:	4680      	mov	r8, r0
 800506a:	460c      	mov	r4, r1
 800506c:	469a      	mov	sl, r3
 800506e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005072:	d807      	bhi.n	8005084 <_printf_i+0x28>
 8005074:	2f62      	cmp	r7, #98	@ 0x62
 8005076:	d80a      	bhi.n	800508e <_printf_i+0x32>
 8005078:	2f00      	cmp	r7, #0
 800507a:	f000 80d2 	beq.w	8005222 <_printf_i+0x1c6>
 800507e:	2f58      	cmp	r7, #88	@ 0x58
 8005080:	f000 80b9 	beq.w	80051f6 <_printf_i+0x19a>
 8005084:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005088:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800508c:	e03a      	b.n	8005104 <_printf_i+0xa8>
 800508e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005092:	2b15      	cmp	r3, #21
 8005094:	d8f6      	bhi.n	8005084 <_printf_i+0x28>
 8005096:	a101      	add	r1, pc, #4	@ (adr r1, 800509c <_printf_i+0x40>)
 8005098:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800509c:	080050f5 	.word	0x080050f5
 80050a0:	08005109 	.word	0x08005109
 80050a4:	08005085 	.word	0x08005085
 80050a8:	08005085 	.word	0x08005085
 80050ac:	08005085 	.word	0x08005085
 80050b0:	08005085 	.word	0x08005085
 80050b4:	08005109 	.word	0x08005109
 80050b8:	08005085 	.word	0x08005085
 80050bc:	08005085 	.word	0x08005085
 80050c0:	08005085 	.word	0x08005085
 80050c4:	08005085 	.word	0x08005085
 80050c8:	08005209 	.word	0x08005209
 80050cc:	08005133 	.word	0x08005133
 80050d0:	080051c3 	.word	0x080051c3
 80050d4:	08005085 	.word	0x08005085
 80050d8:	08005085 	.word	0x08005085
 80050dc:	0800522b 	.word	0x0800522b
 80050e0:	08005085 	.word	0x08005085
 80050e4:	08005133 	.word	0x08005133
 80050e8:	08005085 	.word	0x08005085
 80050ec:	08005085 	.word	0x08005085
 80050f0:	080051cb 	.word	0x080051cb
 80050f4:	6833      	ldr	r3, [r6, #0]
 80050f6:	1d1a      	adds	r2, r3, #4
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	6032      	str	r2, [r6, #0]
 80050fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005100:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005104:	2301      	movs	r3, #1
 8005106:	e09d      	b.n	8005244 <_printf_i+0x1e8>
 8005108:	6833      	ldr	r3, [r6, #0]
 800510a:	6820      	ldr	r0, [r4, #0]
 800510c:	1d19      	adds	r1, r3, #4
 800510e:	6031      	str	r1, [r6, #0]
 8005110:	0606      	lsls	r6, r0, #24
 8005112:	d501      	bpl.n	8005118 <_printf_i+0xbc>
 8005114:	681d      	ldr	r5, [r3, #0]
 8005116:	e003      	b.n	8005120 <_printf_i+0xc4>
 8005118:	0645      	lsls	r5, r0, #25
 800511a:	d5fb      	bpl.n	8005114 <_printf_i+0xb8>
 800511c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005120:	2d00      	cmp	r5, #0
 8005122:	da03      	bge.n	800512c <_printf_i+0xd0>
 8005124:	232d      	movs	r3, #45	@ 0x2d
 8005126:	426d      	negs	r5, r5
 8005128:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800512c:	4859      	ldr	r0, [pc, #356]	@ (8005294 <_printf_i+0x238>)
 800512e:	230a      	movs	r3, #10
 8005130:	e011      	b.n	8005156 <_printf_i+0xfa>
 8005132:	6821      	ldr	r1, [r4, #0]
 8005134:	6833      	ldr	r3, [r6, #0]
 8005136:	0608      	lsls	r0, r1, #24
 8005138:	f853 5b04 	ldr.w	r5, [r3], #4
 800513c:	d402      	bmi.n	8005144 <_printf_i+0xe8>
 800513e:	0649      	lsls	r1, r1, #25
 8005140:	bf48      	it	mi
 8005142:	b2ad      	uxthmi	r5, r5
 8005144:	2f6f      	cmp	r7, #111	@ 0x6f
 8005146:	4853      	ldr	r0, [pc, #332]	@ (8005294 <_printf_i+0x238>)
 8005148:	6033      	str	r3, [r6, #0]
 800514a:	bf14      	ite	ne
 800514c:	230a      	movne	r3, #10
 800514e:	2308      	moveq	r3, #8
 8005150:	2100      	movs	r1, #0
 8005152:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005156:	6866      	ldr	r6, [r4, #4]
 8005158:	60a6      	str	r6, [r4, #8]
 800515a:	2e00      	cmp	r6, #0
 800515c:	bfa2      	ittt	ge
 800515e:	6821      	ldrge	r1, [r4, #0]
 8005160:	f021 0104 	bicge.w	r1, r1, #4
 8005164:	6021      	strge	r1, [r4, #0]
 8005166:	b90d      	cbnz	r5, 800516c <_printf_i+0x110>
 8005168:	2e00      	cmp	r6, #0
 800516a:	d04b      	beq.n	8005204 <_printf_i+0x1a8>
 800516c:	4616      	mov	r6, r2
 800516e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005172:	fb03 5711 	mls	r7, r3, r1, r5
 8005176:	5dc7      	ldrb	r7, [r0, r7]
 8005178:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800517c:	462f      	mov	r7, r5
 800517e:	42bb      	cmp	r3, r7
 8005180:	460d      	mov	r5, r1
 8005182:	d9f4      	bls.n	800516e <_printf_i+0x112>
 8005184:	2b08      	cmp	r3, #8
 8005186:	d10b      	bne.n	80051a0 <_printf_i+0x144>
 8005188:	6823      	ldr	r3, [r4, #0]
 800518a:	07df      	lsls	r7, r3, #31
 800518c:	d508      	bpl.n	80051a0 <_printf_i+0x144>
 800518e:	6923      	ldr	r3, [r4, #16]
 8005190:	6861      	ldr	r1, [r4, #4]
 8005192:	4299      	cmp	r1, r3
 8005194:	bfde      	ittt	le
 8005196:	2330      	movle	r3, #48	@ 0x30
 8005198:	f806 3c01 	strble.w	r3, [r6, #-1]
 800519c:	f106 36ff 	addle.w	r6, r6, #4294967295
 80051a0:	1b92      	subs	r2, r2, r6
 80051a2:	6122      	str	r2, [r4, #16]
 80051a4:	f8cd a000 	str.w	sl, [sp]
 80051a8:	464b      	mov	r3, r9
 80051aa:	aa03      	add	r2, sp, #12
 80051ac:	4621      	mov	r1, r4
 80051ae:	4640      	mov	r0, r8
 80051b0:	f7ff fee6 	bl	8004f80 <_printf_common>
 80051b4:	3001      	adds	r0, #1
 80051b6:	d14a      	bne.n	800524e <_printf_i+0x1f2>
 80051b8:	f04f 30ff 	mov.w	r0, #4294967295
 80051bc:	b004      	add	sp, #16
 80051be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051c2:	6823      	ldr	r3, [r4, #0]
 80051c4:	f043 0320 	orr.w	r3, r3, #32
 80051c8:	6023      	str	r3, [r4, #0]
 80051ca:	4833      	ldr	r0, [pc, #204]	@ (8005298 <_printf_i+0x23c>)
 80051cc:	2778      	movs	r7, #120	@ 0x78
 80051ce:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80051d2:	6823      	ldr	r3, [r4, #0]
 80051d4:	6831      	ldr	r1, [r6, #0]
 80051d6:	061f      	lsls	r7, r3, #24
 80051d8:	f851 5b04 	ldr.w	r5, [r1], #4
 80051dc:	d402      	bmi.n	80051e4 <_printf_i+0x188>
 80051de:	065f      	lsls	r7, r3, #25
 80051e0:	bf48      	it	mi
 80051e2:	b2ad      	uxthmi	r5, r5
 80051e4:	6031      	str	r1, [r6, #0]
 80051e6:	07d9      	lsls	r1, r3, #31
 80051e8:	bf44      	itt	mi
 80051ea:	f043 0320 	orrmi.w	r3, r3, #32
 80051ee:	6023      	strmi	r3, [r4, #0]
 80051f0:	b11d      	cbz	r5, 80051fa <_printf_i+0x19e>
 80051f2:	2310      	movs	r3, #16
 80051f4:	e7ac      	b.n	8005150 <_printf_i+0xf4>
 80051f6:	4827      	ldr	r0, [pc, #156]	@ (8005294 <_printf_i+0x238>)
 80051f8:	e7e9      	b.n	80051ce <_printf_i+0x172>
 80051fa:	6823      	ldr	r3, [r4, #0]
 80051fc:	f023 0320 	bic.w	r3, r3, #32
 8005200:	6023      	str	r3, [r4, #0]
 8005202:	e7f6      	b.n	80051f2 <_printf_i+0x196>
 8005204:	4616      	mov	r6, r2
 8005206:	e7bd      	b.n	8005184 <_printf_i+0x128>
 8005208:	6833      	ldr	r3, [r6, #0]
 800520a:	6825      	ldr	r5, [r4, #0]
 800520c:	6961      	ldr	r1, [r4, #20]
 800520e:	1d18      	adds	r0, r3, #4
 8005210:	6030      	str	r0, [r6, #0]
 8005212:	062e      	lsls	r6, r5, #24
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	d501      	bpl.n	800521c <_printf_i+0x1c0>
 8005218:	6019      	str	r1, [r3, #0]
 800521a:	e002      	b.n	8005222 <_printf_i+0x1c6>
 800521c:	0668      	lsls	r0, r5, #25
 800521e:	d5fb      	bpl.n	8005218 <_printf_i+0x1bc>
 8005220:	8019      	strh	r1, [r3, #0]
 8005222:	2300      	movs	r3, #0
 8005224:	6123      	str	r3, [r4, #16]
 8005226:	4616      	mov	r6, r2
 8005228:	e7bc      	b.n	80051a4 <_printf_i+0x148>
 800522a:	6833      	ldr	r3, [r6, #0]
 800522c:	1d1a      	adds	r2, r3, #4
 800522e:	6032      	str	r2, [r6, #0]
 8005230:	681e      	ldr	r6, [r3, #0]
 8005232:	6862      	ldr	r2, [r4, #4]
 8005234:	2100      	movs	r1, #0
 8005236:	4630      	mov	r0, r6
 8005238:	f7fa fffa 	bl	8000230 <memchr>
 800523c:	b108      	cbz	r0, 8005242 <_printf_i+0x1e6>
 800523e:	1b80      	subs	r0, r0, r6
 8005240:	6060      	str	r0, [r4, #4]
 8005242:	6863      	ldr	r3, [r4, #4]
 8005244:	6123      	str	r3, [r4, #16]
 8005246:	2300      	movs	r3, #0
 8005248:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800524c:	e7aa      	b.n	80051a4 <_printf_i+0x148>
 800524e:	6923      	ldr	r3, [r4, #16]
 8005250:	4632      	mov	r2, r6
 8005252:	4649      	mov	r1, r9
 8005254:	4640      	mov	r0, r8
 8005256:	47d0      	blx	sl
 8005258:	3001      	adds	r0, #1
 800525a:	d0ad      	beq.n	80051b8 <_printf_i+0x15c>
 800525c:	6823      	ldr	r3, [r4, #0]
 800525e:	079b      	lsls	r3, r3, #30
 8005260:	d413      	bmi.n	800528a <_printf_i+0x22e>
 8005262:	68e0      	ldr	r0, [r4, #12]
 8005264:	9b03      	ldr	r3, [sp, #12]
 8005266:	4298      	cmp	r0, r3
 8005268:	bfb8      	it	lt
 800526a:	4618      	movlt	r0, r3
 800526c:	e7a6      	b.n	80051bc <_printf_i+0x160>
 800526e:	2301      	movs	r3, #1
 8005270:	4632      	mov	r2, r6
 8005272:	4649      	mov	r1, r9
 8005274:	4640      	mov	r0, r8
 8005276:	47d0      	blx	sl
 8005278:	3001      	adds	r0, #1
 800527a:	d09d      	beq.n	80051b8 <_printf_i+0x15c>
 800527c:	3501      	adds	r5, #1
 800527e:	68e3      	ldr	r3, [r4, #12]
 8005280:	9903      	ldr	r1, [sp, #12]
 8005282:	1a5b      	subs	r3, r3, r1
 8005284:	42ab      	cmp	r3, r5
 8005286:	dcf2      	bgt.n	800526e <_printf_i+0x212>
 8005288:	e7eb      	b.n	8005262 <_printf_i+0x206>
 800528a:	2500      	movs	r5, #0
 800528c:	f104 0619 	add.w	r6, r4, #25
 8005290:	e7f5      	b.n	800527e <_printf_i+0x222>
 8005292:	bf00      	nop
 8005294:	08013f85 	.word	0x08013f85
 8005298:	08013f96 	.word	0x08013f96

0800529c <memmove>:
 800529c:	4288      	cmp	r0, r1
 800529e:	b510      	push	{r4, lr}
 80052a0:	eb01 0402 	add.w	r4, r1, r2
 80052a4:	d902      	bls.n	80052ac <memmove+0x10>
 80052a6:	4284      	cmp	r4, r0
 80052a8:	4623      	mov	r3, r4
 80052aa:	d807      	bhi.n	80052bc <memmove+0x20>
 80052ac:	1e43      	subs	r3, r0, #1
 80052ae:	42a1      	cmp	r1, r4
 80052b0:	d008      	beq.n	80052c4 <memmove+0x28>
 80052b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80052ba:	e7f8      	b.n	80052ae <memmove+0x12>
 80052bc:	4402      	add	r2, r0
 80052be:	4601      	mov	r1, r0
 80052c0:	428a      	cmp	r2, r1
 80052c2:	d100      	bne.n	80052c6 <memmove+0x2a>
 80052c4:	bd10      	pop	{r4, pc}
 80052c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80052ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80052ce:	e7f7      	b.n	80052c0 <memmove+0x24>

080052d0 <memcpy>:
 80052d0:	440a      	add	r2, r1
 80052d2:	4291      	cmp	r1, r2
 80052d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80052d8:	d100      	bne.n	80052dc <memcpy+0xc>
 80052da:	4770      	bx	lr
 80052dc:	b510      	push	{r4, lr}
 80052de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80052e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80052e6:	4291      	cmp	r1, r2
 80052e8:	d1f9      	bne.n	80052de <memcpy+0xe>
 80052ea:	bd10      	pop	{r4, pc}

080052ec <_realloc_r>:
 80052ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052f0:	4680      	mov	r8, r0
 80052f2:	4615      	mov	r5, r2
 80052f4:	460c      	mov	r4, r1
 80052f6:	b921      	cbnz	r1, 8005302 <_realloc_r+0x16>
 80052f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052fc:	4611      	mov	r1, r2
 80052fe:	f7ff bbad 	b.w	8004a5c <_malloc_r>
 8005302:	b92a      	cbnz	r2, 8005310 <_realloc_r+0x24>
 8005304:	f7ff fc9a 	bl	8004c3c <_free_r>
 8005308:	2400      	movs	r4, #0
 800530a:	4620      	mov	r0, r4
 800530c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005310:	f000 f81a 	bl	8005348 <_malloc_usable_size_r>
 8005314:	4285      	cmp	r5, r0
 8005316:	4606      	mov	r6, r0
 8005318:	d802      	bhi.n	8005320 <_realloc_r+0x34>
 800531a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800531e:	d8f4      	bhi.n	800530a <_realloc_r+0x1e>
 8005320:	4629      	mov	r1, r5
 8005322:	4640      	mov	r0, r8
 8005324:	f7ff fb9a 	bl	8004a5c <_malloc_r>
 8005328:	4607      	mov	r7, r0
 800532a:	2800      	cmp	r0, #0
 800532c:	d0ec      	beq.n	8005308 <_realloc_r+0x1c>
 800532e:	42b5      	cmp	r5, r6
 8005330:	462a      	mov	r2, r5
 8005332:	4621      	mov	r1, r4
 8005334:	bf28      	it	cs
 8005336:	4632      	movcs	r2, r6
 8005338:	f7ff ffca 	bl	80052d0 <memcpy>
 800533c:	4621      	mov	r1, r4
 800533e:	4640      	mov	r0, r8
 8005340:	f7ff fc7c 	bl	8004c3c <_free_r>
 8005344:	463c      	mov	r4, r7
 8005346:	e7e0      	b.n	800530a <_realloc_r+0x1e>

08005348 <_malloc_usable_size_r>:
 8005348:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800534c:	1f18      	subs	r0, r3, #4
 800534e:	2b00      	cmp	r3, #0
 8005350:	bfbc      	itt	lt
 8005352:	580b      	ldrlt	r3, [r1, r0]
 8005354:	18c0      	addlt	r0, r0, r3
 8005356:	4770      	bx	lr

08005358 <_init>:
 8005358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800535a:	bf00      	nop
 800535c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800535e:	bc08      	pop	{r3}
 8005360:	469e      	mov	lr, r3
 8005362:	4770      	bx	lr

08005364 <_fini>:
 8005364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005366:	bf00      	nop
 8005368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800536a:	bc08      	pop	{r3}
 800536c:	469e      	mov	lr, r3
 800536e:	4770      	bx	lr
