m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Baseline_v2.3/mips_cpu/simulation/modelsim
vburst_read_master
Z1 !s110 1617850232
!i10b 1
!s100 Og>in0EmfV71bndB;EUCd2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
ILRcbB>UARi5@lF2F_[IBV1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1617647112
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_read_master.v
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_read_master.v
!i122 12
L0 36 234
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1617850232.000000
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_read_master.v|
!s90 -reportprogress|300|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_read_master.v|-work|d_cache_read|
!i113 1
Z7 o-work d_cache_read
Z8 tCvgOpt 0
vburst_write_master
R1
!i10b 1
!s100 5k2L`RPZ1Hg82acBd91X01
R2
I7G3>`EZBbIdcfgSGUP2Tj1
R3
R0
R4
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_write_master.v
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_write_master.v
!i122 11
L0 37 283
R5
r1
!s85 0
31
R6
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_write_master.v|
!s90 -reportprogress|300|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_write_master.v|-work|d_cache_read|
!i113 1
R7
R8
vcustom_master
R1
!i10b 1
!s100 R4d[GFISMQDi8Vl3JE32^3
R2
I^aKf6K>@BL>3JXnJWfIg92
R3
R0
R4
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/custom_master.v
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/custom_master.v
!i122 10
L0 9 203
R5
r1
!s85 0
31
R6
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/custom_master.v|
!s90 -reportprogress|300|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/custom_master.v|-work|d_cache_read|
!i113 1
R7
R8
vlatency_aware_read_master
!s110 1617850233
!i10b 1
!s100 3Vb;Flz5<48`zRzU^G9Z11
R2
IQNZ16j]QCUX>h669DK_TN0
R3
R0
R4
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v
!i122 14
L0 45 226
R5
r1
!s85 0
31
R6
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v|
!s90 -reportprogress|300|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v|-work|d_cache_read|
!i113 1
R7
R8
vwrite_master
R1
!i10b 1
!s100 i?K6A_ik8MQ>I^O_:Z<Y<1
R2
I6:gPKBe>zoRBHKIP<a3Jb2
R3
R0
R4
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v
!i122 13
L0 45 170
R5
r1
!s85 0
31
R6
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v|
!s90 -reportprogress|300|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v|-work|d_cache_read|
!i113 1
R7
R8
