Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb  9 00:48:19 2022
| Host         : LAPTOP-2GK32TES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fyp_timing_summary_routed.rpt -pb fyp_timing_summary_routed.pb -rpx fyp_timing_summary_routed.rpx -warn_on_violation
| Design       : fyp
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (173)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1578)
5. checking no_input_delay (7)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (173)
--------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: OV_PCLK (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: clk_divider_i/o_2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1578)
---------------------------------------------------
 There are 1578 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.457    -1236.354                    722                 1721        0.106        0.000                      0                 1721        4.500        0.000                       0                   257  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
CLK100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100             -3.457    -1236.354                    722                 1643        0.106        0.000                      0                 1643        4.500        0.000                       0                   257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK100             CLK100                   2.838        0.000                      0                   78        0.589        0.000                      0                   78  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100
  To Clock:  CLK100

Setup :          722  Failing Endpoints,  Worst Slack       -3.457ns,  Total Violation    -1236.354ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.457ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.909ns  (logic 6.045ns (46.827%)  route 6.864ns (53.173%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.741     5.503    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y19         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456     5.959 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/Q
                         net (fo=9, routed)           1.044     7.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[0]
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.127 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44/O
                         net (fo=1, routed)           0.000     7.127    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.640 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.640    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.757 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.757    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.874    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_31/O[1]
                         net (fo=1, routed)           0.916     9.113    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[13]
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.306     9.419 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           1.005    10.424    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.548 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6/O
                         net (fo=1, routed)           0.377    10.924    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[18])
                                                      3.841    14.765 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.825    15.590    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.124    15.714 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=8, routed)           2.699    18.412    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ENB
    RAMB36_X5Y2          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.658    15.140    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.294    15.434    
                         clock uncertainty           -0.035    15.399    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.956    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -18.412    
  -------------------------------------------------------------------
                         slack                                 -3.457    

Slack (VIOLATED) :        -3.353ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.801ns  (logic 6.045ns (47.222%)  route 6.756ns (52.778%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.741     5.503    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y19         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456     5.959 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/Q
                         net (fo=9, routed)           1.044     7.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[0]
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.127 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44/O
                         net (fo=1, routed)           0.000     7.127    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.640 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.640    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.757 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.757    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.874    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_31/O[1]
                         net (fo=1, routed)           0.916     9.113    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[13]
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.306     9.419 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           1.005    10.424    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.548 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6/O
                         net (fo=1, routed)           0.377    10.924    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[18])
                                                      3.841    14.765 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.825    15.590    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.124    15.714 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=8, routed)           2.591    18.305    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ENB
    RAMB36_X5Y3          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.654    15.136    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.430    
                         clock uncertainty           -0.035    15.395    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.952    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -18.305    
  -------------------------------------------------------------------
                         slack                                 -3.353    

Slack (VIOLATED) :        -3.330ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.769ns  (logic 6.045ns (47.341%)  route 6.724ns (52.659%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.741     5.503    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y19         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456     5.959 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/Q
                         net (fo=9, routed)           1.044     7.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[0]
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.127 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44/O
                         net (fo=1, routed)           0.000     7.127    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.640 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.640    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.757 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.757    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.874    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_31/O[1]
                         net (fo=1, routed)           0.916     9.113    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[13]
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.306     9.419 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           1.005    10.424    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.548 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6/O
                         net (fo=1, routed)           0.377    10.924    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[18])
                                                      3.841    14.765 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.823    15.588    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.124    15.712 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=8, routed)           2.560    18.272    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y6          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.645    15.127    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y6          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.421    
                         clock uncertainty           -0.035    15.386    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.943    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -18.272    
  -------------------------------------------------------------------
                         slack                                 -3.330    

Slack (VIOLATED) :        -3.288ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.738ns  (logic 6.045ns (47.457%)  route 6.693ns (52.543%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.741     5.503    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y19         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456     5.959 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/Q
                         net (fo=9, routed)           1.044     7.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[0]
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.127 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44/O
                         net (fo=1, routed)           0.000     7.127    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.640 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.640    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.757 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.757    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.874    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_31/O[1]
                         net (fo=1, routed)           0.916     9.113    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[13]
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.306     9.419 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           1.005    10.424    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.548 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6/O
                         net (fo=1, routed)           0.377    10.924    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[18])
                                                      3.841    14.765 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.825    15.590    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.124    15.714 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=8, routed)           2.527    18.241    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y1          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.656    15.138    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.294    15.432    
                         clock uncertainty           -0.035    15.397    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.954    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -18.241    
  -------------------------------------------------------------------
                         slack                                 -3.288    

Slack (VIOLATED) :        -3.119ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.552ns  (logic 6.045ns (48.159%)  route 6.507ns (51.841%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 15.121 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.741     5.503    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y19         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456     5.959 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/Q
                         net (fo=9, routed)           1.044     7.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[0]
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.127 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44/O
                         net (fo=1, routed)           0.000     7.127    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.640 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.640    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.757 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.757    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.874    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_31/O[1]
                         net (fo=1, routed)           0.916     9.113    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[13]
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.306     9.419 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           1.005    10.424    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.548 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6/O
                         net (fo=1, routed)           0.377    10.924    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[18])
                                                      3.841    14.765 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.823    15.588    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.124    15.712 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=8, routed)           2.344    18.056    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y5          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.639    15.121    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y5          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.294    15.415    
                         clock uncertainty           -0.035    15.380    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.937    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -18.056    
  -------------------------------------------------------------------
                         slack                                 -3.119    

Slack (VIOLATED) :        -3.090ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.539ns  (logic 6.045ns (48.210%)  route 6.494ns (51.790%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.741     5.503    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y19         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456     5.959 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/Q
                         net (fo=9, routed)           1.044     7.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[0]
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.127 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44/O
                         net (fo=1, routed)           0.000     7.127    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.640 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.640    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.757 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.757    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.874    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_31/O[1]
                         net (fo=1, routed)           0.916     9.113    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[13]
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.306     9.419 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           1.005    10.424    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.548 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6/O
                         net (fo=1, routed)           0.377    10.924    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[18])
                                                      3.841    14.765 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.825    15.590    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.124    15.714 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=8, routed)           2.328    18.042    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y2          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.654    15.136    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.430    
                         clock uncertainty           -0.035    15.395    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.952    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -18.042    
  -------------------------------------------------------------------
                         slack                                 -3.090    

Slack (VIOLATED) :        -3.090ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.419ns  (logic 5.921ns (47.677%)  route 6.498ns (52.323%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.741     5.503    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y19         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456     5.959 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/Q
                         net (fo=9, routed)           1.044     7.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[0]
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.127 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44/O
                         net (fo=1, routed)           0.000     7.127    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.640 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.640    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.757 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.757    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.874    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_31/O[1]
                         net (fo=1, routed)           0.916     9.113    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[13]
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.306     9.419 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           1.005    10.424    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.548 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6/O
                         net (fo=1, routed)           0.377    10.924    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      3.841    14.765 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[11]
                         net (fo=39, routed)          3.157    17.922    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X5Y2          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.658    15.140    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.294    15.434    
                         clock uncertainty           -0.035    15.399    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.833    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -17.922    
  -------------------------------------------------------------------
                         slack                                 -3.090    

Slack (VIOLATED) :        -2.954ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 5.921ns (48.256%)  route 6.349ns (51.744%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.741     5.503    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y19         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456     5.959 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/Q
                         net (fo=9, routed)           1.044     7.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[0]
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.127 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44/O
                         net (fo=1, routed)           0.000     7.127    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.640 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.640    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.757 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.757    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.874    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_31/O[1]
                         net (fo=1, routed)           0.916     9.113    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[13]
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.306     9.419 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           1.005    10.424    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.548 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6/O
                         net (fo=1, routed)           0.377    10.924    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[1])
                                                      3.841    14.765 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[1]
                         net (fo=39, routed)          3.008    17.773    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X4Y6          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.645    15.127    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y6          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.421    
                         clock uncertainty           -0.035    15.386    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    14.820    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -17.773    
  -------------------------------------------------------------------
                         slack                                 -2.954    

Slack (VIOLATED) :        -2.922ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.361ns  (logic 6.045ns (48.902%)  route 6.316ns (51.098%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.741     5.503    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y19         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456     5.959 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/Q
                         net (fo=9, routed)           1.044     7.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[0]
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.127 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44/O
                         net (fo=1, routed)           0.000     7.127    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.640 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.640    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.757 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.757    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.874    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_31/O[1]
                         net (fo=1, routed)           0.916     9.113    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[13]
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.306     9.419 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           1.005    10.424    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.548 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6/O
                         net (fo=1, routed)           0.377    10.924    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[18])
                                                      3.841    14.765 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.807    15.572    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124    15.696 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__2/O
                         net (fo=8, routed)           2.169    17.865    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y4          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.645    15.127    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.421    
                         clock uncertainty           -0.035    15.386    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.943    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -17.865    
  -------------------------------------------------------------------
                         slack                                 -2.922    

Slack (VIOLATED) :        -2.905ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.230ns  (logic 5.921ns (48.414%)  route 6.309ns (51.586%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.741     5.503    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y19         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456     5.959 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[0]/Q
                         net (fo=9, routed)           1.044     7.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[0]
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.127 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44/O
                         net (fo=1, routed)           0.000     7.127    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_44_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.640 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.640    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.757 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.757    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.874    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.197 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_31/O[1]
                         net (fo=1, routed)           0.916     9.113    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[13]
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.306     9.419 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           1.005    10.424    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.548 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6/O
                         net (fo=1, routed)           0.377    10.924    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_6_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      3.841    14.765 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[11]
                         net (fo=39, routed)          2.968    17.733    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X5Y3          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.654    15.136    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.430    
                         clock uncertainty           -0.035    15.395    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.829    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -17.733    
  -------------------------------------------------------------------
                         slack                                 -2.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_sccb_i/d_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.556     1.503    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X33Y64         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  ov_controller_i/ov_sccb_i/d_2_reg[13]/Q
                         net (fo=1, routed)           0.054     1.698    ov_controller_i/ov_sccb_i/d_2_reg_n_0_[13]
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.743 r  ov_controller_i/ov_sccb_i/d_2[14]_i_1/O
                         net (fo=1, routed)           0.000     1.743    ov_controller_i/ov_sccb_i/d_2[14]_i_1_n_0
    SLICE_X32Y64         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.822     2.016    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X32Y64         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[14]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.121     1.637    ov_controller_i/ov_sccb_i/d_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.880%)  route 0.231ns (62.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.556     1.503    ov_controller_i/ov_config_i/CLK100
    SLICE_X33Y65         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  ov_controller_i/ov_config_i/cnt_reg[6]/Q
                         net (fo=4, routed)           0.231     1.875    ov_controller_i/ov_config_i/cnt_reg[6]
    RAMB18_X2Y26         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.860     2.055    ov_controller_i/ov_config_i/CLK100
    RAMB18_X2Y26         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.498     1.556    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.739    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.234%)  route 0.238ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.556     1.503    ov_controller_i/ov_config_i/CLK100
    SLICE_X33Y65         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  ov_controller_i/ov_config_i/cnt_reg[5]/Q
                         net (fo=4, routed)           0.238     1.882    ov_controller_i/ov_config_i/cnt_reg[5]
    RAMB18_X2Y26         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.860     2.055    ov_controller_i/ov_config_i/CLK100
    RAMB18_X2Y26         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.498     1.556    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.739    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.499%)  route 0.171ns (32.501%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.561     1.508    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/CLK100
    SLICE_X41Y49         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[3]/Q
                         net (fo=4, routed)           0.170     1.819    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg_n_0_[3]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.864 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum[3]_i_3/O
                         net (fo=1, routed)           0.000     1.864    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum[3]_i_3_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.979 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.980    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[3]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.034 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.034    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[7]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     2.021    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/CLK100
    SLICE_X41Y50         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[4]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.491%)  route 0.171ns (32.509%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.561     1.508    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/CLK100
    SLICE_X39Y49         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[3]/Q
                         net (fo=4, routed)           0.170     1.819    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg_n_0_[3]
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.864 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum[3]_i_3/O
                         net (fo=1, routed)           0.000     1.864    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum[3]_i_3_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.979 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.980    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[3]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.034 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.034    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[7]_i_1_n_7
    SLICE_X39Y50         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     2.021    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/CLK100
    SLICE_X39Y50         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[4]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.804%)  route 0.253ns (64.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.556     1.503    ov_controller_i/ov_config_i/CLK100
    SLICE_X33Y65         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  ov_controller_i/ov_config_i/cnt_reg[1]/Q
                         net (fo=7, routed)           0.253     1.897    ov_controller_i/ov_config_i/cnt_reg[1]
    RAMB18_X2Y26         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.860     2.055    ov_controller_i/ov_config_i/CLK100
    RAMB18_X2Y26         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.498     1.556    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.739    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ov_controller_i/clk_divider_i/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/clk_divider_i/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.579     1.526    ov_controller_i/clk_divider_i/i
    SLICE_X29Y52         FDCE                                         r  ov_controller_i/clk_divider_i/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  ov_controller_i/clk_divider_i/cnt_reg[1]/Q
                         net (fo=7, routed)           0.080     1.747    ov_controller_i/clk_divider_i/cnt_reg_n_0_[1]
    SLICE_X28Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  ov_controller_i/clk_divider_i/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.792    ov_controller_i/clk_divider_i/cnt[5]
    SLICE_X28Y52         FDCE                                         r  ov_controller_i/clk_divider_i/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.847     2.041    ov_controller_i/clk_divider_i/i
    SLICE_X28Y52         FDCE                                         r  ov_controller_i/clk_divider_i/cnt_reg[5]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X28Y52         FDCE (Hold_fdce_C_D)         0.092     1.631    ov_controller_i/clk_divider_i/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.165%)  route 0.171ns (31.835%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.561     1.508    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/CLK100
    SLICE_X41Y49         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[3]/Q
                         net (fo=4, routed)           0.170     1.819    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg_n_0_[3]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.864 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum[3]_i_3/O
                         net (fo=1, routed)           0.000     1.864    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum[3]_i_3_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.979 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.980    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[3]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.045 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.045    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[7]_i_1_n_5
    SLICE_X41Y50         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     2.021    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/CLK100
    SLICE_X41Y50         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[6]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_x_i/sum_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.157%)  route 0.171ns (31.843%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.561     1.508    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/CLK100
    SLICE_X39Y49         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[3]/Q
                         net (fo=4, routed)           0.170     1.819    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg_n_0_[3]
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.864 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum[3]_i_3/O
                         net (fo=1, routed)           0.000     1.864    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum[3]_i_3_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.979 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.980    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[3]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.045 r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.045    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[7]_i_1_n_5
    SLICE_X39Y50         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     2.021    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/CLK100
    SLICE_X39Y50         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[6]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.582     1.529    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X25Y18         FDRE                                         r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     1.786    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X24Y18         FDRE                                         r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.848     2.042    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X24Y18         FDRE                                         r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X24Y18         FDRE (Hold_fdre_C_D)         0.066     1.608    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y9   ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y18  ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y8   ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y1   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46  clk_divider_i/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46  clk_divider_i/o_2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y44  debouncer_i/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y46  debouncer_i/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y46  debouncer_i/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y44  debouncer_i/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y44  debouncer_i/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y44  debouncer_i/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y45  debouncer_i/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y45  debouncer_i/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y18  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y18  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y18  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y18  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y18  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y18  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y31  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y31  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y31  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y31  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK100
  To Clock:  CLK100

Setup :            0  Failing Endpoints,  Worst Slack        2.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.704ns (10.320%)  route 6.118ns (89.680%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.666     5.428    debouncer_i/CLK100
    SLICE_X33Y45         FDRE                                         r  debouncer_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.884 f  debouncer_i/cnt_reg[5]/Q
                         net (fo=3, routed)           1.019     6.903    debouncer_i/cnt_reg[5]
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.027 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.309    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.433 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.817    12.250    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X16Y21         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.565    15.048    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X16Y21         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[8]/C
                         clock pessimism              0.394    15.442    
                         clock uncertainty           -0.035    15.407    
    SLICE_X16Y21         FDCE (Recov_fdce_C_CLR)     -0.319    15.088    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[1]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 0.704ns (10.526%)  route 5.984ns (89.474%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.666     5.428    debouncer_i/CLK100
    SLICE_X33Y45         FDRE                                         r  debouncer_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.884 f  debouncer_i/cnt_reg[5]/Q
                         net (fo=3, routed)           1.019     6.903    debouncer_i/cnt_reg[5]
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.027 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.309    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.433 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.683    12.116    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X17Y20         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.566    15.049    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y20         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[1]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X17Y20         FDCE (Recov_fdce_C_CLR)     -0.405    15.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 0.704ns (10.541%)  route 5.975ns (89.459%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.666     5.428    debouncer_i/CLK100
    SLICE_X33Y45         FDRE                                         r  debouncer_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.884 f  debouncer_i/cnt_reg[5]/Q
                         net (fo=3, routed)           1.019     6.903    debouncer_i/cnt_reg[5]
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.027 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.309    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.433 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.674    12.107    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X15Y19         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.566    15.049    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X15Y19         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.405    15.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 0.704ns (10.607%)  route 5.933ns (89.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.666     5.428    debouncer_i/CLK100
    SLICE_X33Y45         FDRE                                         r  debouncer_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.884 f  debouncer_i/cnt_reg[5]/Q
                         net (fo=3, routed)           1.019     6.903    debouncer_i/cnt_reg[5]
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.027 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.309    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.433 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.632    12.065    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X19Y20         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.566    15.049    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X19Y20         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[4]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X19Y20         FDCE (Recov_fdce_C_CLR)     -0.405    15.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 0.704ns (10.607%)  route 5.933ns (89.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.666     5.428    debouncer_i/CLK100
    SLICE_X33Y45         FDRE                                         r  debouncer_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.884 f  debouncer_i/cnt_reg[5]/Q
                         net (fo=3, routed)           1.019     6.903    debouncer_i/cnt_reg[5]
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.027 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.309    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.433 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.632    12.065    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X19Y20         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.566    15.049    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X19Y20         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[5]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X19Y20         FDCE (Recov_fdce_C_CLR)     -0.405    15.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 0.704ns (10.607%)  route 5.933ns (89.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.666     5.428    debouncer_i/CLK100
    SLICE_X33Y45         FDRE                                         r  debouncer_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.884 f  debouncer_i/cnt_reg[5]/Q
                         net (fo=3, routed)           1.019     6.903    debouncer_i/cnt_reg[5]
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.027 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.309    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.433 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.632    12.065    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X18Y20         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.566    15.049    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X18Y20         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[7]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X18Y20         FDCE (Recov_fdce_C_CLR)     -0.361    15.047    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 0.704ns (10.607%)  route 5.933ns (89.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.666     5.428    debouncer_i/CLK100
    SLICE_X33Y45         FDRE                                         r  debouncer_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.884 f  debouncer_i/cnt_reg[5]/Q
                         net (fo=3, routed)           1.019     6.903    debouncer_i/cnt_reg[5]
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.027 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.309    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.433 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.632    12.065    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X18Y20         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.566    15.049    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X18Y20         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[6]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X18Y20         FDCE (Recov_fdce_C_CLR)     -0.319    15.089    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.704ns (10.846%)  route 5.787ns (89.154%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.666     5.428    debouncer_i/CLK100
    SLICE_X33Y45         FDRE                                         r  debouncer_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.884 f  debouncer_i/cnt_reg[5]/Q
                         net (fo=3, routed)           1.019     6.903    debouncer_i/cnt_reg[5]
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.027 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.309    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.433 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.486    11.920    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X19Y19         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.566    15.049    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X19Y19         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[0]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X19Y19         FDCE (Recov_fdce_C_CLR)     -0.405    15.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[3]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.704ns (10.846%)  route 5.787ns (89.154%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.666     5.428    debouncer_i/CLK100
    SLICE_X33Y45         FDRE                                         r  debouncer_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.884 f  debouncer_i/cnt_reg[5]/Q
                         net (fo=3, routed)           1.019     6.903    debouncer_i/cnt_reg[5]
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.027 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.309    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.433 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.486    11.920    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X19Y19         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.566    15.049    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X19Y19         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[3]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X19Y19         FDCE (Recov_fdce_C_CLR)     -0.405    15.003    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 0.704ns (11.021%)  route 5.684ns (88.979%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.666     5.428    debouncer_i/CLK100
    SLICE_X33Y45         FDRE                                         r  debouncer_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.884 f  debouncer_i/cnt_reg[5]/Q
                         net (fo=3, routed)           1.019     6.903    debouncer_i/cnt_reg[5]
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.027 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.309    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.433 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.383    11.816    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X21Y24         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.559    15.042    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X21Y24         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[8]/C
                         clock pessimism              0.394    15.436    
                         clock uncertainty           -0.035    15.401    
    SLICE_X21Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.996    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  3.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/ed_reg/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.779%)  route 0.596ns (76.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.562     1.509    debouncer_i/CLK100
    SLICE_X33Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.864    debouncer_i/cnt_reg[2]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.909 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         0.382     2.291    ov_controller_i/ov_config_i/reset
    SLICE_X32Y63         FDCE                                         f  ov_controller_i/ov_config_i/ed_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.822     2.016    ov_controller_i/ov_config_i/CLK100
    SLICE_X32Y63         FDCE                                         r  ov_controller_i/ov_config_i/ed_reg/C
                         clock pessimism             -0.247     1.769    
    SLICE_X32Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.702    ov_controller_i/ov_config_i/ed_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/clk_divider_i/cnt_reg[0]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.899%)  route 0.626ns (77.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.562     1.509    debouncer_i/CLK100
    SLICE_X33Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.864    debouncer_i/cnt_reg[2]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.909 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         0.412     2.321    ov_controller_i/clk_divider_i/reset
    SLICE_X29Y52         FDCE                                         f  ov_controller_i/clk_divider_i/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.847     2.041    ov_controller_i/clk_divider_i/i
    SLICE_X29Y52         FDCE                                         r  ov_controller_i/clk_divider_i/cnt_reg[0]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X29Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.702    ov_controller_i/clk_divider_i/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/clk_divider_i/cnt_reg[1]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.899%)  route 0.626ns (77.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.562     1.509    debouncer_i/CLK100
    SLICE_X33Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.864    debouncer_i/cnt_reg[2]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.909 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         0.412     2.321    ov_controller_i/clk_divider_i/reset
    SLICE_X29Y52         FDCE                                         f  ov_controller_i/clk_divider_i/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.847     2.041    ov_controller_i/clk_divider_i/i
    SLICE_X29Y52         FDCE                                         r  ov_controller_i/clk_divider_i/cnt_reg[1]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X29Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.702    ov_controller_i/clk_divider_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/clk_divider_i/cnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.899%)  route 0.626ns (77.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.562     1.509    debouncer_i/CLK100
    SLICE_X33Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.864    debouncer_i/cnt_reg[2]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.909 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         0.412     2.321    ov_controller_i/clk_divider_i/reset
    SLICE_X29Y52         FDCE                                         f  ov_controller_i/clk_divider_i/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.847     2.041    ov_controller_i/clk_divider_i/i
    SLICE_X29Y52         FDCE                                         r  ov_controller_i/clk_divider_i/cnt_reg[2]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X29Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.702    ov_controller_i/clk_divider_i/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/clk_divider_i/o_2_reg/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.899%)  route 0.626ns (77.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.562     1.509    debouncer_i/CLK100
    SLICE_X33Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.864    debouncer_i/cnt_reg[2]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.909 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         0.412     2.321    ov_controller_i/clk_divider_i/reset
    SLICE_X29Y52         FDCE                                         f  ov_controller_i/clk_divider_i/o_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.847     2.041    ov_controller_i/clk_divider_i/i
    SLICE_X29Y52         FDCE                                         r  ov_controller_i/clk_divider_i/o_2_reg/C
                         clock pessimism             -0.247     1.794    
    SLICE_X29Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.702    ov_controller_i/clk_divider_i/o_2_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/clk_divider_i/cnt_reg[3]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.777%)  route 0.631ns (77.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.562     1.509    debouncer_i/CLK100
    SLICE_X33Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.864    debouncer_i/cnt_reg[2]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.909 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         0.416     2.325    ov_controller_i/clk_divider_i/reset
    SLICE_X28Y52         FDCE                                         f  ov_controller_i/clk_divider_i/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.847     2.041    ov_controller_i/clk_divider_i/i
    SLICE_X28Y52         FDCE                                         r  ov_controller_i/clk_divider_i/cnt_reg[3]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X28Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.702    ov_controller_i/clk_divider_i/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/clk_divider_i/cnt_reg[4]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.777%)  route 0.631ns (77.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.562     1.509    debouncer_i/CLK100
    SLICE_X33Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.864    debouncer_i/cnt_reg[2]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.909 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         0.416     2.325    ov_controller_i/clk_divider_i/reset
    SLICE_X28Y52         FDCE                                         f  ov_controller_i/clk_divider_i/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.847     2.041    ov_controller_i/clk_divider_i/i
    SLICE_X28Y52         FDCE                                         r  ov_controller_i/clk_divider_i/cnt_reg[4]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X28Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.702    ov_controller_i/clk_divider_i/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/clk_divider_i/cnt_reg[5]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.777%)  route 0.631ns (77.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.562     1.509    debouncer_i/CLK100
    SLICE_X33Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.864    debouncer_i/cnt_reg[2]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.909 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         0.416     2.325    ov_controller_i/clk_divider_i/reset
    SLICE_X28Y52         FDCE                                         f  ov_controller_i/clk_divider_i/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.847     2.041    ov_controller_i/clk_divider_i/i
    SLICE_X28Y52         FDCE                                         r  ov_controller_i/clk_divider_i/cnt_reg[5]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X28Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.702    ov_controller_i/clk_divider_i/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/clk_divider_i/cnt_reg[6]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.777%)  route 0.631ns (77.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.562     1.509    debouncer_i/CLK100
    SLICE_X33Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.864    debouncer_i/cnt_reg[2]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.909 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         0.416     2.325    ov_controller_i/clk_divider_i/reset
    SLICE_X28Y52         FDCE                                         f  ov_controller_i/clk_divider_i/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.847     2.041    ov_controller_i/clk_divider_i/i
    SLICE_X28Y52         FDCE                                         r  ov_controller_i/clk_divider_i/cnt_reg[6]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X28Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.702    ov_controller_i/clk_divider_i/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[0]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.786%)  route 0.709ns (79.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.562     1.509    debouncer_i/CLK100
    SLICE_X33Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.864    debouncer_i/cnt_reg[2]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.909 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         0.495     2.404    ov_controller_i/ov_config_i/reset
    SLICE_X34Y65         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.821     2.015    ov_controller_i/ov_config_i/CLK100
    SLICE_X34Y65         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[0]/C
                         clock pessimism             -0.247     1.768    
    SLICE_X34Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.701    ov_controller_i/ov_config_i/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.702    





