INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/milestone2/source/DSP_overpack_wrapper/rtl/DSP_overpack_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSP_overpack_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/imports/rtl/layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer
WARNING: [VRFC 10-3380] identifier 'bitwidth' is used before its declaration [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/imports/rtl/layer.v:39]
WARNING: [VRFC 10-3380] identifier 'numDSPs' is used before its declaration [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/layer/layer.srcs/sources_1/imports/rtl/layer.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_tb
INFO: [VRFC 10-2458] undeclared symbol x_tdata, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol x_tready, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:13]
INFO: [VRFC 10-2458] undeclared symbol x_tvalid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:14]
INFO: [VRFC 10-2458] undeclared symbol w_tdata, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:15]
INFO: [VRFC 10-2458] undeclared symbol w_tready, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:16]
INFO: [VRFC 10-2458] undeclared symbol w_tvalid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:17]
INFO: [VRFC 10-2458] undeclared symbol a_tdata, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:18]
INFO: [VRFC 10-2458] undeclared symbol a_tready, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:19]
INFO: [VRFC 10-2458] undeclared symbol a_tvalid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:20]
INFO: [VRFC 10-2458] undeclared symbol b_tdata, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:21]
INFO: [VRFC 10-2458] undeclared symbol b_tready, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:22]
INFO: [VRFC 10-2458] undeclared symbol b_tvalid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:23]
INFO: [VRFC 10-2458] undeclared symbol configure, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:24]
INFO: [VRFC 10-2458] undeclared symbol status, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:25]
INFO: [VRFC 10-2458] undeclared symbol CLK, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:26]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:27]
WARNING: [VRFC 10-2938] 'x_tdata' is already implicitly declared on line 12 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:30]
WARNING: [VRFC 10-2938] 'x_tvalid' is already implicitly declared on line 14 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:31]
WARNING: [VRFC 10-2938] 'x_tready' is already implicitly declared on line 13 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:32]
WARNING: [VRFC 10-2938] 'b_tdata' is already implicitly declared on line 21 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:40]
WARNING: [VRFC 10-2938] 'b_tvalid' is already implicitly declared on line 23 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:41]
WARNING: [VRFC 10-2938] 'b_tready' is already implicitly declared on line 22 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:42]
WARNING: [VRFC 10-2938] 'w_tdata' is already implicitly declared on line 15 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:45]
WARNING: [VRFC 10-2938] 'w_tvalid' is already implicitly declared on line 17 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:46]
WARNING: [VRFC 10-2938] 'w_tready' is already implicitly declared on line 16 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:47]
WARNING: [VRFC 10-2938] 'a_tdata' is already implicitly declared on line 18 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:51]
WARNING: [VRFC 10-2938] 'a_tvalid' is already implicitly declared on line 20 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:52]
WARNING: [VRFC 10-2938] 'a_tready' is already implicitly declared on line 19 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:53]
WARNING: [VRFC 10-2938] 'configure' is already implicitly declared on line 24 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:55]
WARNING: [VRFC 10-2938] 'status' is already implicitly declared on line 25 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:56]
WARNING: [VRFC 10-2938] 'CLK' is already implicitly declared on line 26 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:58]
WARNING: [VRFC 10-2938] 'RST' is already implicitly declared on line 27 [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:59]
WARNING: [VRFC 10-3380] identifier 'bitwidth' is used before its declaration [C:/git_repos/mnist_neuralnet/fpga/milestone2/source/layer/tb/layer_tb.v:8]
