
---------- Begin Simulation Statistics ----------
final_tick                               955640466500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61578                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701848                       # Number of bytes of host memory used
host_op_rate                                    61780                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17957.97                       # Real time elapsed on the host
host_tick_rate                               53215386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105824496                       # Number of instructions simulated
sim_ops                                    1109449854                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.955640                       # Number of seconds simulated
sim_ticks                                955640466500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.120952                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              150597737                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           172860527                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19755623                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        229918782                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18879490                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19169079                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          289589                       # Number of indirect misses.
system.cpu0.branchPred.lookups              294156708                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1860576                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811479                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11400986                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260684020                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27514528                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      106652519                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050755378                       # Number of instructions committed
system.cpu0.commit.committedOps            1052569365                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1751526948                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.600944                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.345863                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1237436945     70.65%     70.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    307419314     17.55%     88.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71786147      4.10%     92.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     70540457      4.03%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23198410      1.32%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7265108      0.41%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3841291      0.22%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2524748      0.14%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27514528      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1751526948                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857408                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015947572                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326219895                       # Number of loads committed
system.cpu0.commit.membars                    3625346                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625352      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583918150     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328031366     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127151805     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052569365                       # Class of committed instruction
system.cpu0.commit.refs                     455183199                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050755378                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052569365                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.816356                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.816356                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            283651456                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8368595                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           145838329                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1187707827                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               662802456                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                809900190                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11408861                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14090837                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4831958                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  294156708                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                201044793                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1107606807                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6634589                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          211                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1229134321                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39527000                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.154126                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         645224363                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         169477227                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.644016                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1772594921                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.696722                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.949204                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               919786404     51.89%     51.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               624608691     35.24%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               118746533      6.70%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                81488376      4.60%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19572921      1.10%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4049920      0.23%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2419513      0.14%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     631      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1921932      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1772594921                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       53                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      27                       # number of floating regfile writes
system.cpu0.idleCycles                      135951370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11546327                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269953432                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.585132                       # Inst execution rate
system.cpu0.iew.exec_refs                   494920706                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133132872                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              247142295                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            373494223                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3991250                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5783553                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           138384839                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1159204815                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            361787834                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9839024                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1116751689                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1704396                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2110213                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11408861                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5582527                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        80090                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16488796                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        51305                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7973                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4308619                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     47274328                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9421535                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7973                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1588829                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9957498                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                499334478                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1104533535                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836620                       # average fanout of values written-back
system.cpu0.iew.wb_producers                417753194                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.578730                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1104602602                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1364730054                       # number of integer regfile reads
system.cpu0.int_regfile_writes              709371002                       # number of integer regfile writes
system.cpu0.ipc                              0.550553                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.550553                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626826      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            614358924     54.53%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140425      0.72%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811524      0.16%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           367036773     32.58%     88.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131616180     11.68%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1126590713                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     65                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                126                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           55                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                72                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2048390                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001818                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 321539     15.70%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1530636     74.72%     90.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               196209      9.58%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1125012212                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4027939397                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1104533480                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1265847369                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1147105680                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1126590713                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12099135                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      106635447                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           114786                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       6657755                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     51644720                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1772594921                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.635560                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.851084                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          982817999     55.45%     55.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          535255342     30.20%     85.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          185214583     10.45%     96.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59091769      3.33%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8744774      0.49%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             582966      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             599756      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             163420      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             124312      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1772594921                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.590287                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         28079169                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5778685                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           373494223                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          138384839                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1502                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1908546291                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2734661                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              260706782                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670623192                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8120498                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               673438056                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5370024                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                26868                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1436796529                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1178901769                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          764346028                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                802902602                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10105961                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11408861                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24005569                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                93722832                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               53                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1436796476                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        133051                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4661                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18946086                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4654                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2883215259                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2339527973                       # The number of ROB writes
system.cpu0.timesIdled                       20146081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1466                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.297250                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8808755                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9341476                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1666284                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16974552                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            327461                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         494048                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          166587                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18599526                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4615                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811200                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           954992                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12200897                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1087901                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434251                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17513753                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55069118                       # Number of instructions committed
system.cpu1.commit.committedOps              56880489                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    326225092                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174360                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.809501                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    302060777     92.59%     92.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12105727      3.71%     96.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4136296      1.27%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3745230      1.15%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       907317      0.28%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       342541      0.11%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1653822      0.51%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       185481      0.06%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1087901      0.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    326225092                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502222                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52966482                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16124687                       # Number of loads committed
system.cpu1.commit.membars                    3622514                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622514      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32006106     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935887     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3315841      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56880489                       # Class of committed instruction
system.cpu1.commit.refs                      21251740                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55069118                       # Number of Instructions Simulated
system.cpu1.committedOps                     56880489                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.983963                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.983963                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            283116384                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               718680                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8001721                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              79211843                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13198468                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27622803                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                955406                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1093515                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4170446                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18599526                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13157320                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    312898328                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               136731                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      89466225                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3333400                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056442                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14498461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9136216                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.271495                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         329063507                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.282126                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.763341                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               274918906     83.55%     83.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30865612      9.38%     92.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13581050      4.13%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5946813      1.81%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2536703      0.77%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  471284      0.14%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  739546      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3581      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           329063507                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         468082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              997024                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14256300                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.190012                       # Inst execution rate
system.cpu1.iew.exec_refs                    22254935                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5207971                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              245491598                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21164235                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2535253                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1561130                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6735507                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           74385448                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17046964                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           746151                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62614945                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1681704                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1469311                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                955406                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5074924                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15686                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          293008                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10568                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2428                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5039548                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1608454                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           424                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       192868                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        804156                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 35396877                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62285717                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.853393                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30207441                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189013                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62300098                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                78129670                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41297374                       # number of integer regfile writes
system.cpu1.ipc                              0.167113                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167113                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622617      5.72%      5.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37379339     58.99%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18948518     29.91%     94.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3410476      5.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63361096                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1837462                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029000                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 240127     13.07%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1433991     78.04%     91.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               163340      8.89%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              61575925                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         457718245                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62285705                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91890737                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66777877                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63361096                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7607571                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17504958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            95112                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2173320                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11949820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    329063507                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192550                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.625494                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          288163950     87.57%     87.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28450498      8.65%     96.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6667594      2.03%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2848625      0.87%     99.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2238701      0.68%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             235074      0.07%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             353202      0.11%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              66755      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              39108      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      329063507                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.192276                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15059566                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1727359                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21164235                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6735507                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       329531589                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1581730433                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              263014665                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37990447                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11553775                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15136002                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1821648                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                13076                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             95812179                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77578354                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           52294132                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28297601                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7227515                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                955406                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21639376                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14303685                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        95812167                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20457                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               609                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22332080                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           609                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   399531212                       # The number of ROB reads
system.cpu1.rob.rob_writes                  151630612                       # The number of ROB writes
system.cpu1.timesIdled                          23508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6521467                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2018                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6557072                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                156594                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9019138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17986885                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       342911                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       100215                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     46424951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3566458                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     92831637                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3666673                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6738569                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2759227                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6208382                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              346                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            252                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2279756                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2279750                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6738569                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           353                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27005204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27005204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    753762944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               753762944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              518                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9019276                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9019276    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9019276                       # Request fanout histogram
system.membus.respLayer1.occupancy        46625010648                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31348646058                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   955640466500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   955640466500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    455777333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   533975038.697581                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      8631500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1047011500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   954273134500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1367332000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    174248968                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       174248968                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    174248968                       # number of overall hits
system.cpu0.icache.overall_hits::total      174248968                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     26795824                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      26795824                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     26795824                       # number of overall misses
system.cpu0.icache.overall_misses::total     26795824                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 351482676994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 351482676994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 351482676994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 351482676994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    201044792                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    201044792                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    201044792                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    201044792                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.133283                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.133283                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.133283                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.133283                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13117.069174                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13117.069174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13117.069174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13117.069174                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3404                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.628571                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     24970729                       # number of writebacks
system.cpu0.icache.writebacks::total         24970729                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1825059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1825059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1825059                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1825059                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     24970765                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     24970765                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     24970765                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     24970765                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 309916828495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 309916828495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 309916828495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 309916828495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.124205                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.124205                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.124205                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.124205                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12411.186782                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12411.186782                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12411.186782                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12411.186782                       # average overall mshr miss latency
system.cpu0.icache.replacements              24970729                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    174248968                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      174248968                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     26795824                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     26795824                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 351482676994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 351482676994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    201044792                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    201044792                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.133283                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.133283                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13117.069174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13117.069174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1825059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1825059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     24970765                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     24970765                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 309916828495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 309916828495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.124205                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.124205                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12411.186782                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12411.186782                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          199218319                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         24970732                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.978073                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        427060348                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       427060348                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    441536465                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       441536465                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    441536465                       # number of overall hits
system.cpu0.dcache.overall_hits::total      441536465                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26312232                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26312232                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26312232                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26312232                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 757736595375                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 757736595375                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 757736595375                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 757736595375                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    467848697                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    467848697                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    467848697                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    467848697                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056241                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056241                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056241                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056241                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28797.883637                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28797.883637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28797.883637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28797.883637                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4274149                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       233045                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            94845                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2882                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.064569                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.862248                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19695642                       # number of writebacks
system.cpu0.dcache.writebacks::total         19695642                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7367715                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7367715                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7367715                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7367715                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18944517                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18944517                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18944517                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18944517                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 372793277562                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 372793277562                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 372793277562                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 372793277562                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040493                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040493                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040493                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040493                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19678.162160                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19678.162160                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19678.162160                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19678.162160                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19695642                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    320163760                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      320163760                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20536196                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20536196                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 496728942500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 496728942500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    340699956                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    340699956                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.060276                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060276                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24187.972422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24187.972422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3880186                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3880186                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16656010                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16656010                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 281215870000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 281215870000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048888                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048888                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16883.747668                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16883.747668                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121372705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121372705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5776036                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5776036                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 261007652875                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 261007652875                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127148741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127148741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.045427                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045427                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45188.023910                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45188.023910                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3487529                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3487529                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2288507                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2288507                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  91577407562                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  91577407562                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017999                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017999                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40016.223486                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40016.223486                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1808                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1808                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1346                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1346                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9580000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9580000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.426760                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.426760                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7117.384844                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7117.384844                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1332                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1332                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       953000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       953000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004439                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004439                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 68071.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68071.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2951                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2951                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          132                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          132                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       587500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       587500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3083                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3083                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.042815                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.042815                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4450.757576                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4450.757576                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          132                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          132                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       455500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       455500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.042815                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.042815                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3450.757576                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3450.757576                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050924                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050924                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760555                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760555                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65118780000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65118780000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811479                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811479                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419853                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419853                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85620.080073                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85620.080073                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760554                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760554                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64358222500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64358222500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419853                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419853                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84620.188047                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84620.188047                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986803                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          462297353                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19704841                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.461105                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986803                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        959037699                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       959037699                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            24925234                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17789444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               27169                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              306461                       # number of demand (read+write) hits
system.l2.demand_hits::total                 43048308                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           24925234                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17789444                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              27169                       # number of overall hits
system.l2.overall_hits::.cpu1.data             306461                       # number of overall hits
system.l2.overall_hits::total                43048308                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             45524                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1904655                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2298                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1404356                       # number of demand (read+write) misses
system.l2.demand_misses::total                3356833                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            45524                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1904655                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2298                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1404356                       # number of overall misses
system.l2.overall_misses::total               3356833                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4101302500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 183644714000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    215121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 142667721000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     330628858500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4101302500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 183644714000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    215121000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 142667721000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    330628858500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        24970758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19694099                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           29467                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1710817                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             46405141                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       24970758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19694099                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          29467                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1710817                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            46405141                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001823                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.096712                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.077986                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.820869                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072338                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001823                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.096712                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.077986                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.820869                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072338                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90090.995958                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96418.886360                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93612.271540                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101589.426755                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98494.282706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90090.995958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96418.886360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93612.271540                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101589.426755                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98494.282706                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                136                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         5                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.200000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5264091                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2759227                       # number of writebacks
system.l2.writebacks::total                   2759227                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         198709                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          95008                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              293903                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        198709                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         95008                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             293903                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        45420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1705946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1309348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3062930                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        45420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1705946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1309348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6049470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9112400                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3639684501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 152818975501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    188374000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 122004524001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 278651558003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3639684501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 152818975501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    188374000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 122004524001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 478849286246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 757500844249                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.086622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.075203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.765335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066004                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.086622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.075203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.765335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.196366                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80133.960832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89580.195095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85006.317690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93179.600840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90975.490136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80133.960832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89580.195095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85006.317690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93179.600840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79155.576645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83128.576912                       # average overall mshr miss latency
system.l2.replacements                       12510428                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4526742                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4526742                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4526742                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4526742                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     41716029                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         41716029                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     41716029                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     41716029                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6049470                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6049470                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 478849286246                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 478849286246                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79155.576645                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79155.576645                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 59                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       117500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.951613                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3671.875000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1111.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         2500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       637500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       538500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1176000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.951613                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19921.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19944.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19932.203390                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.850000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.863636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       346000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       385000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.850000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.863636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20352.941176                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20263.157895                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1698506                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           126538                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1825044                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1340050                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1089193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2429243                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 131946816500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 111473956500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  243420773000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3038556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1215731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4254287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.441015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.895916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.571011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98464.099474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102345.458059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100204.373544                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       111334                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        57234                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           168568                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1228716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1031959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2260675                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 111010887000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96145861500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 207156748500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.404375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.848838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.531388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90347.067182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93168.295930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91634.909264                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      24925234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         27169                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           24952403                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        45524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4101302500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    215121000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4316423500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     24970758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        29467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25000225                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001823                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.077986                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90090.995958                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93612.271540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90260.204508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          104                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           186                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        45420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        47636                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3639684501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    188374000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3828058501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001819                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.075203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80133.960832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85006.317690                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80360.620140                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16090938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       179923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16270861                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       564605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       315163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          879768                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51697897500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  31193764500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  82891662000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16655543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       495086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17150629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.636582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.051297                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91564.717812                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98976.607343                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94219.910249                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        87375                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        37774                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       125149                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       477230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       277389                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       754619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  41808088501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  25858662501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67666751002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.560284                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87605.742516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93221.658036                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89670.086497                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          184                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               190                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          578                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             597                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17519000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       700500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     18219500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          762                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           787                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.758530                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.760000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.758577                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 30309.688581                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 36868.421053                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30518.425461                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          255                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          269                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          323                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          328                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6630975                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        98500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6729475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.423885                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.200000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.416773                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20529.334365                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20516.692073                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999933                       # Cycle average of tags in use
system.l2.tags.total_refs                    98309413                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12510862                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.857925                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.056849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.210384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.766704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.018270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.041278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.906448                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.422763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.342288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 753701190                       # Number of tag accesses
system.l2.tags.data_accesses                753701190                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2906944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     109904384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        141824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84396736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    379822528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          577172416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2906944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       141824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3048768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    176590528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       176590528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          45421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1717256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1318699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5934727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9018319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2759227                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2759227                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3041880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        115005996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           148407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88314318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    397453374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             603963976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3041880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       148407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3190288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184787621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184787621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184787621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3041880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       115005996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          148407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88314318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    397453374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            788751597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2737941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     45421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1682876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1294862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5917901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007652620750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168485                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168485                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17555025                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2576936                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9018319                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2759227                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9018319                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2759227                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  75043                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21286                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            459102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            448830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            482585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            610866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            553174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            644423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            644669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            634790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            666909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            641367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           700822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           467602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           571919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           508501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           415870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           491847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            175713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            209373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            222228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            211583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           194878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           149687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           181916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148294                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 274952042957                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44716380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            442638467957                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30744.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49494.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6953141                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1621976                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9018319                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2759227                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1744077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1879868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2052929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1191448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  949889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  664704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  180642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  129499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   88049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   25280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 180368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 181495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 182185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 182748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 184914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 182061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 172033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 171546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 172769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3106063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.688609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.891859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.465971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       880284     28.34%     28.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1391822     44.81%     73.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       288883      9.30%     82.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       210617      6.78%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        86814      2.79%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        44259      1.42%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        38967      1.25%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25583      0.82%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       138834      4.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3106063                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.080434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    304.681332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168480    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168485                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.764735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           149834     88.93%     88.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2087      1.24%     90.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11714      6.95%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3387      2.01%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1050      0.62%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              276      0.16%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               90      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               33      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168485                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              572369664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4802752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175226176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               577172416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            176590528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       598.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    603.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    184.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  955640458500                       # Total gap between requests
system.mem_ctrls.avgGap                      81140.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2906944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    107704064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       141824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     82871168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    378745664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175226176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3041880.395298224874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 112703540.479467540979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 148407.277602449671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86717935.149306491017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 396326523.705241203308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183359937.280345380306                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        45421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1717256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1318699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5934727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2759227                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1756382839                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  81924934451                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     95303950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  67412465007                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 291449381710                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22775524666597                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38668.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47706.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43007.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51120.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49109.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8254313.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11249734020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5979364050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         31878936180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7283565180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     75437225760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     169165460130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     224510815200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       525505100520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.898334                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 581823421539                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31910840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 341906204961                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10927591500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5808145035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31976054460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7008319800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     75437225760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     261515312010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     146742518880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       539415167445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.454087                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 378635117615                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31910840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 545094508885                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9411410428.571428                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   42918635550.863800                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        55000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 315704884000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165081990500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 790558476000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13125293                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13125293                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13125293                       # number of overall hits
system.cpu1.icache.overall_hits::total       13125293                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32027                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32027                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32027                       # number of overall misses
system.cpu1.icache.overall_misses::total        32027                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    646950000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    646950000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    646950000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    646950000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13157320                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13157320                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13157320                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13157320                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002434                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002434                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002434                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002434                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20200.143629                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20200.143629                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20200.143629                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20200.143629                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        29435                       # number of writebacks
system.cpu1.icache.writebacks::total            29435                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2560                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2560                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2560                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2560                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        29467                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        29467                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        29467                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        29467                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    574401000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    574401000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    574401000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    574401000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002240                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002240                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002240                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002240                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19493.026097                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19493.026097                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19493.026097                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19493.026097                       # average overall mshr miss latency
system.cpu1.icache.replacements                 29435                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13125293                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13125293                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32027                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32027                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    646950000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    646950000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13157320                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13157320                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002434                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002434                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20200.143629                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20200.143629                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2560                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2560                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        29467                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        29467                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    574401000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    574401000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002240                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002240                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19493.026097                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19493.026097                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989369                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13050765                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            29435                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           443.375743                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        316252000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989369                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999668                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999668                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26344107                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26344107                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16360071                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16360071                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16360071                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16360071                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3651940                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3651940                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3651940                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3651940                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 310959153826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 310959153826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 310959153826                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 310959153826                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20012011                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20012011                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20012011                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20012011                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.182487                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.182487                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.182487                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.182487                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85149.031426                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85149.031426                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85149.031426                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85149.031426                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       992467                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       162056                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17175                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1623                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.785560                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    99.849661                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1710070                       # number of writebacks
system.cpu1.dcache.writebacks::total          1710070                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2640348                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2640348                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2640348                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2640348                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011592                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011592                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011592                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011592                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  86838308332                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  86838308332                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  86838308332                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  86838308332                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050549                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050549                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050549                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050549                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85843.213798                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85843.213798                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85843.213798                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85843.213798                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1710070                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14497605                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14497605                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2198989                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2198989                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 154900976000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 154900976000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16696594                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16696594                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.131703                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131703                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70441.905803                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70441.905803                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1703674                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1703674                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       495315                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       495315                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  34136644000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  34136644000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029666                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029666                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68919.059588                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68919.059588                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1862466                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1862466                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1452951                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1452951                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 156058177826                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 156058177826                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3315417                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3315417                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.438241                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.438241                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 107407.736273                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107407.736273                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       936674                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       936674                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516277                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516277                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52701664332                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52701664332                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155720                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155720                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102080.209523                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102080.209523                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          300                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          300                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6653500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6653500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.360341                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.360341                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39369.822485                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39369.822485                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2860500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2860500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100213                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100213                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 60861.702128                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60861.702128                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          312                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          312                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1014500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1014500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.284404                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.284404                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8181.451613                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8181.451613                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       891500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       891500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.282110                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.282110                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7247.967480                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7247.967480                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102645                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102645                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708555                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708555                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63127996000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63127996000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811200                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811200                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391207                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391207                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89093.995526                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89093.995526                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708555                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708555                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62419441000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62419441000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391207                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391207                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88093.995526                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88093.995526                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.959767                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19179483                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1720038                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.150616                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        316263500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.959767                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936243                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936243                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45368297                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45368297                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 955640466500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          42151593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7285969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     41879128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9751201                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9341514                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           255                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            596                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4272789                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4272789                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25000232                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17151362                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          787                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          787                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     74912251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59095761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        88369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5141287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             139237668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3196255104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2520943872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3769728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    218937280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5939905984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21871717                       # Total snoops (count)
system.tol2bus.snoopTraffic                 177823360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         68277708                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.060471                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.244441                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               64249133     94.10%     94.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3928335      5.75%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 100224      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           68277708                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        92821689997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29560869150                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       37494428780                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2581155566                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          44344211                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31513                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1026674368000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 504257                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707388                       # Number of bytes of host memory used
host_op_rate                                   505910                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2426.75                       # Real time elapsed on the host
host_tick_rate                               29271262                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223702715                       # Number of instructions simulated
sim_ops                                    1227715345                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071034                       # Number of seconds simulated
sim_ticks                                 71033901500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.222495                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13090849                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14042586                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2402964                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         23485698                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             31596                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          48349                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16753                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25526361                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10171                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4974                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1735351                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12679816                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3139823                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         512745                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       35902174                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60461973                       # Number of instructions committed
system.cpu0.commit.committedOps              60714093                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    124840115                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.486335                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.511971                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    102821901     82.36%     82.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12272150      9.83%     92.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2434034      1.95%     94.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1874293      1.50%     95.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       663669      0.53%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       401094      0.32%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       459791      0.37%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       773360      0.62%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3139823      2.52%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    124840115                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65319                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59455125                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14241614                       # Number of loads committed
system.cpu0.commit.membars                     379213                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       379852      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43769137     72.09%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6311      0.01%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14246044     23.46%     96.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2307904      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60714093                       # Class of committed instruction
system.cpu0.commit.refs                      16554786                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60461973                       # Number of Instructions Simulated
system.cpu0.committedOps                     60714093                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.312098                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.312098                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             60908745                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               671297                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11477703                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             104677724                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12352951                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54480063                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1737130                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2021311                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1810883                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25526361                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8110113                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    117505876                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               106562                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          535                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     118682636                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 279                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          590                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                4809680                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.182600                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11377652                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13122445                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.848982                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         131289772                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.914741                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.070576                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                57817737     44.04%     44.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                41693411     31.76%     75.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21441426     16.33%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8261478      6.29%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  730018      0.56%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  683795      0.52%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  432540      0.33%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   33730      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  195637      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           131289772                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2718                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2171                       # number of floating regfile writes
system.cpu0.idleCycles                        8504233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1916366                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17638831                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.613991                       # Inst execution rate
system.cpu0.iew.exec_refs                    24066402                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2416478                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               24412293                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             22854101                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            237071                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           982438                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2605995                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           96573939                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21649924                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1948016                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             85832329                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                281893                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4851511                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1737130                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5327485                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       241259                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           52656                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          452                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8612487                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       292823                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           452                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       509155                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1407211                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 63646776                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83059578                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.811349                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51639749                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.594157                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83273455                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110807987                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63014018                       # number of integer regfile writes
system.cpu0.ipc                              0.432508                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.432508                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           381432      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62667805     71.39%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6670      0.01%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1850      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 24      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1292      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             13      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               301      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22302627     25.41%     97.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2416412      2.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            968      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           312      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              87780345                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3577                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7132                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3348                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3969                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     682069                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007770                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 458513     67.22%     67.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    25      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     25      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  18      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     67.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                207735     30.46%     97.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15743      2.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               10      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88077405                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         307715206                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83056230                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        132430263                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  95827807                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 87780345                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             746132                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       35859848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           189807                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        233387                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15375397                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    131289772                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.668600                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.183431                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           84858440     64.63%     64.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24940982     19.00%     83.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11164670      8.50%     92.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4727273      3.60%     95.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3594961      2.74%     98.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             758917      0.58%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             656015      0.50%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             490427      0.37%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              98087      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      131289772                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.627926                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           479941                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           31731                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            22854101                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2605995                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4730                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       139794005                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2273809                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               36097747                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45507771                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1107601                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14859371                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9088962                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               289659                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            130613999                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             101059290                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           76788826                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53180929                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                648790                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1737130                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11556625                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31281059                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2802                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       130611197                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      13857970                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            233531                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5685604                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        233533                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   218300387                       # The number of ROB reads
system.cpu0.rob.rob_writes                  199705821                       # The number of ROB writes
system.cpu0.timesIdled                         106211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1380                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.969481                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12634366                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13029219                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2371732                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22099629                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13471                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          19276                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5805                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24072303                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1396                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4331                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1734636                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12004342                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2906258                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         276708                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       36437291                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57416246                       # Number of instructions committed
system.cpu1.commit.committedOps              57551398                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112355001                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.512228                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.540648                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     91296523     81.26%     81.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11841681     10.54%     91.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2262061      2.01%     93.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1768103      1.57%     95.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       688302      0.61%     96.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       400688      0.36%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       465121      0.41%     96.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       726264      0.65%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2906258      2.59%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112355001                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22082                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56485121                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13488781                       # Number of loads committed
system.cpu1.commit.membars                     203776                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       203776      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41925230     72.85%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13493112     23.45%     96.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1928697      3.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57551398                       # Class of committed instruction
system.cpu1.commit.refs                      15421809                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57416246                       # Number of Instructions Simulated
system.cpu1.committedOps                     57551398                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.105303                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.105303                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             51066912                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               640606                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11351286                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             102152953                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10386729                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53959719                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1735379                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1992049                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1728361                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24072303                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7582447                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    107511089                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                84166                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     114309206                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4744950                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.199144                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8993522                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12647837                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.945653                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         118877100                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.966018                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.025491                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                47165284     39.68%     39.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41145757     34.61%     74.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20893643     17.58%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8096365      6.81%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  691517      0.58%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  631164      0.53%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  153050      0.13%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   27413      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   72907      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           118877100                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2001520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1923220                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17090326                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.686981                       # Inst execution rate
system.cpu1.iew.exec_refs                    22893678                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2067241                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               24609471                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22116346                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            105083                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1027943                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2265691                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           93954219                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20826437                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2036717                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83041265                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                275673                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3381430                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1735379                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3855288                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       202381                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           29709                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8627565                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       332663                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            93                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       521762                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1401458                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 61793438                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80370300                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.810899                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50108246                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.664884                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80611623                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107189678                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61347723                       # number of integer regfile writes
system.cpu1.ipc                              0.474991                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.474991                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           204450      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61318804     72.07%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 286      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21486902     25.26%     97.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2067222      2.43%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85077982                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     631920                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007428                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 448910     71.04%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                181051     28.65%     99.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1959      0.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85505452                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         289860383                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80370300                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        130357130                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93602297                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85077982                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             351922                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36402821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           195399                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         75214                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15644052                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    118877100                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.715680                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.208827                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           74129949     62.36%     62.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23513466     19.78%     82.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11222424      9.44%     91.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4621433      3.89%     95.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3513403      2.96%     98.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             701326      0.59%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             617196      0.52%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             471273      0.40%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              86630      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      118877100                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.703830                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           330596                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           19453                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22116346                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2265691                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    674                       # number of misc regfile reads
system.cpu1.numCycles                       120878620                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    21113290                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               34852293                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43495209                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1058378                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12880859                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8484899                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               294080                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            127602188                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              98641484                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75357738                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52582325                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                190424                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1735379                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10402932                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                31862529                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       127602188                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6423312                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            102582                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5147956                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        102580                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   203434585                       # The number of ROB reads
system.cpu1.rob.rob_writes                  194522267                       # The number of ROB writes
system.cpu1.timesIdled                          20234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3578593                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6594                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3622188                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 82070                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4484137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8805026                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       511323                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       135644                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3217450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1986196                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6437224                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2121840                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4360815                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       351430                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3969777                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            42908                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8881                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70970                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70837                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4360818                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           241                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13236678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13236678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    306117312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               306117312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            46787                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4483818                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4483818    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4483818                       # Request fanout histogram
system.membus.respLayer1.occupancy        22836628349                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11056529879                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    71033901500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    71033901500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                270                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8422014.814815                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13197765.097289                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          135    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     42902000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    69896929500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1136972000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8003113                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8003113                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8003113                       # number of overall hits
system.cpu0.icache.overall_hits::total        8003113                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       106999                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        106999                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       106999                       # number of overall misses
system.cpu0.icache.overall_misses::total       106999                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6705105984                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6705105984                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6705105984                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6705105984                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8110112                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8110112                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8110112                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8110112                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013193                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013193                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013193                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013193                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62665.127562                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62665.127562                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62665.127562                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62665.127562                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        16577                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              261                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.513410                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        99870                       # number of writebacks
system.cpu0.icache.writebacks::total            99870                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7020                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7020                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7020                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7020                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        99979                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        99979                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        99979                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        99979                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6260059987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6260059987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6260059987                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6260059987                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012328                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012328                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012328                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012328                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62613.748757                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62613.748757                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62613.748757                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62613.748757                       # average overall mshr miss latency
system.cpu0.icache.replacements                 99870                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8003113                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8003113                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       106999                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       106999                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6705105984                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6705105984                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8110112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8110112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013193                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013193                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62665.127562                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62665.127562                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7020                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7020                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        99979                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        99979                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6260059987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6260059987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62613.748757                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62613.748757                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.967493                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8104504                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           100010                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            81.036936                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.967493                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998984                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998984                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16320202                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16320202                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16572753                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16572753                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16572753                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16572753                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6076463                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6076463                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6076463                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6076463                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 350915422406                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 350915422406                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 350915422406                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 350915422406                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22649216                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22649216                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22649216                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22649216                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.268286                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.268286                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.268286                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.268286                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 57749.948022                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57749.948022                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 57749.948022                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57749.948022                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9844470                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        32555                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           265816                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            450                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    37.034904                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.344444                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1591164                       # number of writebacks
system.cpu0.dcache.writebacks::total          1591164                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4426158                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4426158                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4426158                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4426158                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1650305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1650305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1650305                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1650305                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  98618367976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  98618367976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  98618367976                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  98618367976                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072864                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072864                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072864                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072864                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 59757.661751                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59757.661751                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 59757.661751                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59757.661751                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1591129                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     15002996                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       15002996                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5464560                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5464560                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 313933683500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 313933683500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20467556                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20467556                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.266986                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.266986                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 57449.032219                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57449.032219                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3937190                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3937190                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1527370                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1527370                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  92446270500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  92446270500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 60526.441203                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 60526.441203                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1569757                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1569757                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       611903                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       611903                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  36981738906                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36981738906                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2181660                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2181660                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.280476                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.280476                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60437.257059                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60437.257059                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       488968                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       488968                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       122935                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       122935                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6172097476                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6172097476                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.056349                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.056349                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 50206.186001                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50206.186001                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       125792                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       125792                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1335                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1335                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     41264000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     41264000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010501                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010501                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 30909.363296                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 30909.363296                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          959                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          959                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          376                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          376                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4110000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4110000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002958                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002958                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10930.851064                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10930.851064                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121634                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121634                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4806                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4806                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     31040000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     31040000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126440                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126440                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6458.593425                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6458.593425                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4732                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4732                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     26339000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     26339000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037425                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037425                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5566.145393                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5566.145393                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       682000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       682000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       651000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       651000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2077                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2077                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2897                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2897                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     62544000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     62544000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4974                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4974                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.582429                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.582429                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21589.230238                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21589.230238                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2897                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2897                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     59647000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     59647000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.582429                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.582429                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20589.230238                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20589.230238                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.852254                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18486059                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1630190                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.339819                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.852254                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995383                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995383                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47445672                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47445672                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               38076                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              639810                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              612659                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1296188                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              38076                       # number of overall hits
system.l2.overall_hits::.cpu0.data             639810                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5643                       # number of overall hits
system.l2.overall_hits::.cpu1.data             612659                       # number of overall hits
system.l2.overall_hits::total                 1296188                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            949289                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13897                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            827137                       # number of demand (read+write) misses
system.l2.demand_misses::total                1852128                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61805                       # number of overall misses
system.l2.overall_misses::.cpu0.data           949289                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13897                       # number of overall misses
system.l2.overall_misses::.cpu1.data           827137                       # number of overall misses
system.l2.overall_misses::total               1852128                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5693331500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  87511166997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1317695500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  76743597498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     171265791495                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5693331500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  87511166997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1317695500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  76743597498                       # number of overall miss cycles
system.l2.overall_miss_latency::total    171265791495                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           99881                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1589099                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1439796                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3148316                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          99881                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1589099                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1439796                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3148316                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.618786                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.597376                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.711208                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.574482                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.588292                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.618786                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.597376                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.711208                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.574482                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.588292                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92117.652294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92186.011844                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94818.701878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92782.208386                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92469.738320                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92117.652294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92186.011844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94818.701878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92782.208386                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92469.738320                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3243                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        61                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      53.163934                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2411752                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              351430                       # number of writebacks
system.l2.writebacks::total                    351430                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            473                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         134276                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            405                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         106140                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              241294                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           473                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        134276                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           405                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        106140                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             241294                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       815013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       720997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1610834                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       815013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       720997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2960586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4571420                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5051481003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  72084259013                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1164013507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  64001931016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 142301684539                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5051481003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  72084259013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1164013507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  64001931016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 207875005484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 350176690023                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.614051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.512877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.690481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.500763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.511649                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.614051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.512877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.690481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.500763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.452021                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82362.893807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88445.532787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86274.348280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88768.650932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88340.378052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82362.893807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88445.532787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86274.348280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88768.650932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70214.141891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76601.294570                       # average overall mshr miss latency
system.l2.replacements                        6273715                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       467531                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           467531                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       467531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       467531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2248979                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2248979                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2248980                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2248980                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2960586                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2960586                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 207875005484                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 207875005484                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70214.141891                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70214.141891                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            3225                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3403                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6628                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2242                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2319                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4561                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1888500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1767500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3656000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5467                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5722                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.410097                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.405278                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.407632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   842.328278                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   762.181975                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   801.578601                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2239                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2315                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4554                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     45070982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     46494483                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     91565465                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.409548                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.404579                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.407007                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20129.960697                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20084.009935                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20106.601888                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           138                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           167                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                305                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          378                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          167                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              545                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1553000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       557000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2110000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          516                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          334                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            850                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.732558                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.641176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4108.465608                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3335.329341                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3871.559633                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          378                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          163                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          541                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7593000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3221000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     10814000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.732558                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.488024                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.636471                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20087.301587                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19760.736196                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19988.909427                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            26961                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23943                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50904                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          64051                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          35104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               99155                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5417438499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3103541000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8520979499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        91012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        59047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            150059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.703764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.594509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.660773                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84580.076798                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88409.896308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85935.953800                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        21995                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6788                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            28783                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        42056                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        28316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70372                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3671067999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2451410001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6122478000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.462093                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.479550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.468962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87289.994270                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 86573.315475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87001.619962                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         38076                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              43719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5693331500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1317695500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7011027000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        99881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.618786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.711208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.633909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92117.652294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94818.701878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92613.497662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          473                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          405                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           878                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74824                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5051481003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1164013507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6215494510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.614051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.690481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.626556                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82362.893807                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86274.348280                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83068.193494                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       612849                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       588716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1201565                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       885238                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       792033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1677271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  82093728498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  73640056498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 155733784996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1498087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1380749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2878836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.590912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.573626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.582621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92736.335876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92975.995316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92849.506726                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       112281                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        99352                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       211633                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       772957                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       692681                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1465638                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  68413191014                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  61550521015                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 129963712029                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.515963                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.501670                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.509108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88508.404755                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 88858.393712                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88673.814427                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          112                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               132                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          448                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           91                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             539                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15691000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       586500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     16277500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          560                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          111                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           671                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.819820                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.803279                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 35024.553571                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6445.054945                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30199.443414                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          306                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          313                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          142                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           84                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          226                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2913985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1647000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4560985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.253571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.756757                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.336811                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20521.021127                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19607.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20181.349558                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999842                       # Cycle average of tags in use
system.l2.tags.total_refs                     8451840                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6274209                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.347077                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.291788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.321991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.230498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.082246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.466381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    35.606939                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.285809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.081727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.069787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.556358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  53295617                       # Number of tag accesses
system.l2.tags.data_accesses                 53295617                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3925440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      52328832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        863744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      46268480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    180239232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          283625728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3925440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       863744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4789184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22491520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22491520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         817638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         722945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2816238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4431652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       351430                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             351430                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         55261501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        736674051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         12159602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        651357718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2537369174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3992822047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     55261501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     12159602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67421103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      316630785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316630785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      316630785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        55261501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       736674051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        12159602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       651357718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2537369174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4309452832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    339367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    804544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    713725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2807422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000423931750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20781                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20781                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7788234                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             320271                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4431655                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     351431                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4431655                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   351431                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  31133                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12064                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            171058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            197732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            193167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            194069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            265967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            258708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            251635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            221280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            218396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            199888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           313503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           206448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           188178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           310633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           518911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           690949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23791                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 112610737514                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22002610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            195120525014                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25590.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44340.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3883287                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  302995                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4431655                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               351431                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  582477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  671851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  756124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  584223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  505676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  408322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  285764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  211767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  146783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   95155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  63440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  40324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  13016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       553606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    547.955102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   398.594109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.791399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32860      5.94%      5.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       158236     28.58%     34.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57199     10.33%     44.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49765      8.99%     53.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        27865      5.03%     58.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17880      3.23%     62.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15872      2.87%     64.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13003      2.35%     67.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       180926     32.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       553606                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     211.749050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    129.680511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    280.608844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14601     70.26%     70.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4343     20.90%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1437      6.91%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          265      1.28%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           39      0.19%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           15      0.07%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           18      0.09%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           15      0.07%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            8      0.04%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            6      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            4      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            5      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           15      0.07%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20781                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.330879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.309830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.867188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17724     85.29%     85.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              474      2.28%     87.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1691      8.14%     95.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              636      3.06%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              191      0.92%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               45      0.22%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20781                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              281633408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1992512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21719808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               283625920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22491584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3964.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       305.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3992.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    316.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    30.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71033873000                       # Total gap between requests
system.mem_ctrls.avgGap                      14851.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3925440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     51490816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       863744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     45678400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    179675008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21719808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 55261500.735673375428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 724876642.176271319389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 12159602.411814590916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 643050698.827235341072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2529426150.131990432739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 305766789.397031784058                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       817638                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       722945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2816240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       351431                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2504116818                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  38291754728                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    601626171                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  34102127565                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 119620899732                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1746788876267                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40826.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46832.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44578.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47171.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     42475.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4970503.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2403631020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1277560185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18898908840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          888412680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5607360720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31566231210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        694928640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        61337033295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        863.489573                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1505384203                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2371980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  67156537297                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1549158660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            823374585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12520818240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          883109160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5607360720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29211708270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2677684800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53273214435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        749.968864                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6613117037                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2371980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62048804463                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                910                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          456                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    23234252.192982                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   73047857.713200                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          456    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    757250500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            456                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    60439082500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10594819000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7562027                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7562027                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7562027                       # number of overall hits
system.cpu1.icache.overall_hits::total        7562027                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20420                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20420                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20420                       # number of overall misses
system.cpu1.icache.overall_misses::total        20420                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1490924000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1490924000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1490924000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1490924000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7582447                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7582447                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7582447                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7582447                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002693                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002693                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002693                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002693                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73012.928501                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73012.928501                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73012.928501                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73012.928501                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          342                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.857143                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19540                       # number of writebacks
system.cpu1.icache.writebacks::total            19540                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          880                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          880                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          880                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          880                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19540                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19540                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19540                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19540                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1411111500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1411111500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1411111500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1411111500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002577                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002577                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002577                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002577                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72216.555783                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72216.555783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72216.555783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72216.555783                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19540                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7562027                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7562027                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20420                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20420                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1490924000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1490924000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7582447                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7582447                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002693                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002693                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73012.928501                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73012.928501                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          880                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          880                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19540                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19540                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1411111500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1411111500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002577                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002577                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72216.555783                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72216.555783                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7685562                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19572                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           392.681484                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15184434                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15184434                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16029861                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16029861                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16029861                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16029861                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5701825                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5701825                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5701825                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5701825                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 326945669022                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 326945669022                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 326945669022                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 326945669022                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21731686                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21731686                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21731686                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21731686                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.262374                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.262374                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.262374                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.262374                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 57340.530273                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57340.530273                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 57340.530273                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57340.530273                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7568350                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        30701                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           220940                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            446                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    34.255228                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.836323                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1439065                       # number of writebacks
system.cpu1.dcache.writebacks::total          1439065                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4202561                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4202561                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4202561                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4202561                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1499264                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1499264                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1499264                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1499264                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  87218754994                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  87218754994                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  87218754994                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  87218754994                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068990                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068990                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068990                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068990                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 58174.380892                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 58174.380892                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 58174.380892                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 58174.380892                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1439020                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14594616                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14594616                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5276300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5276300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 302225465500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 302225465500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19870916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19870916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.265529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.265529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57279.810758                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57279.810758                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3867249                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3867249                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1409051                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1409051                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  83485632000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  83485632000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.070910                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070910                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 59249.545971                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59249.545971                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1435245                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1435245                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       425525                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       425525                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24720203522                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24720203522                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1860770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1860770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.228682                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.228682                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 58093.422295                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58093.422295                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       335312                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       335312                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        90213                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        90213                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3733122994                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3733122994                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048482                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048482                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 41381.208850                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 41381.208850                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67277                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67277                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          811                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          811                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     39702500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39702500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        68088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        68088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011911                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011911                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48954.993835                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48954.993835                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          178                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          178                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          633                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          633                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     24504500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24504500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.009297                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.009297                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 38711.690363                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38711.690363                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63236                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63236                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4599                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4599                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     24582500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24582500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67835                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67835                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.067797                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067797                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5345.183736                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5345.183736                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4522                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4522                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     20093500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20093500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.066662                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.066662                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4443.498452                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4443.498452                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       842000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       842000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       809000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       809000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1511                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1511                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2820                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2820                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     63951999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     63951999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4331                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4331                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.651120                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.651120                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22678.013830                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22678.013830                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2819                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2819                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     61127999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     61127999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.650889                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.650889                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21684.284853                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21684.284853                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.131443                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17678410                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1479223                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.951146                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.131443                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.972858                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972858                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45223076                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45223076                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  71033901500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3057636                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       818961                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2682039                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5922285                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4546150                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           49503                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          58693                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           64                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           170581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          170581                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119518                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2938118                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          671                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          671                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       299729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4846374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4393520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9598243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12784064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    203534912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2501120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    184244736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              403064832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10946486                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27609408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14107516                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.201062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.424376                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11407862     80.86%     80.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2563257     18.17%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 135967      0.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    430      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14107516                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6371406039                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2465748209                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         150058317                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2239691256                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29515588                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
