<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
	<head>
		<style type="text/css"> .clsHorizLR { writing-mode:lr-tb } .clsHorizRL { writing-mode:rl-tb } .clsVertTB { writing-mode:tb-rl } .clsVertBT  { writing-mode:bt-rl } </style>
		<title>MIMX8MQ6xxxHZ</title>
		<meta charset="UTF-8"/>
	</head>
	<body>
		<h2 style='font-family: Arial;'>Configuration: MIMX8MQ6xxxHZ</h2>
		<h3 style='font-family: Arial;'>Date Created: 23 December 2021 at 17:21:29 GMT by Pins v10.0</h3>
		<h3 style='font-family: Arial;'>Used processor: MIMX8MQ6xxxHZ (10.0.1)</h3>
		<br/>
		<h2 style='font-family: Arial;'>Pins assignments for MIMX8MQ6CVAHZ - FCBGA 621 package</h2>
		<table cellpadding='1' border='1' style='border: 2px solid #000000;' bgcolor='WHITE'>
			<tr><td colspan='4'></td><th colspan='4' align='center' bgcolor='#D0D0D0'>Assigned Pin Function(s)</th></tr>
			<tr>
				<th bgcolor='#E8E8E8'>Package Pin #</th><th bgcolor='#E8E8E8'>Pin Name</th><th bgcolor='#E8E8E8'>Label</th><th bgcolor='#E8E8E8'>Comment</th><th bgcolor='#E8E8E8'>Peripheral</th><th bgcolor='#E8E8E8'>Signal</th><th bgcolor='#E8E8E8'>Alt Func</th><th bgcolor='#E8E8E8'>Function Name</th>			<tr>
				<td>A2</td><td>VSS12</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A3</td><td>SAI1_MCLK</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 20</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>A4</td><td rowspan='2'>ECSPI1_MOSI</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 07</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART3</td><td>uart_tx</td><td>ALT1</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>A5</td><td rowspan='2'>ECSPI2_SS0</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 13</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART4</td><td>uart_rts_b</td><td>ALT1</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>A6</td><td rowspan='2'>UART3_RXD</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 26</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART1</td><td>uart_cts_b</td><td>ALT1</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>A7</td><td rowspan='2'>UART1_TXD</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 23</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART1</td><td>uart_tx</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td>A8</td><td>USB2_RX_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A9</td><td>USB2_TX_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A10</td><td>USB2_DP</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A11</td><td>USB1_RESREF</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A12</td><td>USB1_RX_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A13</td><td>USB1_TX_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A14</td><td>USB1_DP</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A15</td><td>MIPI_DSI_D3_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A16</td><td>MIPI_DSI_D1_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A17</td><td>MIPI_DSI_D0_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A18</td><td>MIPI_DSI_D2_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A19</td><td>MIPI_CSI2_CLK_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A20</td><td>MIPI_CSI2_D1_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A21</td><td>MIPI_CSI2_D2_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A22</td><td>MIPI_CSI1_CLK_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A23</td><td>MIPI_CSI1_D0_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>A24</td><td>VSS6</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B1</td><td>VSS43</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B2</td><td>SAI1_TXD2</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 14</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>B3</td><td>SAI1_TXD6</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 18</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>B4</td><td rowspan='2'>ECSPI1_MISO</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 08</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART3</td><td>uart_cts_b</td><td>ALT1</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>B5</td><td rowspan='2'>ECSPI2_MISO</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 12</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART4</td><td>uart_cts_b</td><td>ALT1</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>B6</td><td rowspan='2'>UART2_RXD</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 24</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART2</td><td>uart_tx</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>B7</td><td rowspan='2'>UART3_TXD</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 27</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART1</td><td>uart_rts_b</td><td>ALT1</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td>B8</td><td>USB2_RX_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B9</td><td>USB2_TX_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B10</td><td>USB2_DN</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B11</td><td>USB2_RESREF</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B12</td><td>USB1_RX_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B13</td><td>USB1_TX_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B14</td><td>USB1_DN</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B15</td><td>MIPI_DSI_D3_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B16</td><td>MIPI_DSI_D1_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B17</td><td>MIPI_DSI_D0_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B18</td><td>MIPI_DSI_D2_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B19</td><td>MIPI_CSI2_CLK_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B20</td><td>MIPI_CSI2_D1_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B21</td><td>MIPI_CSI2_D2_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B22</td><td>MIPI_CSI1_CLK_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B23</td><td>MIPI_CSI1_D0_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B24</td><td>MIPI_CSI1_D2_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>B25</td><td>VSS1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C1</td><td>SAI1_TXD7</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 19</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>C2</td><td>SAI1_TXD5</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 17</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>C3</td><td>SAI3_TXD</td><td></td><td></td>
				<td>GPIO5</td><td>gpio_io, 01</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>C4</td><td>SAI3_TXC</td><td></td><td></td>
				<td>GPIO5</td><td>gpio_io, 00</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>C5</td><td rowspan='2'>ECSPI2_SCLK</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 10</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART4</td><td>uart_rx</td><td>ALT1</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>C6</td><td rowspan='2'>UART4_RXD</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 28</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART2</td><td>uart_cts_b</td><td>ALT1</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>C7</td><td rowspan='2'>UART1_RXD</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 22</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART1</td><td>uart_rx</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td>C8</td><td>VSS2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C9</td><td>USB2_ID</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C10</td><td>VSS3</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C11</td><td>USB2_VPTX</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C12</td><td>USB1_VPTX</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C13</td><td>VSS4</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C14</td><td>USB1_ID</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C15</td><td>VSS5</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C16</td><td>MIPI_DSI_CLK_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C17</td><td>MIPI_DSI_REXT</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C18</td><td>MIPI_VDDHA1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C19</td><td>MIPI_CSI2_D3_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C20</td><td>MIPI_CSI2_D0_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C21</td><td>MIPI_CSI1_D3_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C22</td><td>MIPI_CSI1_D1_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C23</td><td>MIPI_CSI1_D2_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C24</td><td>VSS7</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>C25</td><td>PCIE2_RESREF</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D1</td><td>SAI1_TXD3</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 15</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>D2</td><td>SAI1_TXD4</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 16</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>D3</td><td>SAI3_MCLK</td><td></td><td></td>
				<td>GPIO5</td><td>gpio_io, 02</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>D4</td><td rowspan='2'>ECSPI1_SS0</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 09</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART3</td><td>uart_rts_b</td><td>ALT1</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>D5</td><td rowspan='2'>ECSPI1_SCLK</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 06</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART3</td><td>uart_rx</td><td>ALT1</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>D6</td><td rowspan='2'>UART2_TXD</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 25</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART2</td><td>uart_rx</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>D7</td><td rowspan='2'>UART4_TXD</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 29</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART2</td><td>uart_rts_b</td><td>ALT1</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td>D8</td><td>NVCC_UART</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D9</td><td>USB2_VBUS</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D10</td><td>VSS8</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D11</td><td>USB2_VP</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D12</td><td>USB1_VP</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D13</td><td>VSS9</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D14</td><td>USB1_VBUS</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D15</td><td>VSS10</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D16</td><td>MIPI_DSI_CLK_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D17</td><td>MIPI_VDDHA2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D18</td><td>MIPI_VDDHA3</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D19</td><td>MIPI_CSI2_D3_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D20</td><td>MIPI_CSI2_D0_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D21</td><td>MIPI_CSI1_D3_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D22</td><td>MIPI_CSI1_D1_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D23</td><td>VSS11</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D24</td><td>PCIE2_RXN_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>D25</td><td>PCIE2_RXN_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E1</td><td>SAI1_TXC</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 11</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>E2</td><td>SAI1_TXD1</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 13</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>E3</td><td>NVCC_SAI3</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E4</td><td>VSS13</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>E5</td><td rowspan='2'>ECSPI2_MOSI</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 11</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>UART4</td><td>uart_tx</td><td>ALT1</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td>E6</td><td>SPDIF_EXT_CLK</td><td></td><td></td>
				<td>GPIO5</td><td>gpio_io, 05</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>E7</td><td rowspan='2'>I2C1_SCL</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 14</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>I2C1</td><td>i2c_scl</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>E8</td><td rowspan='2'>I2C1_SDA</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 15</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>I2C1</td><td>i2c_sda</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>E9</td><td rowspan='2'>I2C3_SDA</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 19</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>I2C3</td><td>i2c_sda</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td>E10</td><td>VSS14</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E11</td><td>USB2_DVDD</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E12</td><td>USB1_DVDD</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E13</td><td>VSS15</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E14</td><td>VSS16</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E15</td><td>MIPI_VDD1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E16</td><td>VSS18</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E17</td><td>MIPI_VDDA1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E18</td><td>MIPI_VDDA2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E19</td><td>VSS19</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E20</td><td>VSS17</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E21</td><td>VSS20</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E22</td><td>VSS21</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E23</td><td>VSS22</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E24</td><td>PCIE2_TXN_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>E25</td><td>PCIE2_TXN_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F1</td><td>SAI1_RXD5</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 07</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>F2</td><td>SAI1_TXD0</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 12</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>F3</td><td>SAI3_RXD</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 30</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>F4</td><td>SAI3_RXC</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 29</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>F5</td><td>NVCC_ECSPI</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F6</td><td>SPDIF_TX</td><td></td><td></td>
				<td>GPIO5</td><td>gpio_io, 03</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>F7</td><td rowspan='2'>I2C2_SDA</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 17</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>I2C2</td><td>i2c_sda</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>F8</td><td rowspan='2'>I2C4_SCL</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 20</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>I2C4</td><td>i2c_scl</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>F9</td><td rowspan='2'>I2C4_SDA</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 21</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>I2C4</td><td>i2c_sda</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td>F10</td><td>VSS23</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F11</td><td>USB2_VPH</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F12</td><td>USB1_VPH</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F13</td><td>VSS24</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F14</td><td>VSS25</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F15</td><td>MIPI_VDD2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F16</td><td>VSS27</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F17</td><td>MIPI_VDDA3</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F18</td><td>MIPI_VDDA4</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F19</td><td>MIPI_VDDPLL</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F20</td><td>VSS26</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F21</td><td>NAND_CE2_B</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 03</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>F22</td><td>PCIE_VP2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F23</td><td>PCIE_VRTX2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F24</td><td>PCIE2_REF_PAD_CLK_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>F25</td><td>PCIE2_REF_PAD_CLK_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G1</td><td>SAI1_RXD7</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 09</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>G2</td><td>SAI1_RXD6</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 08</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>G3</td><td>SAI3_TXFS</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 31</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>G4</td><td>SAI3_RXFS</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 28</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>G5</td><td>SAI2_TXD0</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 26</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>G6</td><td>SPDIF_RX</td><td></td><td></td>
				<td>GPIO5</td><td>gpio_io, 04</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>G7</td><td rowspan='2'>I2C2_SCL</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 16</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>I2C2</td><td>i2c_scl</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>G8</td><td rowspan='2'>I2C3_SCL</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO5</td><td>gpio_io, 18</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>I2C3</td><td>i2c_scl</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td>G9</td><td>VSS28</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G10</td><td>VSS29</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G11</td><td>USB2_VDD33</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G12</td><td>USB1_VDD33</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G13</td><td>VSS30</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G14</td><td>VDD_ARM13</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G15</td><td>VDD_ARM1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G16</td><td>VDD_ARM7</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G17</td><td>VSS31</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G18</td><td>VSS32</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G19</td><td>NAND_ALE</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 00</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>G20</td><td>NAND_DATA00</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 06</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>G21</td><td>NAND_CE1_B</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 02</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>G22</td><td>PCIE_VP1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G23</td><td>PCIE_VRTX1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G24</td><td>VSS33</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>G25</td><td>PCIE1_RESREF</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H1</td><td>SAI1_TXFS</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 10</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>H2</td><td>SAI1_RXD2</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 04</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>H3</td><td>SAI2_RXC</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 22</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>H4</td><td>SAI2_TXFS</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 24</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>H5</td><td>SAI2_MCLK</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 27</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>H6</td><td>SAI2_RXD0</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 23</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>H7</td><td>NVCC_I2C</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H8</td><td>VSS34</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H9</td><td>VSS35</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H10</td><td>VSS36</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H11</td><td>VSS37</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H12</td><td>VSS38</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H13</td><td>VSS39</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H14</td><td>VDD_ARM14</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H15</td><td>VDD_ARM2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H16</td><td>VDD_ARM8</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H17</td><td>VSS40</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H18</td><td>VSS41</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H19</td><td>NAND_CE0_B</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 01</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>H20</td><td>NAND_CE3_B</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 04</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>H21</td><td>NAND_CLE</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 05</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>H22</td><td>NAND_DATA02</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 08</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>H23</td><td>PCIE_VPH1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H24</td><td>PCIE1_RXN_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>H25</td><td>PCIE1_RXN_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J1</td><td>SAI1_RXD4</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 06</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>J2</td><td>SAI1_RXD3</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 05</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>J3</td><td>VSS42</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J4</td><td>SAI2_RXFS</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 21</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>J5</td><td>SAI2_TXC</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 25</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>J6</td><td>GPIO1_IO15</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 15</td><td>ALT0</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>J7</td><td>NVCC_SAI2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J8</td><td>VSS44</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J9</td><td>VDD_GPU1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J10</td><td>VDD_GPU5</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J11</td><td>VSS45</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J12</td><td>VSS46</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J13</td><td>VSS47</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J14</td><td>VSS48</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J15</td><td>VDD_ARM3</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J16</td><td>VDD_ARM9</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J17</td><td>VSS49</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J18</td><td>VSS50</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J19</td><td>VSS51</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J20</td><td>NAND_DATA01</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 07</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>J21</td><td>NAND_DATA03</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 09</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>J22</td><td>NAND_DATA05</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 11</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>J23</td><td>PCIE_VPH2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J24</td><td>PCIE1_TXN_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>J25</td><td>PCIE1_TXN_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K1</td><td>SAI1_RXC</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 01</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>K2</td><td>SAI1_RXD0</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 02</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>K3</td><td>NVCC_SAI1_2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K4</td><td>SAI5_MCLK</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 25</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>K5</td><td>SAI5_RXD3</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 24</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>K6</td><td rowspan='2'>GPIO1_IO13</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO1</td><td>gpio_io, 13</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>PWM2</td><td>pwm_out</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>K7</td><td rowspan='2'>GPIO1_IO14</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO1</td><td>gpio_io, 14</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>PWM3</td><td>pwm_out</td><td>ALT5</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td>K8</td><td>VSS52</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K9</td><td>VDD_GPU2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K10</td><td>VDD_GPU6</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K11</td><td>VSS53</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K12</td><td>VDD_SOC11</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K13</td><td>VSSA_FPLL_ARM</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K14</td><td>VDDA_1P8_FPLL_ARM</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K15</td><td>VDD_ARM4</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K16</td><td>VDD_ARM10</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K17</td><td>VSS55</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K18</td><td>VSS56</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K19</td><td>NAND_RE_B</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 15</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>K20</td><td>NAND_READY_B</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 16</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>K21</td><td>NAND_WP_B</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 18</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>K22</td><td>NAND_WE_B</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 17</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>K23</td><td>VSS57</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K24</td><td>PCIE1_REF_PAD_CLK_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>K25</td><td>PCIE1_REF_PAD_CLK_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L1</td><td>SAI1_RXFS</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 00</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>L2</td><td>SAI1_RXD1</td><td></td><td></td>
				<td>GPIO4</td><td>gpio_io, 03</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>L3</td><td>NVCC_SAI1_1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L4</td><td>SAI5_RXD1</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 22</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>L5</td><td>SAI5_RXC</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 20</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>L6</td><td>GPIO1_IO11</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 11</td><td>ALT0</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>L7</td><td>GPIO1_IO12</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 12</td><td>ALT0</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>L8</td><td>VSS58</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L9</td><td>VDD_GPU3</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L10</td><td>VDD_GPU7</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L11</td><td>VSS59</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L12</td><td>VDD_SOC12</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L13</td><td>VDD_SOC17</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L14</td><td>VSS60</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L15</td><td>VDD_ARM5</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L16</td><td>VDD_ARM11</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L17</td><td>VSS61</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L18</td><td>NVCC_NAND1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L19</td><td>NAND_DATA06</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 12</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>L20</td><td>NAND_DATA04</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 10</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>L21</td><td>SD2_CD_B</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 12</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>L22</td><td>SD2_CLK</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 13</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>L23</td><td>NVCC_SD1_2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>L24</td><td>SD1_CMD</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 01</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>L25</td><td>SD1_CLK</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 00</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>M1</td><td>HDMI_TX_P_LN_3</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M2</td><td>HDMI_TX_M_LN_3</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M3</td><td>NVCC_SAI5</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M4</td><td>SAI5_RXD2</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 23</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>M5</td><td>SAI5_RXD0</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 21</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>M6</td><td>GPIO1_IO09</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 09</td><td>ALT0</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>M7</td><td>GPIO1_IO10</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 10</td><td>ALT0</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>M8</td><td>VSS62</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M9</td><td>VDD_GPU4</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M10</td><td>VDD_GPU8</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M11</td><td>VSS63</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M12</td><td>VDD_SOC13</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M13</td><td>VDD_SOC18</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M14</td><td>VSS64</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M15</td><td>VDD_ARM6</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M16</td><td>VDD_ARM12</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M17</td><td>VSS65</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M18</td><td>NVCC_NAND2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M19</td><td>NAND_DATA07</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 13</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>M20</td><td>NAND_DQS</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 14</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>M21</td><td>SD2_WP</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 20</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>M22</td><td>SD2_CMD</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 14</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>M23</td><td>NVCC_SD1_1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>M24</td><td>SD1_DATA1</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 03</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>M25</td><td>SD1_DATA0</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 02</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>N1</td><td>HDMI_TX_M_LN_2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N2</td><td>HDMI_TX_P_LN_2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N3</td><td>VSS66</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N4</td><td>SAI5_RXFS</td><td></td><td></td>
				<td>GPIO3</td><td>gpio_io, 19</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>N5</td><td>GPIO1_IO06</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 06</td><td>ALT0</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>N6</td><td>GPIO1_IO07</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 07</td><td>ALT0</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>N7</td><td>GPIO1_IO08</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 08</td><td>ALT0</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>N8</td><td>VDD_VPU1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N9</td><td>VDD_VPU2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N10</td><td>VDD_VPU3</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N11</td><td>VDDA_1P8_SPLL_VIDEO2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N12</td><td>VSSA_SPLL_VIDEO2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N13</td><td>VDD_SOC19</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N14</td><td>VSS68</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N15</td><td>VSS74</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N16</td><td>VSS73</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N17</td><td>VSS67</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N18</td><td>VSS54</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N19</td><td>ENET_MDIO</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 17</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>N20</td><td>ENET_MDC</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 16</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>N21</td><td>SD2_DATA1</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 16</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>N22</td><td>SD2_DATA0</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 15</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>N23</td><td>NVCC_SD2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>N24</td><td>SD1_DATA4</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 06</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>N25</td><td>SD1_DATA2</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 04</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>P1</td><td>HDMI_REXT</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P2</td><td>HDMI_AVDDIO</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P3</td><td>HDMI_DDC_SDA</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P4</td><td>GPIO1_IO03</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 03</td><td>ALT0</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>P5</td><td>GPIO1_IO04</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 04</td><td>ALT0</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>P6</td><td>VSS69</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P7</td><td>GPIO1_IO05</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 05</td><td>ALT0</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>P8</td><td>VSS70</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P9</td><td>VDD_VPU4</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P10</td><td>VDD_VPU5</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P11</td><td>VSS71</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P12</td><td>VDD_SOC15</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P13</td><td>VDD_SOC20</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P14</td><td>VSS72</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P15</td><td>VDD_SOC16</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P16</td><td>VDD_SOC14</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P17</td><td>VSS75</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P18</td><td>VSS76</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P19</td><td>ENET_TX_CTL</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 22</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>P20</td><td>ENET_TD3</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 18</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>P21</td><td>SD2_DATA3</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 18</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>P22</td><td>SD2_DATA2</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 17</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>P23</td><td>VSS77</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>P24</td><td>SD1_DATA5</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 07</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>P25</td><td>SD1_DATA3</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 05</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>R1</td><td>HDMI_REFCLK_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R2</td><td>HDMI_REFCLK_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R3</td><td>HDMI_DDC_SCL</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R4</td><td>GPIO1_IO02</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 02</td><td>ALT0</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>R5</td><td>NVCC_GPIO1_1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R6</td><td>NVCC_GPIO1_2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R7</td><td>VSS78</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R8</td><td>VDD_SOC1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R9</td><td>VDD_SOC2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R10</td><td>VDD_SOC3</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R11</td><td>VDD_SOC4</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R12</td><td>VDD_SOC5</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R13</td><td>VDD_SOC6</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R14</td><td>VDD_SOC7</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R15</td><td>VDD_SOC8</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R16</td><td>VDD_SOC9</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R17</td><td>EFUSE_VQPS</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R18</td><td>VDD_SNVS</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R19</td><td>ENET_TD2</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 19</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>R20</td><td>ENET_TD0</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 21</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>R21</td><td>ENET_TD1</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 20</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>R22</td><td>SD2_RESET_B</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 19</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>R23</td><td>CLK1_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>R24</td><td>SD1_RESET_B</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 10</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>R25</td><td>SD1_DATA6</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 08</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>T1</td><td>HDMI_TX_P_LN_0</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T2</td><td>HDMI_TX_M_LN_0</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T3</td><td>VSS80</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T4</td><td>VSS81</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T5</td><td>JTAG_TCK</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T6</td><td>GPIO1_IO00</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 00</td><td>ALT0</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td rowspan='2' bgcolor='#FF0000'>T7</td><td rowspan='2'>GPIO1_IO01</td><td rowspan='2'></td><td rowspan='2'></td>
				<td>GPIO1</td><td>gpio_io, 01</td><td>ALT0</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td>
			<tr><td>PWM1</td><td>pwm_out</td><td>ALT1</td><td>BOARD_InitPins<br><span style="background-color: #FF0000">(!) See table below</span></td></tr>
			</tr>
			<tr>
				<td>T8</td><td>VDD_SOC10</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T9</td><td>VSS82</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T10</td><td>VSS83</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T11</td><td>VSS84</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T12</td><td>VSS85</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T13</td><td>VSS86</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T14</td><td>VSSA_SPLL_DRAM</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T15</td><td>VDDA_1P8_SPLL_DRAM</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T16</td><td>VDDA_1P8_TSENSOR</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T17</td><td>VDD_SOC21</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T18</td><td>NVCC_ENET</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T19</td><td>ENET_TXC</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 23</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>T20</td><td>ENET_RXC</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 25</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>T21</td><td>ENET_RX_CTL</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 24</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>T22</td><td>CLK2_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T23</td><td>CLK1_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>T24</td><td>SD1_STROBE</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 11</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>T25</td><td>SD1_DATA7</td><td></td><td></td>
				<td>GPIO2</td><td>gpio_io, 09</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>U1</td><td>HDMI_TX_M_LN_1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U2</td><td>HDMI_TX_P_LN_1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U3</td><td>HDMI_AVDDCORE2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U4</td><td>HDMI_AVDDCORE1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U5</td><td>JTAG_TDO</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U6</td><td>JTAG_TRST_B</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U7</td><td>JTAG_MOD</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U8</td><td>VSS89</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U9</td><td>VSS90</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U10</td><td>VDD_DRAM11</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U11</td><td>VDD_DRAM8</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U12</td><td>VDD_DRAM10</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U13</td><td>VDD_DRAM12</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U14</td><td>VDD_DRAM9</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U15</td><td>VSS91</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U16</td><td>VSSA_FPLL</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U17</td><td>VDDA_1P8_FPLL</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U18</td><td>VSS92</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U19</td><td>ENET_RD0</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 26</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>U20</td><td>ENET_RD2</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 28</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>U21</td><td>ENET_RD1</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 27</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>U22</td><td>CLK2_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U23</td><td>VDDA_1P8_LVDS</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U24</td><td>XTALO_25M</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>U25</td><td>XTALI_25M</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V1</td><td>HDMI_AUX_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V2</td><td>HDMI_AUX_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V3</td><td>HDMI_AVDDCLK</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V4</td><td>VSS93</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V5</td><td>JTAG_TMS</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V6</td><td>BOOT_MODE1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V7</td><td>TEST_MODE</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V8</td><td>VSS94</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V9</td><td>VDD_DRAM1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V10</td><td>VDD_DRAM7</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V11</td><td>VDD_DRAM6</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V12</td><td>VDD_DRAM5</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V13</td><td>VDD_DRAM4</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V14</td><td>VDD_DRAM3</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V15</td><td>VDD_DRAM2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V16</td><td>VSS95</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V17</td><td>VSSA_SPLL</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V18</td><td>VDDA_0P9</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V19</td><td>ENET_RD3</td><td></td><td></td>
				<td>GPIO1</td><td>gpio_io, 29</td><td>ALT5</td><td>BOARD_InitPins</td>
			</tr>
			<tr>
				<td>V20</td><td>PMIC_ON_REQ</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V21</td><td>PMIC_STBY_REQ</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V22</td><td>RTC</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V23</td><td>VSSA_XTAL_25M</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V24</td><td>XTALO_27M</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>V25</td><td>XTALI_27M</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W1</td><td>VSS97</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W2</td><td>HDMI_HPD</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W3</td><td>HDMI_CEC</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W4</td><td>NVCC_JTAG</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W5</td><td>JTAG_TDI</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W6</td><td>BOOT_MODE0</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W7</td><td>VSS98</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W8</td><td>VSS99</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W9</td><td>VSS79</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W10</td><td>VSS100</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W11</td><td>VSS101</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W12</td><td>VSS102</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W13</td><td>VSS103</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W14</td><td>VSS104</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W15</td><td>VSS105</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W16</td><td>VSS106</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W17</td><td>VDDA_1P8_SPLL</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W18</td><td>NVCC_SNVS</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W19</td><td>RTC_RESET_B</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W20</td><td>POR_B</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W21</td><td>ONOFF</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W22</td><td>VSSA_XTAL_27M</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W23</td><td>VDDA_1P8_XTAL_27M</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W24</td><td>VDDA_1P8_XTAL_25M</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>W25</td><td>VSS107</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y1</td><td>DRAM_DQ21</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y2</td><td>VSS108</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y3</td><td>VSS109</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y4</td><td>VSS110</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y5</td><td>VSS111</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y6</td><td>VDD_DRAM13</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y7</td><td>VSS112</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y8</td><td>VDD_DRAM14</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y9</td><td>VSS113</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y10</td><td>VDD_DRAM18</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y11</td><td>VSS114</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y12</td><td>NVCC_DRAM18</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y13</td><td>VSS115</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y14</td><td>NVCC_DRAM17</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y15</td><td>VSS116</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y16</td><td>VDD_DRAM17</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y17</td><td>VSS117</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y18</td><td>VDD_DRAM16</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y19</td><td>VSS118</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y20</td><td>VDD_DRAM15</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y21</td><td>VSS119</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y22</td><td>VSS120</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y23</td><td>VSS121</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y24</td><td>VSS122</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>Y25</td><td>DRAM_DQ05</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA1</td><td>DRAM_DQ22</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA2</td><td>DRAM_DQ20</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA3</td><td>DRAM_DQ26</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA4</td><td>DRAM_DQ25</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA5</td><td>VSS123</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA6</td><td>DRAM_DQ27</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA7</td><td>DRAM_DQ30</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA8</td><td>DRAM_DQ28</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA9</td><td>DRAM_DQ31</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA10</td><td>NVCC_DRAM2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA11</td><td>VDDA_DRAM</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA12</td><td>DRAM_AC27</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA13</td><td>DRAM_ZN</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA14</td><td>DRAM_VREF</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA15</td><td>NVCC_DRAM4</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA16</td><td>VSS124</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA17</td><td>DRAM_DQ15</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA18</td><td>DRAM_DQ12</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA19</td><td>DRAM_DQ14</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA20</td><td>DRAM_DQ11</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA21</td><td>VSS125</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA22</td><td>DRAM_DQ09</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA23</td><td>DRAM_DQ10</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA24</td><td>DRAM_DQ04</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AA25</td><td>DRAM_DQ06</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB1</td><td>DRAM_DQ23</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB2</td><td>VSS126</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB3</td><td>NVCC_DRAM6</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB4</td><td>DRAM_DQ24</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB5</td><td>DRAM_DQS3_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB6</td><td>DRAM_DM3</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB7</td><td>DRAM_DQ29</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB8</td><td>NVCC_DRAM5</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB9</td><td>VSS127</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB10</td><td>DRAM_AC35</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB11</td><td>VSS128</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB12</td><td>DRAM_AC26</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB13</td><td>DRAM_RESET_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB14</td><td>DRAM_AC19</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB15</td><td>DRAM_AC07</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB16</td><td>DRAM_AC14</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB17</td><td>NVCC_DRAM3</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB18</td><td>VSS129</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB19</td><td>DRAM_DQ13</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB20</td><td>DRAM_DM1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB21</td><td>DRAM_DQS1_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB22</td><td>DRAM_DQ08</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB23</td><td>NVCC_DRAM1</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB24</td><td>VSS130</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AB25</td><td>DRAM_DQ07</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC1</td><td>DRAM_DQS2_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC2</td><td>DRAM_DQS2_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC3</td><td>NVCC_DRAM10</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC4</td><td>VSS131</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC5</td><td>DRAM_DQS3_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC6</td><td>NVCC_DRAM13</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC7</td><td>DRAM_AC28</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC8</td><td>NVCC_DRAM12</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC9</td><td>DRAM_AC23</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC10</td><td>DRAM_AC34</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC11</td><td>DRAM_AC38</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC12</td><td>DRAM_AC36</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC13</td><td>DRAM_ALERT_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC14</td><td>NVCC_DRAM7</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC15</td><td>DRAM_AC15</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC16</td><td>DRAM_AC00</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC17</td><td>NVCC_DRAM8</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC18</td><td>DRAM_AC03</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC19</td><td>VSS132</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC20</td><td>NVCC_DRAM9</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC21</td><td>DRAM_DQS1_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC22</td><td>VSS133</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC23</td><td>NVCC_DRAM11</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC24</td><td>DRAM_DQS0_P</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AC25</td><td>DRAM_DQS0_N</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD1</td><td>VSS134</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD2</td><td>DRAM_DQ17</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD3</td><td>DRAM_DM2</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD4</td><td>DRAM_DQ19</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD5</td><td>NVCC_DRAM16</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD6</td><td>DRAM_AC31</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD7</td><td>VSS135</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD8</td><td>DRAM_AC22</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD9</td><td>VSS136</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD10</td><td>DRAM_AC20</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD11</td><td>VSS137</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD12</td><td>DRAM_AC24</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD13</td><td>VSS138</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD14</td><td>DRAM_AC04</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD15</td><td>DRAM_AC17</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD16</td><td>VSS139</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD17</td><td>DRAM_AC08</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD18</td><td>NVCC_DRAM15</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD19</td><td>DRAM_AC12</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD20</td><td>DRAM_AC10</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD21</td><td>NVCC_DRAM14</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD22</td><td>DRAM_DQ03</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD23</td><td>DRAM_DM0</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD24</td><td>DRAM_DQ01</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AD25</td><td>VSS140</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE2</td><td>VSS141</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE3</td><td>DRAM_DQ16</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE4</td><td>DRAM_DQ18</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE5</td><td>VSS87</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE6</td><td>DRAM_AC30</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE7</td><td>DRAM_AC29</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE8</td><td>DRAM_AC32</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE9</td><td>DRAM_AC33</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE10</td><td>DRAM_AC21</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE11</td><td>DRAM_AC37</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE12</td><td>DRAM_AC25</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE13</td><td>DRAM_AC06</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE14</td><td>DRAM_AC05</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE15</td><td>DRAM_AC16</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE16</td><td>DRAM_AC09</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE17</td><td>DRAM_AC01</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE18</td><td>DRAM_AC02</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE19</td><td>DRAM_AC13</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE20</td><td>DRAM_AC11</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE21</td><td>VSS88</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE22</td><td>DRAM_DQ02</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE23</td><td>DRAM_DQ00</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
			<tr>
				<td>AE24</td><td>VSS96</td><td></td><td></td>
				<td></td><td></td><td></td><td></td>
			</tr>
		</table>

		<h2 style='font-family: Arial;'>Functions</h2>
		<h3 style='font-family: Arial;'>BOARD_InitPins</h3>
		<table cellpadding='1' border='1' style='border: 2px solid #000000;' bgcolor='WHITE'>
			<tr><td colspan='4'></td><th colspan='13' align='center' bgcolor='#D0D0D0'>Assigned Pin Function(s)</th></tr>
			<tr>
				<th bgcolor='#E8E8E8'>#</th><th bgcolor='#E8E8E8'>Peripheral</th><th bgcolor='#E8E8E8'>Signal</th><th bgcolor='#E8E8E8'>Arrow</th><th bgcolor='#E8E8E8'>Routed pin/signal</th><th bgcolor='#E8E8E8'>Label</th><th bgcolor='#E8E8E8'>Identifier</th><th bgcolor='#E8E8E8'>Power group</th><th bgcolor='#E8E8E8'>Direction</th><th bgcolor='#E8E8E8'>Lvttl Enable Field</th><th bgcolor='#E8E8E8'>Pull Up Enable Field</th><th bgcolor='#E8E8E8'>Open Drain Enable Field</th><th bgcolor='#E8E8E8'>Software Input On Field</th><th bgcolor='#E8E8E8'>Schmitt trigger Enable Field</th><th bgcolor='#E8E8E8'>Slew Rate Field</th><th bgcolor='#E8E8E8'>Drive Strength Field</th><th bgcolor='#E8E8E8'>Voltage Select Field</th>			<tr>
				<td bgcolor='#FFFFFF'>T6</td><td>GPIO1</td><td>gpio_io, 00</td><td>-</td><td>[T6] GPIO1_IO00</td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b100: 85 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>T7</td><td>GPIO1</td><td>gpio_io, 01</td><td>-</td><td>[T7] GPIO1_IO01<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#T7-PWM1.pwm_out' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01 register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>R4</td><td>GPIO1</td><td>gpio_io, 02</td><td>-</td><td>[R4] GPIO1_IO02</td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b1: Enabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>P4</td><td>GPIO1</td><td>gpio_io, 03</td><td>-</td><td>[P4] GPIO1_IO03</td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>P5</td><td>GPIO1</td><td>gpio_io, 04</td><td>-</td><td>[P5] GPIO1_IO04</td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>P7</td><td>GPIO1</td><td>gpio_io, 05</td><td>-</td><td>[P7] GPIO1_IO05</td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b1: Enabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>N5</td><td>GPIO1</td><td>gpio_io, 06</td><td>-</td><td>[N5] GPIO1_IO06</td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>N6</td><td>GPIO1</td><td>gpio_io, 07</td><td>-</td><td>[N6] GPIO1_IO07</td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>N7</td><td>GPIO1</td><td>gpio_io, 08</td><td>-</td><td>[N7] GPIO1_IO08</td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>M6</td><td>GPIO1</td><td>gpio_io, 09</td><td>-</td><td>[M6] GPIO1_IO09</td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>M7</td><td>GPIO1</td><td>gpio_io, 10</td><td>-</td><td>[M7] GPIO1_IO10</td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>L6</td><td>GPIO1</td><td>gpio_io, 11</td><td>-</td><td>[L6] GPIO1_IO11</td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>L7</td><td>GPIO1</td><td>gpio_io, 12</td><td>-</td><td>[L7] GPIO1_IO12</td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>K6</td><td>GPIO1</td><td>gpio_io, 13</td><td>-</td><td>[K6] GPIO1_IO13<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#K6-PWM2.pwm_out' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13 register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>K7</td><td>GPIO1</td><td>gpio_io, 14</td><td>-</td><td>[K7] GPIO1_IO14<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#K7-PWM3.pwm_out' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14 register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>J6</td><td>GPIO1</td><td>gpio_io, 15</td><td>-</td><td>[J6] GPIO1_IO15</td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>N20</td><td>GPIO1</td><td>gpio_io, 16</td><td>-</td><td>[N20] ENET_MDC</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>N19</td><td>GPIO1</td><td>gpio_io, 17</td><td>-</td><td>[N19] ENET_MDIO</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>P20</td><td>GPIO1</td><td>gpio_io, 18</td><td>-</td><td>[P20] ENET_TD3</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>R19</td><td>GPIO1</td><td>gpio_io, 19</td><td>-</td><td>[R19] ENET_TD2</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>R21</td><td>GPIO1</td><td>gpio_io, 20</td><td>-</td><td>[R21] ENET_TD1</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>R20</td><td>GPIO1</td><td>gpio_io, 21</td><td>-</td><td>[R20] ENET_TD0</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>P19</td><td>GPIO1</td><td>gpio_io, 22</td><td>-</td><td>[P19] ENET_TX_CTL</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>T19</td><td>GPIO1</td><td>gpio_io, 23</td><td>-</td><td>[T19] ENET_TXC</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>T21</td><td>GPIO1</td><td>gpio_io, 24</td><td>-</td><td>[T21] ENET_RX_CTL</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>T20</td><td>GPIO1</td><td>gpio_io, 25</td><td>-</td><td>[T20] ENET_RXC</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>U19</td><td>GPIO1</td><td>gpio_io, 26</td><td>-</td><td>[U19] ENET_RD0</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>U21</td><td>GPIO1</td><td>gpio_io, 27</td><td>-</td><td>[U21] ENET_RD1</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>U20</td><td>GPIO1</td><td>gpio_io, 28</td><td>-</td><td>[U20] ENET_RD2</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>V19</td><td>GPIO1</td><td>gpio_io, 29</td><td>-</td><td>[V19] ENET_RD3</td><td></td><td><i>n/a</i></td><td><i>NVCC_ENET (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>L25</td><td>GPIO2</td><td>gpio_io, 00</td><td>-</td><td>[L25] SD1_CLK</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>L24</td><td>GPIO2</td><td>gpio_io, 01</td><td>-</td><td>[L24] SD1_CMD</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>M25</td><td>GPIO2</td><td>gpio_io, 02</td><td>-</td><td>[M25] SD1_DATA0</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>M24</td><td>GPIO2</td><td>gpio_io, 03</td><td>-</td><td>[M24] SD1_DATA1</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>N25</td><td>GPIO2</td><td>gpio_io, 04</td><td>-</td><td>[N25] SD1_DATA2</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>P25</td><td>GPIO2</td><td>gpio_io, 05</td><td>-</td><td>[P25] SD1_DATA3</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>N24</td><td>GPIO2</td><td>gpio_io, 06</td><td>-</td><td>[N24] SD1_DATA4</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>P24</td><td>GPIO2</td><td>gpio_io, 07</td><td>-</td><td>[P24] SD1_DATA5</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>R25</td><td>GPIO2</td><td>gpio_io, 08</td><td>-</td><td>[R25] SD1_DATA6</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>T25</td><td>GPIO2</td><td>gpio_io, 09</td><td>-</td><td>[T25] SD1_DATA7</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>R24</td><td>GPIO2</td><td>gpio_io, 10</td><td>-</td><td>[R24] SD1_RESET_B</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>T24</td><td>GPIO2</td><td>gpio_io, 11</td><td>-</td><td>[T24] SD1_STROBE</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>L21</td><td>GPIO2</td><td>gpio_io, 12</td><td>-</td><td>[L21] SD2_CD_B</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>L22</td><td>GPIO2</td><td>gpio_io, 13</td><td>-</td><td>[L22] SD2_CLK</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>M22</td><td>GPIO2</td><td>gpio_io, 14</td><td>-</td><td>[M22] SD2_CMD</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>N22</td><td>GPIO2</td><td>gpio_io, 15</td><td>-</td><td>[N22] SD2_DATA0</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>N21</td><td>GPIO2</td><td>gpio_io, 16</td><td>-</td><td>[N21] SD2_DATA1</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>P22</td><td>GPIO2</td><td>gpio_io, 17</td><td>-</td><td>[P22] SD2_DATA2</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>P21</td><td>GPIO2</td><td>gpio_io, 18</td><td>-</td><td>[P21] SD2_DATA3</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>R22</td><td>GPIO2</td><td>gpio_io, 19</td><td>-</td><td>[R22] SD2_RESET_B</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>M21</td><td>GPIO2</td><td>gpio_io, 20</td><td>-</td><td>[M21] SD2_WP</td><td></td><td><i>n/a</i></td><td><i>NVCC_SD2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>G19</td><td>GPIO3</td><td>gpio_io, 00</td><td>-</td><td>[G19] NAND_ALE</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>H19</td><td>GPIO3</td><td>gpio_io, 01</td><td>-</td><td>[H19] NAND_CE0_B</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>G21</td><td>GPIO3</td><td>gpio_io, 02</td><td>-</td><td>[G21] NAND_CE1_B</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>F21</td><td>GPIO3</td><td>gpio_io, 03</td><td>-</td><td>[F21] NAND_CE2_B</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>H20</td><td>GPIO3</td><td>gpio_io, 04</td><td>-</td><td>[H20] NAND_CE3_B</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>H21</td><td>GPIO3</td><td>gpio_io, 05</td><td>-</td><td>[H21] NAND_CLE</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>G20</td><td>GPIO3</td><td>gpio_io, 06</td><td>-</td><td>[G20] NAND_DATA00</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>J20</td><td>GPIO3</td><td>gpio_io, 07</td><td>-</td><td>[J20] NAND_DATA01</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>H22</td><td>GPIO3</td><td>gpio_io, 08</td><td>-</td><td>[H22] NAND_DATA02</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>J21</td><td>GPIO3</td><td>gpio_io, 09</td><td>-</td><td>[J21] NAND_DATA03</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>L20</td><td>GPIO3</td><td>gpio_io, 10</td><td>-</td><td>[L20] NAND_DATA04</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>J22</td><td>GPIO3</td><td>gpio_io, 11</td><td>-</td><td>[J22] NAND_DATA05</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>L19</td><td>GPIO3</td><td>gpio_io, 12</td><td>-</td><td>[L19] NAND_DATA06</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>M19</td><td>GPIO3</td><td>gpio_io, 13</td><td>-</td><td>[M19] NAND_DATA07</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>M20</td><td>GPIO3</td><td>gpio_io, 14</td><td>-</td><td>[M20] NAND_DQS</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>K19</td><td>GPIO3</td><td>gpio_io, 15</td><td>-</td><td>[K19] NAND_RE_B</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>K20</td><td>GPIO3</td><td>gpio_io, 16</td><td>-</td><td>[K20] NAND_READY_B</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>K22</td><td>GPIO3</td><td>gpio_io, 17</td><td>-</td><td>[K22] NAND_WE_B</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>K21</td><td>GPIO3</td><td>gpio_io, 18</td><td>-</td><td>[K21] NAND_WP_B</td><td></td><td><i>n/a</i></td><td><i>NVCC_NAND (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>N4</td><td>GPIO3</td><td>gpio_io, 19</td><td>-</td><td>[N4] SAI5_RXFS</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI5 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>L5</td><td>GPIO3</td><td>gpio_io, 20</td><td>-</td><td>[L5] SAI5_RXC</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI5 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>M5</td><td>GPIO3</td><td>gpio_io, 21</td><td>-</td><td>[M5] SAI5_RXD0</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI5 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>L4</td><td>GPIO3</td><td>gpio_io, 22</td><td>-</td><td>[L4] SAI5_RXD1</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI5 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>M4</td><td>GPIO3</td><td>gpio_io, 23</td><td>-</td><td>[M4] SAI5_RXD2</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI5 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>K5</td><td>GPIO3</td><td>gpio_io, 24</td><td>-</td><td>[K5] SAI5_RXD3</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI5 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>K4</td><td>GPIO3</td><td>gpio_io, 25</td><td>-</td><td>[K4] SAI5_MCLK</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI5 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>L1</td><td>GPIO4</td><td>gpio_io, 00</td><td>-</td><td>[L1] SAI1_RXFS</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>K1</td><td>GPIO4</td><td>gpio_io, 01</td><td>-</td><td>[K1] SAI1_RXC</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>K2</td><td>GPIO4</td><td>gpio_io, 02</td><td>-</td><td>[K2] SAI1_RXD0</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>L2</td><td>GPIO4</td><td>gpio_io, 03</td><td>-</td><td>[L2] SAI1_RXD1</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>H2</td><td>GPIO4</td><td>gpio_io, 04</td><td>-</td><td>[H2] SAI1_RXD2</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>J2</td><td>GPIO4</td><td>gpio_io, 05</td><td>-</td><td>[J2] SAI1_RXD3</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>J1</td><td>GPIO4</td><td>gpio_io, 06</td><td>-</td><td>[J1] SAI1_RXD4</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>F1</td><td>GPIO4</td><td>gpio_io, 07</td><td>-</td><td>[F1] SAI1_RXD5</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>G2</td><td>GPIO4</td><td>gpio_io, 08</td><td>-</td><td>[G2] SAI1_RXD6</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>G1</td><td>GPIO4</td><td>gpio_io, 09</td><td>-</td><td>[G1] SAI1_RXD7</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>H1</td><td>GPIO4</td><td>gpio_io, 10</td><td>-</td><td>[H1] SAI1_TXFS</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>E1</td><td>GPIO4</td><td>gpio_io, 11</td><td>-</td><td>[E1] SAI1_TXC</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>F2</td><td>GPIO4</td><td>gpio_io, 12</td><td>-</td><td>[F2] SAI1_TXD0</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>E2</td><td>GPIO4</td><td>gpio_io, 13</td><td>-</td><td>[E2] SAI1_TXD1</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>B2</td><td>GPIO4</td><td>gpio_io, 14</td><td>-</td><td>[B2] SAI1_TXD2</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>D1</td><td>GPIO4</td><td>gpio_io, 15</td><td>-</td><td>[D1] SAI1_TXD3</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>D2</td><td>GPIO4</td><td>gpio_io, 16</td><td>-</td><td>[D2] SAI1_TXD4</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>C2</td><td>GPIO4</td><td>gpio_io, 17</td><td>-</td><td>[C2] SAI1_TXD5</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>B3</td><td>GPIO4</td><td>gpio_io, 18</td><td>-</td><td>[B3] SAI1_TXD6</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>C1</td><td>GPIO4</td><td>gpio_io, 19</td><td>-</td><td>[C1] SAI1_TXD7</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>A3</td><td>GPIO4</td><td>gpio_io, 20</td><td>-</td><td>[A3] SAI1_MCLK</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI1 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>J4</td><td>GPIO4</td><td>gpio_io, 21</td><td>-</td><td>[J4] SAI2_RXFS</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>H3</td><td>GPIO4</td><td>gpio_io, 22</td><td>-</td><td>[H3] SAI2_RXC</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>H6</td><td>GPIO4</td><td>gpio_io, 23</td><td>-</td><td>[H6] SAI2_RXD0</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>H4</td><td>GPIO4</td><td>gpio_io, 24</td><td>-</td><td>[H4] SAI2_TXFS</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>J5</td><td>GPIO4</td><td>gpio_io, 25</td><td>-</td><td>[J5] SAI2_TXC</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>G5</td><td>GPIO4</td><td>gpio_io, 26</td><td>-</td><td>[G5] SAI2_TXD0</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>H5</td><td>GPIO4</td><td>gpio_io, 27</td><td>-</td><td>[H5] SAI2_MCLK</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI2 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>G4</td><td>GPIO4</td><td>gpio_io, 28</td><td>-</td><td>[G4] SAI3_RXFS</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI3 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>F4</td><td>GPIO4</td><td>gpio_io, 29</td><td>-</td><td>[F4] SAI3_RXC</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI3 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>F3</td><td>GPIO4</td><td>gpio_io, 30</td><td>-</td><td>[F3] SAI3_RXD</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI3 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>G3</td><td>GPIO4</td><td>gpio_io, 31</td><td>-</td><td>[G3] SAI3_TXFS</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI3 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>C4</td><td>GPIO5</td><td>gpio_io, 00</td><td>-</td><td>[C4] SAI3_TXC</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI3 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>C3</td><td>GPIO5</td><td>gpio_io, 01</td><td>-</td><td>[C3] SAI3_TXD</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI3 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>D3</td><td>GPIO5</td><td>gpio_io, 02</td><td>-</td><td>[D3] SAI3_MCLK</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI3 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>F6</td><td>GPIO5</td><td>gpio_io, 03</td><td>-</td><td>[F6] SPDIF_TX</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI3 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>G6</td><td>GPIO5</td><td>gpio_io, 04</td><td>-</td><td>[G6] SPDIF_RX</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI3 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FFFFFF'>E6</td><td>GPIO5</td><td>gpio_io, 05</td><td>-</td><td>[E6] SPDIF_EXT_CLK</td><td></td><td><i>n/a</i></td><td><i>NVCC_SAI3 (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>D5</td><td>GPIO5</td><td>gpio_io, 06</td><td>-</td><td>[D5] ECSPI1_SCLK<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#D5-UART3.uart_rx' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>A4</td><td>GPIO5</td><td>gpio_io, 07</td><td>-</td><td>[A4] ECSPI1_MOSI<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#A4-UART3.uart_tx' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>B4</td><td>GPIO5</td><td>gpio_io, 08</td><td>-</td><td>[B4] ECSPI1_MISO<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#B4-UART3.uart_cts_b' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>D4</td><td>GPIO5</td><td>gpio_io, 09</td><td>-</td><td>[D4] ECSPI1_SS0<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#D4-UART3.uart_rts_b' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0 register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>C5</td><td>GPIO5</td><td>gpio_io, 10</td><td>-</td><td>[C5] ECSPI2_SCLK<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#C5-UART4.uart_rx' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>E5</td><td>GPIO5</td><td>gpio_io, 11</td><td>-</td><td>[E5] ECSPI2_MOSI<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#E5-UART4.uart_tx' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>B5</td><td>GPIO5</td><td>gpio_io, 12</td><td>-</td><td>[B5] ECSPI2_MISO<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#B5-UART4.uart_cts_b' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>A5</td><td>GPIO5</td><td>gpio_io, 13</td><td>-</td><td>[A5] ECSPI2_SS0<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#A5-UART4.uart_rts_b' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0 register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>E7</td><td>GPIO5</td><td>gpio_io, 14</td><td>-</td><td>[E7] I2C1_SCL<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#E7-I2C1.i2c_scl' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>E8</td><td>GPIO5</td><td>gpio_io, 15</td><td>-</td><td>[E8] I2C1_SDA<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#E8-I2C1.i2c_sda' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>G7</td><td>GPIO5</td><td>gpio_io, 16</td><td>-</td><td>[G7] I2C2_SCL<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#G7-I2C2.i2c_scl' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>F7</td><td>GPIO5</td><td>gpio_io, 17</td><td>-</td><td>[F7] I2C2_SDA<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#F7-I2C2.i2c_sda' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>G8</td><td>GPIO5</td><td>gpio_io, 18</td><td>-</td><td>[G8] I2C3_SCL<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#G8-I2C3.i2c_scl' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>E9</td><td>GPIO5</td><td>gpio_io, 19</td><td>-</td><td>[E9] I2C3_SDA<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#E9-I2C3.i2c_sda' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>F8</td><td>GPIO5</td><td>gpio_io, 20</td><td>-</td><td>[F8] I2C4_SCL<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#F8-I2C4.i2c_scl' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>F9</td><td>GPIO5</td><td>gpio_io, 21</td><td>-</td><td>[F9] I2C4_SDA<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#F9-I2C4.i2c_sda' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>C7</td><td>GPIO5</td><td>gpio_io, 22</td><td>-</td><td>[C7] UART1_RXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#C7-UART1.uart_rx' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART1_RXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>A7</td><td>GPIO5</td><td>gpio_io, 23</td><td>-</td><td>[A7] UART1_TXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#A7-UART1.uart_tx' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART1_TXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>B6</td><td>GPIO5</td><td>gpio_io, 24</td><td>-</td><td>[B6] UART2_RXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#B6-UART2.uart_tx' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART2_RXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>D6</td><td>GPIO5</td><td>gpio_io, 25</td><td>-</td><td>[D6] UART2_TXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#D6-UART2.uart_rx' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART2_TXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>A6</td><td>GPIO5</td><td>gpio_io, 26</td><td>-</td><td>[A6] UART3_RXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#A6-UART1.uart_cts_b' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART3_RXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>B7</td><td>GPIO5</td><td>gpio_io, 27</td><td>-</td><td>[B7] UART3_TXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#B7-UART1.uart_rts_b' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART3_TXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>C6</td><td>GPIO5</td><td>gpio_io, 28</td><td>-</td><td>[C6] UART4_RXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#C6-UART2.uart_cts_b' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART4_RXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>D7</td><td>GPIO5</td><td>gpio_io, 29</td><td>-</td><td>[D7] UART4_TXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#D7-UART2.uart_rts_b' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART4_TXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Not Specified</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>E7</td><td>I2C1</td><td>i2c_scl</td><td>-</td><td>[E7] I2C1_SCL<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#E7-GPIO5.gpio_io.14' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Input/Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>E8</td><td>I2C1</td><td>i2c_sda</td><td>-</td><td>[E8] I2C1_SDA<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#E8-GPIO5.gpio_io.15' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Input/Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>G7</td><td>I2C2</td><td>i2c_scl</td><td>-</td><td>[G7] I2C2_SCL<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#G7-GPIO5.gpio_io.16' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Input/Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>F7</td><td>I2C2</td><td>i2c_sda</td><td>-</td><td>[F7] I2C2_SDA<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#F7-GPIO5.gpio_io.17' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Input/Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>G8</td><td>I2C3</td><td>i2c_scl</td><td>-</td><td>[G8] I2C3_SCL<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#G8-GPIO5.gpio_io.18' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Input/Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>E9</td><td>I2C3</td><td>i2c_sda</td><td>-</td><td>[E9] I2C3_SDA<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#E9-GPIO5.gpio_io.19' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Input/Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>F8</td><td>I2C4</td><td>i2c_scl</td><td>-</td><td>[F8] I2C4_SCL<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#F8-GPIO5.gpio_io.20' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Input/Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>F9</td><td>I2C4</td><td>i2c_sda</td><td>-</td><td>[F9] I2C4_SDA<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#F9-GPIO5.gpio_io.21' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_I2C (0V)</i></td><td><i>Input/Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>K7</td><td>PWM3</td><td>pwm_out</td><td>-</td><td>[K7] GPIO1_IO14<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#K7-GPIO1.gpio_io.14' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14 register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>K6</td><td>PWM2</td><td>pwm_out</td><td>-</td><td>[K6] GPIO1_IO13<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#K6-GPIO1.gpio_io.13' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13 register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>T7</td><td>PWM1</td><td>pwm_out</td><td>-</td><td>[T7] GPIO1_IO01<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#T7-GPIO1.gpio_io.01' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01 register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_GPIO1 (0V)</i></td><td><i>Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>A6</td><td>UART1</td><td>uart_cts_b</td><td>-</td><td>[A6] UART3_RXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#A6-GPIO5.gpio_io.26' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART3_RXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Input</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>B7</td><td>UART1</td><td>uart_rts_b</td><td>-</td><td>[B7] UART3_TXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#B7-GPIO5.gpio_io.27' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART3_TXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>C7</td><td>UART1</td><td>uart_rx</td><td>-</td><td>[C7] UART1_RXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#C7-GPIO5.gpio_io.22' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART1_RXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Input</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>A7</td><td>UART1</td><td>uart_tx</td><td>-</td><td>[A7] UART1_TXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#A7-GPIO5.gpio_io.23' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART1_TXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>B6</td><td>UART2</td><td>uart_tx</td><td>-</td><td>[B6] UART2_RXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#B6-GPIO5.gpio_io.24' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART2_RXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>D6</td><td>UART2</td><td>uart_rx</td><td>-</td><td>[D6] UART2_TXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#D6-GPIO5.gpio_io.25' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART2_TXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Input</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>C6</td><td>UART2</td><td>uart_cts_b</td><td>-</td><td>[C6] UART4_RXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#C6-GPIO5.gpio_io.28' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART4_RXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Input</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>D7</td><td>UART2</td><td>uart_rts_b</td><td>-</td><td>[D7] UART4_TXD<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#D7-GPIO5.gpio_io.29' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_UART4_TXD register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_UART (0V)</i></td><td><i>Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>B4</td><td>UART3</td><td>uart_cts_b</td><td>-</td><td>[B4] ECSPI1_MISO<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#B4-GPIO5.gpio_io.08' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Input</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>D4</td><td>UART3</td><td>uart_rts_b</td><td>-</td><td>[D4] ECSPI1_SS0<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#D4-GPIO5.gpio_io.09' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0 register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>A4</td><td>UART3</td><td>uart_tx</td><td>-</td><td>[A4] ECSPI1_MOSI<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#A4-GPIO5.gpio_io.07' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>D5</td><td>UART3</td><td>uart_rx</td><td>-</td><td>[D5] ECSPI1_SCLK<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#D5-GPIO5.gpio_io.06' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Input</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>B5</td><td>UART4</td><td>uart_cts_b</td><td>-</td><td>[B5] ECSPI2_MISO<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#B5-GPIO5.gpio_io.12' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Input</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>A5</td><td>UART4</td><td>uart_rts_b</td><td>-</td><td>[A5] ECSPI2_SS0<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#A5-GPIO5.gpio_io.13' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0 register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>E5</td><td>UART4</td><td>uart_tx</td><td>-</td><td>[E5] ECSPI2_MOSI<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#E5-GPIO5.gpio_io.11' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Output</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>n/a</i></td>
			</tr>
			<tr>
				<td bgcolor='#FF0000'>C5</td><td>UART4</td><td>uart_rx</td><td>-</td><td>[C5] ECSPI2_SCLK<br><span style="background-color: #FF0000">Selected value is in conflict with 'Routed pin/signal' value in '#C5-GPIO5.gpio_io.10' setting, conflict in configuration of MUX_MODE bit-field of IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK register. </span></td><td></td><td><i>n/a</i></td><td><i>NVCC_ECSPI (0V)</i></td><td><i>Input</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b0: Disabled</i></td><td><i>0b10: Fast - 150 Mhz</i></td><td><i>0b110: 45 Ohm</i></td><td><i>0b011: Auto-detect mode</i></td>
			</tr>
		</table>

		<br/>
	</body>
</html>