Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Mon Feb 06 19:18:33 2017
| Host             : Shinsekai running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 29.868 |
| Dynamic (W)              | 29.048 |
| Device Static (W)        | 0.820  |
| Effective TJA (C/W)      | 1.8    |
| Max Ambient (C)          | 31.9   |
| Junction Temperature (C) | 78.1   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     6.856 |     8647 |       --- |             --- |
|   LUT as Logic          |     6.028 |     3113 |    203800 |            1.53 |
|   Register              |     0.418 |     4493 |    407600 |            1.10 |
|   CARRY4                |     0.359 |      189 |     50950 |            0.37 |
|   BUFG                  |     0.029 |        5 |        32 |           15.63 |
|   LUT as Shift Register |     0.018 |       85 |     64000 |            0.13 |
|   F7/F8 Muxes           |     0.004 |       16 |    203800 |           <0.01 |
|   Others                |     0.000 |      181 |       --- |             --- |
|   BUFR                  |     0.000 |        1 |       208 |            0.48 |
| Signals                 |     9.262 |     6538 |       --- |             --- |
| Block RAM               |     1.780 |       19 |       445 |            4.27 |
| MMCM                    |     8.195 |        2 |        10 |           20.00 |
| I/O                     |     0.233 |        5 |       500 |            1.00 |
| GTX                     |     2.723 |        1 |        16 |            6.25 |
| Static Power            |     0.820 |          |           |                 |
| Total                   |    29.868 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    19.314 |      18.694 |      0.620 |
| Vccaux    |       1.800 |     4.599 |       4.542 |      0.058 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.123 |       0.122 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.166 |       0.149 |      0.017 |
| MGTAVcc   |       1.000 |     1.146 |       1.114 |      0.032 |
| MGTAVtt   |       1.200 |     0.617 |       0.611 |      0.006 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| top                                       |    29.048 |
|   clocks                                  |     3.057 |
|     clkdiv                                |     0.097 |
|   eth                                     |    10.297 |
|     mac                                   |     0.660 |
|       U0/trimac_top/TRI_SPEED.TRIMAC_INST |     0.660 |
|     phy                                   |     3.958 |
|       gig_eth_pcs_pma_core                |     0.158 |
|       transceiver_inst                    |     3.793 |
|         gtwizard_inst                     |     3.722 |
|           gt0_rxresetfsm_i                |     0.482 |
|             sync_CPLLLOCK                 |     0.005 |
|             sync_RXRESETDONE              |     0.000 |
|             sync_data_valid               |     0.043 |
|             sync_mmcm_lock_reclocked      |     0.003 |
|             sync_run_phase_alignment_int  |     0.001 |
|             sync_rx_fsm_reset_done_int    |    <0.001 |
|             sync_time_out_wait_bypass     |     0.000 |
|           gt0_txresetfsm_i                |     0.408 |
|             sync_CPLLLOCK                 |     0.010 |
|             sync_TXRESETDONE              |     0.000 |
|             sync_mmcm_lock_reclocked      |     0.008 |
|             sync_run_phase_alignment_int  |    <0.001 |
|             sync_time_out_wait_bypass     |     0.000 |
|             sync_tx_fsm_reset_done_int    |    <0.001 |
|           gtwizard_v2_5_gbe_gtx_i         |     2.776 |
|             gt0_gtwizard_v2_5_gbe_gtx_i   |     2.776 |
|         reclock_encommaalign              |     0.005 |
|         sync_block_data_valid             |     0.003 |
|   ipbus                                   |    14.356 |
|     stretch_rx                            |     0.079 |
|       clkdiv                              |     0.076 |
|     stretch_tx                            |     0.073 |
|       clkdiv                              |     0.065 |
|     trans                                 |     6.546 |
|       cfg                                 |     0.001 |
|       iface                               |     3.051 |
|       sm                                  |     3.494 |
|     udp_if                                |     7.645 |
|       ARP                                 |     0.155 |
|       IPADDR                              |     0.170 |
|       RARP_block                          |     0.222 |
|       clock_crossing_if                   |     0.281 |
|       internal_ram                        |     0.184 |
|       internal_ram_selector               |     0.037 |
|       internal_ram_shim                   |     0.025 |
|       ipbus_rx_ram                        |     1.818 |
|       ipbus_tx_ram                        |     0.855 |
|       payload                             |     0.247 |
|       ping                                |     0.161 |
|       resend                              |     0.044 |
|       rx_byte_sum                         |     0.085 |
|       rx_packet_parser                    |     0.330 |
|       rx_ram_mux                          |     0.009 |
|       rx_ram_selector                     |     0.252 |
|       rx_reset_block                      |     0.099 |
|       rx_transactor                       |    <0.001 |
|       status                              |     0.178 |
|       status_buffer                       |     0.627 |
|       tx_byte_sum                         |     0.322 |
|       tx_main                             |     0.950 |
|       tx_ram_selector                     |     0.474 |
|       tx_transactor                       |     0.118 |
|   slaves                                  |     1.097 |
|     fabric                                |     0.001 |
|     slave0                                |     0.095 |
|     slave1                                |     0.016 |
|     slave2                                |     0.010 |
|     slave3                                |     0.578 |
|     slave4                                |     0.317 |
|     slave5                                |     0.079 |
+-------------------------------------------+-----------+


