{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 2100.0000"
  ],
  "cts__clock__skew__hold": 168.23,
  "cts__clock__skew__hold__post_repair": 166.87,
  "cts__clock__skew__hold__pre_repair": 166.87,
  "cts__clock__skew__setup": 168.23,
  "cts__clock__skew__setup__post_repair": 166.87,
  "cts__clock__skew__setup__pre_repair": 166.87,
  "cts__design__core__area": 60607.3,
  "cts__design__core__area__post_repair": 60607.3,
  "cts__design__core__area__pre_repair": 60607.3,
  "cts__design__die__area": 62500,
  "cts__design__die__area__post_repair": 62500,
  "cts__design__die__area__pre_repair": 62500,
  "cts__design__instance__area": 11424.1,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 10591.7,
  "cts__design__instance__area__pre_repair": 10591.7,
  "cts__design__instance__area__stdcell": 11424.1,
  "cts__design__instance__area__stdcell__post_repair": 10591.7,
  "cts__design__instance__area__stdcell__pre_repair": 10591.7,
  "cts__design__instance__count": 18450,
  "cts__design__instance__count__hold_buffer": 513.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 16857,
  "cts__design__instance__count__pre_repair": 16857,
  "cts__design__instance__count__setup_buffer": 1080.0,
  "cts__design__instance__count__stdcell": 18450,
  "cts__design__instance__count__stdcell__post_repair": 16857,
  "cts__design__instance__count__stdcell__pre_repair": 16857,
  "cts__design__instance__displacement__max": 6.912,
  "cts__design__instance__displacement__mean": 0.1065,
  "cts__design__instance__displacement__total": 2138.59,
  "cts__design__instance__utilization": 0.188493,
  "cts__design__instance__utilization__post_repair": 0.174759,
  "cts__design__instance__utilization__pre_repair": 0.174759,
  "cts__design__instance__utilization__stdcell": 0.188493,
  "cts__design__instance__utilization__stdcell__post_repair": 0.174759,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.174759,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 263074,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 273,
  "cts__timing__drv__hold_violation_count__pre_repair": 273,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.174318,
  "cts__timing__drv__max_cap_limit__post_repair": 0.174318,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.174318,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.143545,
  "cts__timing__drv__max_slew_limit__post_repair": 0.143516,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.143516,
  "cts__timing__drv__setup_violation_count": 139,
  "cts__timing__drv__setup_violation_count__post_repair": 385,
  "cts__timing__drv__setup_violation_count__pre_repair": 385,
  "cts__timing__setup__tns": -16099.7,
  "cts__timing__setup__tns__post_repair": -300073,
  "cts__timing__setup__tns__pre_repair": -300073,
  "cts__timing__setup__ws": -268.974,
  "cts__timing__setup__ws__post_repair": -1374.44,
  "cts__timing__setup__ws__pre_repair": -1374.44,
  "detailedplace__cpu__total": 15.0,
  "detailedplace__design__core__area": 60607.3,
  "detailedplace__design__die__area": 62500,
  "detailedplace__design__instance__area": 10579.5,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 10579.5,
  "detailedplace__design__instance__count": 16831,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 16831,
  "detailedplace__design__instance__displacement__max": 3.978,
  "detailedplace__design__instance__displacement__mean": 0.297,
  "detailedplace__design__instance__displacement__total": 5472.92,
  "detailedplace__design__instance__utilization": 0.174559,
  "detailedplace__design__instance__utilization__stdcell": 0.174559,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 353020.0,
  "detailedplace__route__wirelength__estimated": 265077,
  "detailedplace__runtime__total": "0:15.35",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.174318,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.143586,
  "detailedplace__timing__drv__setup_violation_count": 384,
  "detailedplace__timing__setup__tns": -282886,
  "detailedplace__timing__setup__ws": -1416.87,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 17453,
  "detailedroute__route__drc_errors__iter:10": 5,
  "detailedroute__route__drc_errors__iter:11": 3,
  "detailedroute__route__drc_errors__iter:12": 2,
  "detailedroute__route__drc_errors__iter:13": 0,
  "detailedroute__route__drc_errors__iter:2": 2696,
  "detailedroute__route__drc_errors__iter:3": 1957,
  "detailedroute__route__drc_errors__iter:4": 288,
  "detailedroute__route__drc_errors__iter:5": 101,
  "detailedroute__route__drc_errors__iter:6": 41,
  "detailedroute__route__drc_errors__iter:7": 19,
  "detailedroute__route__drc_errors__iter:8": 9,
  "detailedroute__route__drc_errors__iter:9": 8,
  "detailedroute__route__net": 18709,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 202862,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 202862,
  "detailedroute__route__wirelength": 338013,
  "detailedroute__route__wirelength__iter:1": 339359,
  "detailedroute__route__wirelength__iter:10": 338016,
  "detailedroute__route__wirelength__iter:11": 338017,
  "detailedroute__route__wirelength__iter:12": 338012,
  "detailedroute__route__wirelength__iter:13": 338013,
  "detailedroute__route__wirelength__iter:2": 338730,
  "detailedroute__route__wirelength__iter:3": 337911,
  "detailedroute__route__wirelength__iter:4": 338031,
  "detailedroute__route__wirelength__iter:5": 338038,
  "detailedroute__route__wirelength__iter:6": 338048,
  "detailedroute__route__wirelength__iter:7": 338026,
  "detailedroute__route__wirelength__iter:8": 338017,
  "detailedroute__route__wirelength__iter:9": 338017,
  "finish__clock__skew__hold": 93.2315,
  "finish__clock__skew__setup": 92.8303,
  "finish__cpu__total": 31.23,
  "finish__design__core__area": 60607.3,
  "finish__design__die__area": 62500,
  "finish__design__instance__area": 11424.1,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 11424.1,
  "finish__design__instance__count": 18450,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 18450,
  "finish__design__instance__utilization": 0.188493,
  "finish__design__instance__utilization__stdcell": 0.188493,
  "finish__design__io": 388,
  "finish__mem__peak": 729956.0,
  "finish__runtime__total": "0:32.47",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.281756,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.286592,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -1.76614,
  "finish__timing__setup__ws": -1.76614,
  "finish__timing__wns_percent_delay": -0.068815,
  "floorplan__cpu__total": 2.04,
  "floorplan__design__core__area": 60607.3,
  "floorplan__design__die__area": 62500,
  "floorplan__design__instance__area": 6095.78,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 6095.78,
  "floorplan__design__instance__count": 15735,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 15735,
  "floorplan__design__instance__utilization": 0.100578,
  "floorplan__design__instance__utilization__stdcell": 0.100578,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 224628.0,
  "floorplan__runtime__total": "0:02.15",
  "floorplan__timing__setup__tns": -353327,
  "floorplan__timing__setup__ws": -1704.6,
  "globalplace__cpu__total": 14.9,
  "globalplace__design__core__area": 60607.3,
  "globalplace__design__die__area": 62500,
  "globalplace__design__instance__area": 6095.78,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 6095.78,
  "globalplace__design__instance__count": 15735,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15735,
  "globalplace__design__instance__utilization": 0.100578,
  "globalplace__design__instance__utilization__stdcell": 0.100578,
  "globalplace__design__io": 388,
  "globalplace__mem__peak": 358568.0,
  "globalplace__runtime__total": "0:15.26",
  "globalplace__timing__setup__tns": -2867940.0,
  "globalplace__timing__setup__ws": -14353.4,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 157.087,
  "globalroute__clock__skew__setup": 157.087,
  "globalroute__design__core__area": 60607.3,
  "globalroute__design__die__area": 62500,
  "globalroute__design__instance__area": 11424.1,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 11424.1,
  "globalroute__design__instance__count": 18450,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 18450,
  "globalroute__design__instance__utilization": 0.188493,
  "globalroute__design__instance__utilization__stdcell": 0.188493,
  "globalroute__design__io": 388,
  "globalroute__timing__clock__slack": -416.063,
  "globalroute__timing__drv__hold_violation_count": 4,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.166571,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.135398,
  "globalroute__timing__drv__setup_violation_count": 205,
  "globalroute__timing__setup__tns": -37622.8,
  "globalroute__timing__setup__ws": -416.063,
  "placeopt__cpu__total": 14.9,
  "placeopt__design__core__area": 60607.3,
  "placeopt__design__core__area__pre_opt": 60607.3,
  "placeopt__design__die__area": 62500,
  "placeopt__design__die__area__pre_opt": 62500,
  "placeopt__design__instance__area": 10579.5,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 6095.78,
  "placeopt__design__instance__area__stdcell": 10579.5,
  "placeopt__design__instance__area__stdcell__pre_opt": 6095.78,
  "placeopt__design__instance__count": 16831,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15735,
  "placeopt__design__instance__count__stdcell": 16831,
  "placeopt__design__instance__count__stdcell__pre_opt": 15735,
  "placeopt__design__instance__utilization": 0.174559,
  "placeopt__design__instance__utilization__pre_opt": 0.100578,
  "placeopt__design__instance__utilization__stdcell": 0.174559,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.100578,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 358568.0,
  "placeopt__runtime__total": "0:15.26",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.175864,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.145318,
  "placeopt__timing__drv__setup_violation_count": 384,
  "placeopt__timing__setup__tns": -290297,
  "placeopt__timing__setup__tns__pre_opt": -2867940.0,
  "placeopt__timing__setup__ws": -1388.88,
  "placeopt__timing__setup__ws__pre_opt": -14353.4,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2023-06-17 17:30",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-8760-gc8a48928f",
  "run__flow__platform": "intel16",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1ohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "cf698eea9b085cd081ae71da8f9aacc37d435813",
  "run__flow__scripts_commit": "732ef8d8080f7d11825909a2f1f697908c2d374f",
  "run__flow__uuid": "93164d67-b05e-46eb-b177-ad97b35dce8b",
  "run__flow__variant": "base",
  "synth__cpu__total": 83.95,
  "synth__design__instance__area__stdcell": 6644.9808,
  "synth__design__instance__count__stdcell": 17657.0,
  "synth__mem__peak": 725596.0,
  "synth__runtime__total": "1:26.24",
  "total_time": "0:02:46.730000"
}