module clk_1(clk50M,clk1);
input clk50M;
output reg clk1;
//reg clk;
reg [31:0]counter;

always@(posedge clk50M)
		begin
                
				counter <= counter + 1;
				
				if(counter==32'd24999999)
			    begin
				counter <= 0;
				clk1 <= ~clk1;
			    end
        end  
endmodule
