// Seed: 1050531951
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output tri1 id_10;
  input wire id_9;
  output wire id_8;
  assign module_1.id_7 = 0;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_10 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri0 id_8
);
  static logic [1 : 1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
