[connectivity]
sp=mp_naive_naive_accel_1.in_update_0_read_pipe0:DDR[0]
sp=mp_naive_naive_accel_1.mp_naive_update_0_write_pipe0:DDR[1]
