---
redirect_from: "/cpu/f1c200s"
---

## Allwinner F1C200s

### Description

The F1C200s processor is a mobile applications processor and is based on the [ARM9](https://en.wikipedia.org/wiki/ARM9) CPU five-stage pipeline architecture with 16KByte D-Cache
and 32KByte I-Cache. It has 64MB of built-in [DDR SDRAM](https://en.wikipedia.org/wiki/Synchronous_dynamic_random-access_memory#DDR) memory.

![structure](assets/images/f1c200s.png)

The F1C200s processor has few predecessors F1C100, F1C200, F1C100S. The difference between F1C100S and F1C200s is in memory size, F1C100S has only 32MB of embedded memory.

### CPU

ARM926EJ-S (ARMv5TE) running at 533MHz. 

### References

1. [linux-sunxi - Allwiner F1C100s](https://linux-sunxi.org/F1C100s)
2. [Datasheet (PDF)](https://linux-sunxi.org/File:Allwinner_F1C200s_Datasheet_V1.1.pdf)

