

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Wed Dec 11 22:32:44 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution8
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.49|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   30|   30|   30|   30|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row     |   28|   28|        13|          8|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|     15|       -|       -|
|Expression       |        -|      0|       0|     961|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     264|
|Register         |        -|      -|     679|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     15|     679|    1225|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |conv2d_mac_muladdbkb_U1   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U2   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U3   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U4   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U5   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U6   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U7   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U8   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U9   |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U10  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U11  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U12  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdcud_U13  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U14  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U15  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_786_p2            |     *    |      0|  0|  41|           8|           8|
    |grp_fu_794_p2            |     *    |      0|  0|  41|           8|           8|
    |grp_fu_808_p2            |     *    |      0|  0|  41|           8|           8|
    |grp_fu_816_p2            |     *    |      0|  0|  41|           8|           8|
    |grp_fu_830_p2            |     *    |      0|  0|  41|           8|           8|
    |grp_fu_857_p2            |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_1_2_fu_671_p2   |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_1_fu_574_p2     |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_fu_461_p2       |     *    |      0|  0|  41|           8|           8|
    |tmp_13_2_1_2_fu_707_p2   |     *    |      0|  0|  41|           8|           8|
    |tmp_13_2_1_fu_599_p2     |     *    |      0|  0|  41|           8|           8|
    |tmp_13_2_fu_509_p2       |     *    |      0|  0|  41|           8|           8|
    |i_1_fu_344_p2            |     +    |      0|  0|  10|           2|           1|
    |tmp11_fu_756_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp15_fu_721_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp18_fu_776_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_570_p2           |     +    |      0|  0|  23|          16|          16|
    |tmp4_fu_736_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_685_p2           |     +    |      0|  0|  23|          16|          16|
    |tmp_11_fu_766_p2         |     +    |      0|  0|  15|           5|           2|
    |tmp_14_0_2_2_fu_740_p2   |     +    |      0|  0|  16|          16|          16|
    |tmp_14_1_2_2_fu_760_p2   |     +    |      0|  0|  16|          16|          16|
    |tmp_14_2_2_2_fu_780_p2   |     +    |      0|  0|  16|          16|          16|
    |tmp_14_fu_450_p2         |     +    |      0|  0|  15|           5|           5|
    |tmp_15_fu_475_p2         |     +    |      0|  0|  15|           5|           1|
    |tmp_16_fu_485_p2         |     +    |      0|  0|  15|           5|           2|
    |tmp_17_fu_603_p2         |     +    |      0|  0|  15|           5|           2|
    |tmp_18_fu_657_p2         |     +    |      0|  0|  15|           5|           3|
    |tmp_20_fu_548_p2         |     +    |      0|  0|  15|           6|           6|
    |tmp_21_fu_559_p2         |     +    |      0|  0|  15|           6|           1|
    |tmp_22_fu_589_p2         |     +    |      0|  0|  15|           6|           2|
    |tmp_23_fu_613_p2         |     +    |      0|  0|  15|           6|           2|
    |tmp_24_fu_689_p2         |     +    |      0|  0|  15|           6|           3|
    |tmp_3_fu_366_p2          |     +    |      0|  0|  15|           5|           5|
    |tmp_4_fu_377_p2          |     +    |      0|  0|  15|           5|           1|
    |tmp_5_fu_404_p2          |     +    |      0|  0|  15|           5|           2|
    |tmp_6_fu_579_p2          |     +    |      0|  0|  15|           5|           2|
    |tmp_7_0_2_fu_398_p2      |     +    |      0|  0|  12|           3|           2|
    |tmp_7_fu_647_p2          |     +    |      0|  0|  15|           5|           3|
    |tmp_8_fu_746_p2          |     +    |      0|  0|  15|           5|           1|
    |tmp_9_fu_388_p2          |     -    |      0|  0|  15|           5|           5|
    |exitcond3_fu_338_p2      |   icmp   |      0|  0|   8|           2|           2|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 961|         345|         296|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |a_address0                  |  44|          9|    5|         45|
    |a_address1                  |  41|          8|    5|         40|
    |ap_NS_fsm                   |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_322_p4  |   9|          2|    2|          4|
    |b_0_address0                |  15|          3|    2|          6|
    |b_1_address0                |  15|          3|    2|          6|
    |b_2_address0                |  15|          3|    2|          6|
    |i_reg_318                   |   9|          2|    2|          4|
    |reg_333                     |   9|          2|    8|         16|
    |res_address0                |  21|          4|    4|         16|
    |res_d0                      |  21|          4|   16|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 264|         54|   50|        221|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |a_load_6_reg_1120                |   8|   0|    8|          0|
    |a_load_7_reg_1125                |   8|   0|    8|          0|
    |ap_CS_fsm                        |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |b_1_load_1_reg_998               |   8|   0|    8|          0|
    |b_1_load_2_reg_1040              |   8|   0|    8|          0|
    |b_2_load_1_reg_1003              |   8|   0|    8|          0|
    |exitcond3_reg_928                |   1|   0|    1|          0|
    |exitcond3_reg_928_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_932                      |   2|   0|    2|          0|
    |i_reg_318                        |   2|   0|    2|          0|
    |reg_329                          |   8|   0|    8|          0|
    |reg_333                          |   8|   0|    8|          0|
    |tmp10_reg_1228                   |  16|   0|   16|          0|
    |tmp12_reg_1213                   |  16|   0|   16|          0|
    |tmp14_reg_1218                   |  16|   0|   16|          0|
    |tmp15_reg_1243                   |  16|   0|   16|          0|
    |tmp16_reg_1238                   |  16|   0|   16|          0|
    |tmp17_reg_1248                   |  16|   0|   16|          0|
    |tmp19_reg_1253                   |  16|   0|   16|          0|
    |tmp1_reg_1095                    |  16|   0|   16|          0|
    |tmp2_reg_1008                    |  16|   0|   16|          0|
    |tmp3_reg_1045                    |  16|   0|   16|          0|
    |tmp5_reg_1100                    |  16|   0|   16|          0|
    |tmp7_reg_1168                    |  16|   0|   16|          0|
    |tmp8_reg_1208                    |  16|   0|   16|          0|
    |tmp9_reg_1050                    |  16|   0|   16|          0|
    |tmp_10_0_1_2_reg_1066            |  16|   0|   16|          0|
    |tmp_10_0_2_1_reg_1145            |  16|   0|   16|          0|
    |tmp_10_0_2_2_reg_1156            |  16|   0|   16|          0|
    |tmp_10_1_0_2_reg_1173            |  16|   0|   16|          0|
    |tmp_10_1_1_2_reg_1193            |  16|   0|   16|          0|
    |tmp_10_1_2_2_reg_1203            |  16|   0|   16|          0|
    |tmp_10_reg_974                   |  16|   0|   16|          0|
    |tmp_12_0_0_1_reg_979             |  16|   0|   16|          0|
    |tmp_12_0_0_2_reg_1018            |  16|   0|   16|          0|
    |tmp_12_0_1_1_reg_1060            |  16|   0|   16|          0|
    |tmp_12_0_1_2_reg_1072            |  16|   0|   16|          0|
    |tmp_12_0_1_reg_1034              |  16|   0|   16|          0|
    |tmp_12_0_2_1_reg_1150            |  16|   0|   16|          0|
    |tmp_12_0_2_2_reg_1162            |  16|   0|   16|          0|
    |tmp_12_0_2_reg_1258              |  16|   0|   16|          0|
    |tmp_13_1_1_2_reg_1198            |  16|   0|   16|          0|
    |tmp_13_1_1_reg_1105              |  16|   0|   16|          0|
    |tmp_13_1_reg_1013                |  16|   0|   16|          0|
    |tmp_13_2_1_2_reg_1233            |  16|   0|   16|          0|
    |tmp_13_2_1_reg_1130              |  16|   0|   16|          0|
    |tmp_13_2_reg_1055                |  16|   0|   16|          0|
    |tmp_14_reg_985                   |   5|   0|    5|          0|
    |tmp_20_reg_1078                  |   6|   0|    6|          0|
    |tmp_3_reg_939                    |   5|   0|    5|          0|
    |tmp_7_0_2_reg_963                |   3|   0|    3|          0|
    |tmp_9_reg_956                    |   5|   0|    5|          0|
    |tmp_9_reg_956_pp0_iter1_reg      |   5|   0|    5|          0|
    |tmp_reg_1178                     |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 679|   0|  679|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    conv2d    | return value |
|a_address0    | out |    5|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|a_address1    | out |    5|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |    8|  ap_memory |       a      |     array    |
|b_0_address0  | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce0       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0        |  in |    8|  ap_memory |      b_0     |     array    |
|b_0_address1  | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce1       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q1        |  in |    8|  ap_memory |      b_0     |     array    |
|b_1_address0  | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce0       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0        |  in |    8|  ap_memory |      b_1     |     array    |
|b_1_address1  | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce1       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q1        |  in |    8|  ap_memory |      b_1     |     array    |
|b_2_address0  | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce0       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q0        |  in |    8|  ap_memory |      b_2     |     array    |
|b_2_address1  | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce1       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q1        |  in |    8|  ap_memory |      b_2     |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

