Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2f891113bd1a41429e29a4b8d2cf3283 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/P4/lab4_code/Adder.v" Line 12. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/P4/lab4_code/ALU.v" Line 12. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/P4/lab4_code/ALU_Ctrl.v" Line 12. Module ALU_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/P4/lab4_code/Adder.v" Line 12. Module Adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Pipe_Reg(size=64)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Pipe_Reg(size=149)
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Pipe_Reg(size=108)
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Pipe_Reg(size=71)
Compiling module xil_defaultlib.Pipe_CPU_1
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
