[{"commit":{"message":"Optimizing IR checks"},"files":[{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestFloat16VectorOps.java"}],"sha":"2469628cbb4d84ddbb5a37f071398a36f373d86d"},{"commit":{"message":"Feature based opcode checks to enforce intrinsification failure."},"files":[{"filename":"src\/hotspot\/cpu\/x86\/x86.ad"}],"sha":"f9f76fcf14d34702ae6a7dd8ea5f84ca30370715"},{"commit":{"message":"8338102: x86 backend support for newly added Float16 intrinsics."},"files":[{"filename":"src\/hotspot\/cpu\/x86\/assembler_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/assembler_x86.hpp"},{"filename":"src\/hotspot\/cpu\/x86\/c2_MacroAssembler_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/c2_MacroAssembler_x86.hpp"},{"filename":"src\/hotspot\/cpu\/x86\/x86.ad"},{"filename":"test\/hotspot\/jtreg\/compiler\/intrinsics\/float16\/TestFP16ScalarOps.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestFloat16VectorOps.java"}],"sha":"28da93ba09ed116a212602da5dce9bf43ad55a7c"}]