#--  Synopsys, Inc.
#--  Version K-2015.09L-2
#--  Project file /home/guest/src/fpga/usb-serial/usb-serial-demo/proj/lattice/ulx3s/ulx3s_v20_85f_serial/project/run_options.txt

#project files
add_file -vhdl -lib work "/mt/lattice/diamond/3.7_x64/cae_library/synthesis/vhdl/ecp5u.vhd"
add_file -vhdl -lib work "/home/guest/src/fpga/fpga_spi_oled/oled_font_pack.vhd"
add_file -vhdl -lib work "/home/guest/src/fpga/fpga_spi_oled/oled_init_pack.vhd"
add_file -vhdl -lib work "/home/guest/src/fpga/usb-serial/usb-serial-demo/lattice/ulx3s/clocks/clk_25M_100M_7M5_12M_60M.vhd"
add_file -vhdl -lib work "/home/guest/src/fpga/fpga_spi_oled/oled.vhd"
add_file -vhdl -lib work "/home/guest/src/fpga/usb-serial/usb-serial-demo/proj/lattice/ulx3s/ulx3s_v20_85f_serial/top/ulx3s_usbserial.vhd"



#implementation: "project"
impl -add project -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1

#par_1 attributes
set_option -job par_1 -add par

#device options
set_option -technology ECP5U
set_option -part LFE5U_85F
set_option -package BG381C
set_option -speed_grade -6
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "ulx3s_usbtest"

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./project_project.edi"

#set log file 
set_option log_file "/home/guest/src/fpga/usb-serial/usb-serial-demo/proj/lattice/ulx3s/ulx3s_v20_85f_serial/project/project_project.srf" 
impl -active "project"
