// SPDX-License-Identifier: GPL-2.0-only or MIT
/*
 * Device Tree file for the AM62L main domain peripherals
 * Copyright (C) 2024 Texas Instruments Incorporated - https://www.ti.com/
 */

&cbass_main {
	oc_sram: sram@70800000 {
		compatible = "mmio-sram";
		reg = <0x00 0x70800000 0x00 0x10000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0x00 0x70800000 0x10000>;

		scmi_shmem: sram@0 {
			compatible = "arm,scmi-shmem";
			reg = <0x0 0x100>;
			bootph-all;
		};
	};

	gic500: interrupt-controller@1800000 {
		compatible = "arm,gic-v3";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0x00 0x01800000 0x00 0x10000>,	/* GICD */
		      <0x00 0x01840000 0x00 0xc0000>,	/* GICR */
		      <0x01 0x00000000 0x00 0x2000>,    /* GICC */
		      <0x01 0x00010000 0x00 0x1000>,    /* GICH */
		      <0x01 0x00020000 0x00 0x2000>;    /* GICV */
		/*
		 * vcpumntirq:
		 * virtual CPU interface maintenance interrupt
		 */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;

		gic_its: msi-controller@1820000 {
			compatible = "arm,gic-v3-its";
			reg = <0x00 0x01820000 0x00 0x10000>;
			socionext,synquacer-pre-its = <0x1000000 0x400000>;
			msi-controller;
			#msi-cells = <1>;
		};
	};

	main_conf: bus@9000000 {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0x00 0x09000000 0x400000>;

		epwm_tbclk: clock-controller@1e9100 {
			compatible = "ti,am62-epwm-tbclk";
			reg = <0x1e9100 0x4>;
			#clock-cells = <1>;
		};

		phy_gmii_sel: phy@4044 {
			compatible = "ti,am654-phy-gmii-sel";
			reg = <0x1be000 0x8>;
			#phy-cells = <1>;
		};
	};

	main_uart0: serial@2800000 {
		compatible = "ti,am64-uart", "ti,am654-uart";
		reg = <0x00 0x02800000 0x00 0x100>;
		interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
		bootph-all;
		status = "disabled";
	};

	fss: bus@fc00000 {
		compatible = "simple-bus";
		reg = <0x00 0x0fc00000 0x00 0x70000>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		ospi0: spi@fc40000 {
			compatible = "ti,am654-ospi", "cdns,qspi-nor";
			reg = <0x00 0x0fc40000 0x00 0x100>,
			      <0x05 0x00000000 0x01 0x00000000>;
			interrupts = <GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH>;
			cdns,fifo-depth = <256>;
			cdns,fifo-width = <4>;
			cdns,trigger-address = <0x0>;
			cdns,phase-detect-selector = <2>;
			clocks = <&scmi_clk 134>;
			assigned-clocks = <&scmi_clk 134>;
			assigned-clock-rates = <166666666>;
			power-domains = <&scmi_pds 32>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};
	};

	main_i2c0: i2c@20000000 {
		compatible = "ti,am64-i2c", "ti,omap4-i2c";
		reg = <0x00 0x20000000 0x00 0x100>;
		interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		power-domains = <&scmi_pds 53>;
		clocks = <&scmi_clk 246>;
		clock-names = "fck";
		status = "disabled";
	};

	main_i2c1: i2c@20010000 {
		compatible = "ti,am64-i2c", "ti,omap4-i2c";
		reg = <0x00 0x20010000 0x00 0x100>;
		interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		power-domains = <&scmi_pds 54>;
		clocks = <&scmi_clk 250>;
		clock-names = "fck";
		status = "disabled";
	};

	main_i2c2: i2c@20020000 {
		compatible = "ti,am64-i2c", "ti,omap4-i2c";
		reg = <0x00 0x20020000 0x00 0x100>;
		interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		power-domains = <&scmi_pds 55>;
		clocks = <&scmi_clk 254>;
		clock-names = "fck";
		status = "disabled";
	};

	main_i2c3: i2c@20030000 {
		compatible = "ti,am64-i2c", "ti,omap4-i2c";
		reg = <0x00 0x20030000 0x00 0x100>;
		interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		power-domains = <&scmi_pds 56>;
		clocks = <&scmi_clk 258>;
		clock-names = "fck";
		status = "disabled";
	};

	main_gpio0: gpio@600000 {
		compatible = "ti,am64-gpio", "ti,keystone-gpio";
		reg = <0x00 0x00600000 0x00 0x100>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&gic500>;
		interrupts = <GIC_SPI 260 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 261 IRQ_TYPE_EDGE_RISING>,
			     <GIC_SPI 262 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 263 IRQ_TYPE_EDGE_RISING>,
			     <GIC_SPI 264 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 265 IRQ_TYPE_EDGE_RISING>,
			     <GIC_SPI 266 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 267 IRQ_TYPE_EDGE_RISING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		ti,ngpio = <126>;
		ti,davinci-gpio-unbanked = <0>;
		power-domains = <&scmi_pds 34>;
		clocks = <&scmi_clk 140>;
		clock-names = "gpio";
		status = "disabled";
	};

	main_gpio2: gpio@610000 {
		compatible = "ti,am64-gpio", "ti,keystone-gpio";
		reg = <0x00 0x00610000 0x00 0x100>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&gic500>;
		interrupts = <GIC_SPI 280 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 281 IRQ_TYPE_EDGE_RISING>,
			     <GIC_SPI 282 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 283 IRQ_TYPE_EDGE_RISING>,
			     <GIC_SPI 284 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 285 IRQ_TYPE_EDGE_RISING>,
			     <GIC_SPI 286 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 287 IRQ_TYPE_EDGE_RISING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		ti,ngpio = <79>;
		ti,davinci-gpio-unbanked = <0>;
		power-domains = <&scmi_pds 35>;
		clocks = <&scmi_clk 141>;
		clock-names = "gpio";
		status = "disabled";
	};

	dss: dss@30200000 {
		compatible = "ti,am62l-dss";
		reg = <0x00 0x30200000 0x00 0x1000>, /* common */
		      <0x00 0x30202000 0x00 0x1000>, /* vidl1 */
		      <0x00 0x30207000 0x00 0x1000>, /* ovr1 */
		      <0x00 0x3020a000 0x00 0x1000>, /* vp1 */
		      <0x00 0x30201000 0x00 0x1000>; /* common1 */
		reg-names = "common", "vidl1", "ovr1", "vp1", "common1";
		power-domains = <&scmi_pds 39>;
		clocks = <&scmi_clk 162>,
			 <&scmi_clk 159>;
		clock-names = "fck", "vp1";
		interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";

		dss_ports: ports {
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};

	dphy_tx0: phy@301c0000 {
		compatible = "ti,j721e-dphy";
		reg = <0x0 0x301c0000 0x0 0x1000>;
		clocks = <&scmi_clk 348>, <&scmi_clk 341>;
		clock-names = "psm", "pll_ref";
		#phy-cells = <0>;
		power-domains = <&scmi_pds 86>;
		assigned-clocks = <&scmi_clk 341>;
		assigned-clock-parents = <&scmi_clk 0>;
		assigned-clock-rates = <25000000>;
		status = "disabled";
	};

	dsi0: dsi@30500000 {
		compatible = "ti,j721e-dsi";
		reg = <0x0 0x30500000 0x0 0x100000>, <0x0 0x30270000 0x0 0x100>;
		clocks = <&scmi_clk 155>, <&scmi_clk 158>;
		clock-names = "dsi_p_clk", "dsi_sys_clk";
		power-domains = <&scmi_pds 38>;
		interrupt-parent = <&gic500>;
		interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
		phys = <&dphy_tx0>;
		phy-names = "dphy";
		status = "disabled";
	};

	sdhci0: mmc@fa10000 {
		compatible = "ti,am62-sdhci";
		reg = <0x00 0xfa10000 0x00 0x1000>, <0x00 0xfa18000 0x00 0x400>;
		interrupts = <GIC_SPI 239 IRQ_TYPE_LEVEL_HIGH>;
		power-domains = <&scmi_pds 28>;
		clocks = <&scmi_clk 122>, <&scmi_clk 123>;
		clock-names = "clk_ahb", "clk_xin";
		assigned-clocks = <&scmi_clk 123>;
		assigned-clock-parents = <&scmi_clk 0>;
		bus-width = <8>;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		ti,clkbuf-sel = <0x7>;
		ti,otap-del-sel-legacy = <0x0>;
		ti,otap-del-sel-mmc-hs = <0x0>;
		ti,otap-del-sel-ddr52 = <0x5>;
		ti,otap-del-sel-hs200 = <0x5>;
		ti,itap-del-sel-legacy = <0x0>;
		ti,itap-del-sel-mmc-hs = <0x1>;
		status = "disabled";
	};

	sdhci1: mmc@fa00000 {
		compatible = "ti,am62-sdhci";
		reg = <0x00 0x0fa00000 0x00 0x1000>, <0x00 0x0fa08000 0x00 0x400>;
		interrupts = <GIC_SPI 237 IRQ_TYPE_LEVEL_HIGH>;
		power-domains = <&scmi_pds 26>;
		clocks = <&scmi_clk 106>, <&scmi_clk 107>;
		clock-names = "clk_ahb", "clk_xin";
		assigned-clocks = <&scmi_clk 107>;
		assigned-clock-parents = <&scmi_clk 0>;
		bus-width = <4>;
		ti,clkbuf-sel = <0x7>;
		ti,otap-del-sel-legacy = <0x8>;
		ti,otap-del-sel-sd-hs = <0x0>;
		ti,otap-del-sel-sdr12 = <0x0>;
		ti,otap-del-sel-sdr25 = <0x0>;
		ti,otap-del-sel-sdr50 = <0x8>;
		ti,otap-del-sel-ddr50 = <0x4>;
		ti,otap-del-sel-sdr104 = <0x7>;
		ti,itap-del-sel-legacy = <0xa>;
		ti,itap-del-sel-sd-hs = <0x1>;
		ti,itap-del-sel-sdr12 = <0xa>;
		ti,itap-del-sel-sdr25 = <0x1>;
		status = "disabled";
	};

	sdhci2: mmc@fa20000 {
		compatible = "ti,am62-sdhci";
		reg = <0x00 0x0fa20000 0x00 0x1000>, <0x00 0x0fa28000 0x00 0x400>;
		interrupts = <GIC_SPI 238 IRQ_TYPE_LEVEL_HIGH>;
		power-domains = <&scmi_pds 27>;
		clocks = <&scmi_clk 114>, <&scmi_clk 115>;
		clock-names = "clk_ahb", "clk_xin";
		assigned-clocks = <&scmi_clk 115>;
		assigned-clock-parents = <&scmi_clk 0>;
		bus-width = <4>;
		ti,clkbuf-sel = <0x7>;
		ti,otap-del-sel-legacy = <0x8>;
		ti,otap-del-sel-sd-hs = <0x0>;
		ti,otap-del-sel-sdr12 = <0x0>;
		ti,otap-del-sel-sdr25 = <0x0>;
		ti,otap-del-sel-sdr50 = <0x8>;
		ti,otap-del-sel-ddr50 = <0x4>;
		ti,otap-del-sel-sdr104 = <0x7>;
		ti,itap-del-sel-legacy = <0xa>;
		ti,itap-del-sel-sd-hs = <0x1>;
		ti,itap-del-sel-sdr12 = <0xa>;
		ti,itap-del-sel-sdr25 = <0x1>;
		status = "disabled";
	};

	main_mcan0: can@20701000 {
		compatible = "bosch,m_can";
		reg = <0x00 0x20701000 0x00 0x200>,
		      <0x00 0x20708000 0x00 0x8000>;
		reg-names = "m_can", "message_ram";
		power-domains = <&scmi_pds 47>;
		clocks = <&scmi_clk 179>, <&scmi_clk 174>;
		clock-names = "hclk", "cclk";
		interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "int0", "int1";
		bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
		status = "disabled";
	};

	main_mcan1: can@20711000 {
		compatible = "bosch,m_can";
		reg = <0x00 0x20711000 0x00 0x200>,
		      <0x00 0x20718000 0x00 0x8000>;
		reg-names = "m_can", "message_ram";
		power-domains = <&scmi_pds 48>;
		clocks = <&scmi_clk 185>, <&scmi_clk 180>;
		clock-names = "hclk", "cclk";
		interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "int0", "int1";
		bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
		status = "disabled";
	};

	main_mcan2: can@20721000 {
		compatible = "bosch,m_can";
		reg = <0x00 0x20721000 0x00 0x200>,
		      <0x00 0x20728000 0x00 0x8000>;
		reg-names = "m_can", "message_ram";
		power-domains = <&scmi_pds 49>;
		clocks = <&scmi_clk 191>, <&scmi_clk 186>;
		clock-names = "hclk", "cclk";
		interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "int0", "int1";
		bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
		status = "disabled";
	};

	usbss0: dwc3-usb@f900000 {
		compatible = "ti,am62-usb";
		reg = <0x00 0x0f900000 0x00 0x800>,
		      <0x00 0x0f908000 0x00 0x400>;
		clocks = <&scmi_clk 329>;
		clock-names = "ref";
		ti,syscon-phy-pll-refclk = <&usb0_phy_ctrl 0x0>;
		#address-cells = <2>;
		#size-cells = <2>;
		power-domains = <&scmi_pds 95>;
		ranges;
		status = "disabled";

		usb0: usb@31000000 {
			compatible = "snps,dwc3";
			reg = <0x00 0x31000000 0x00 0x50000>;
			interrupts = <GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>, /* irq.0 */
				     <GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>; /* irq.0 */
			interrupt-names = "host", "peripheral";
			maximum-speed = "high-speed";
			dr_mode = "otg";
			snps,usb2-gadget-lpm-disable;
			snps,usb2-lpm-disable;
		};
	};

	usbss1: dwc3-usb@f910000 {
		compatible = "ti,am62-usb";
		reg = <0x00 0x0f910000 0x00 0x800>,
		      <0x00 0x0f918000 0x00 0x400>;
		clocks = <&scmi_clk 336>;
		clock-names = "ref";
		ti,syscon-phy-pll-refclk = <&usb1_phy_ctrl 0x0>;
		#address-cells = <2>;
		#size-cells = <2>;
		power-domains = <&scmi_pds 96>;
		ranges;
		status = "disabled";

		usb1: usb@31100000 {
			compatible = "snps,dwc3";
			reg = <0x00 0x31100000 0x00 0x50000>;
			interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>, /* irq.0 */
				     <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>; /* irq.0 */
			interrupt-names = "host", "peripheral";
			maximum-speed = "high-speed";
			dr_mode = "otg";
			snps,usb2-gadget-lpm-disable;
			snps,usb2-lpm-disable;
		};
	};

	tscadc0: tscadc@28001000 {
		compatible = "ti,am654-tscadc", "ti,am3359-tscadc";
		reg = <0x00 0x28001000 0x00 0x1000>;
		interrupts = <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>;
		power-domains = <&scmi_pds 0>;
		clocks = <&scmi_clk 0>;
		assigned-clocks = <&scmi_clk 0>;
		assigned-clock-parents = <&scmi_clk 2>;
		assigned-clock-rates = <60000000>;
		clock-names = "fck";
		status = "disabled";

		adc {
			#io-channel-cells = <1>;
			compatible = "ti,am654-adc", "ti,am3359-adc";
		};
	};

	epwm0: pwm@23000000 {
		compatible = "ti,am64-epwm", "ti,am3352-ehrpwm";
		#pwm-cells = <3>;
		reg = <0x00 0x23000000 0x00 0x100>;
		power-domains = <&scmi_pds 40>;
		clocks = <&epwm_tbclk 0>, <&scmi_clk 164>;
		clock-names = "tbclk", "fck";
		status = "disabled";
	};

	epwm1: pwm@23010000 {
		compatible = "ti,am64-epwm", "ti,am3352-ehrpwm";
		#pwm-cells = <3>;
		reg = <0x00 0x23010000 0x00 0x100>;
		power-domains = <&scmi_pds 41>;
		clocks = <&epwm_tbclk 1>, <&scmi_clk 165>;
		clock-names = "tbclk", "fck";
		status = "disabled";
	};

	epwm2: pwm@23020000 {
		compatible = "ti,am64-epwm", "ti,am3352-ehrpwm";
		#pwm-cells = <3>;
		reg = <0x00 0x23020000 0x00 0x100>;
		power-domains = <&scmi_pds 42>;
		clocks = <&epwm_tbclk 2>, <&scmi_clk 166>;
		clock-names = "tbclk", "fck";
		status = "disabled";
	};

	ecap0: pwm@23100000 {
		compatible = "ti,am3352-ecap";
		#pwm-cells = <3>;
		reg = <0x00 0x23100000 0x00 0x100>;
		power-domains = <&scmi_pds 23>;
		clocks = <&scmi_clk 99>;
		clock-names = "fck";
		status = "disabled";
	};

	ecap1: pwm@23110000 {
		compatible = "ti,am3352-ecap";
		#pwm-cells = <3>;
		reg = <0x00 0x23110000 0x00 0x100>;
		power-domains = <&scmi_pds 24>;
		clocks = <&scmi_clk 100>;
		clock-names = "fck";
		status = "disabled";
	};

	ecap2: pwm@23120000 {
		compatible = "ti,am3352-ecap";
		#pwm-cells = <3>;
		reg = <0x00 0x23120000 0x00 0x100>;
		power-domains = <&scmi_pds 25>;
		clocks = <&scmi_clk 101>;
		clock-names = "fck";
		status = "disabled";
	};

	eqep0: counter@23200000 {
		compatible = "ti,am62-eqep";
		reg = <0x00 0x23200000 0x00 0x100>;
		power-domains = <&scmi_pds 29>;
		clocks = <&scmi_clk 127>;
		interrupts = <GIC_SPI 162 IRQ_TYPE_EDGE_RISING>;
		status = "disabled";
	};

	eqep1: counter@23210000 {
		compatible = "ti,am62-eqep";
		reg = <0x00 0x23210000 0x00 0x100>;
		power-domains = <&scmi_pds 30>;
		clocks = <&scmi_clk 128>;
		interrupts = <GIC_SPI 163 IRQ_TYPE_EDGE_RISING>;
		status = "disabled";
	};

	eqep2: counter@23220000 {
		compatible = "ti,am62-eqep";
		reg = <0x00 0x23220000 0x00 0x100>;
		power-domains = <&scmi_pds 31>;
		clocks = <&scmi_clk 129>;
		interrupts = <GIC_SPI 164 IRQ_TYPE_EDGE_RISING>;
		status = "disabled";
	};

	main_bcdma: dma-controller@485c4000 {
		compatible = "ti,am62l-dmss-bcdma";
		reg = <0x00 0x485c4000 0x00 0x4000>,
		      <0x00 0x48880000 0x00 0x80000>,
		      <0x00 0x48800000 0x00 0x80000>,
		      <0x00 0x48800000 0x00 0x80000>,
		      <0x00 0x47000000 0x00 0x200000>;
		reg-names = "gcfg", "bchanrt", "tchanrt", "rchanrt", "ringrt";
		#dma-cells = <3>;
		interrupts =
		 // RCHAN INTERRUPTS
		 <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH>,	//uart0 rx
                 <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>,	// uart1 rx
                 <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>,	// uart2 rx
                 <GIC_SPI 364 IRQ_TYPE_LEVEL_HIGH>,	// uart3 rx
                 <GIC_SPI 368 IRQ_TYPE_LEVEL_HIGH>,	// uart4 rx
                 <GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH>,	// uart5 rx
                 <GIC_SPI 376 IRQ_TYPE_LEVEL_HIGH>,	// uart6 rx
                 <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,	// spi0 rx
                 <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,	// spi1 rx
                 <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,	// spi2 rx
                 <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,	// spi3 rx
                 <GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH>,	// mcasp0 rx
                 <GIC_SPI 386 IRQ_TYPE_LEVEL_HIGH>,	// mcasp1 rx
                 <GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH>,	// mcasp2 rx
                 <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,	// AES rx
                 <GIC_SPI 482 IRQ_TYPE_LEVEL_HIGH>,	// shared ADC rx
		 // TCHAN INTERRUPTS
                 <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>, // uart0 tx
                 <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>, // uart1 tx
                 <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH>, // uart2 tx
                 <GIC_SPI 365 IRQ_TYPE_LEVEL_HIGH>, // uart3 tx
                 <GIC_SPI 369 IRQ_TYPE_LEVEL_HIGH>, // uart4 tx
                 <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>, // uart5 tx
                 <GIC_SPI 377 IRQ_TYPE_LEVEL_HIGH>, // uart6 tx
                 <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>, // spi0 tx
                 <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>, // spi1 tx
                 <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>, // spi2 tx
                 <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>, // spi3 tx
                 <GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH>, // mcasp0 tx
                 <GIC_SPI 386 IRQ_TYPE_LEVEL_HIGH>, // mcasp1 tx
                 <GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH>, // mcasp2 tx
                 <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>, // sha tx
                 <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>, // AES tx
                 <GIC_SPI 548 IRQ_TYPE_LEVEL_HIGH>, // shared CRC32 tx
		 // BCHAN INTERRUPTS
                 <GIC_SPI 516 IRQ_TYPE_LEVEL_HIGH>, // bc0 - bc interrupts start
		 <GIC_SPI 517 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 518 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 519 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 520 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 521 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 522 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 523 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 524 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 525 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 526 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 527 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 528 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 529 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 530 IRQ_TYPE_LEVEL_HIGH>,
		 <GIC_SPI 531 IRQ_TYPE_LEVEL_HIGH>; // bc16 - bc interrupts end
	};

	main_pktdma: dma-controller@485c0000 {
		compatible = "ti,am62l-dmss-pktdma";
		reg = <0x00 0x485c0000 0x00 0x4000>,
		      <0x00 0x48900000 0x00 0x80000>,
		      <0x00 0x48900000 0x00 0x80000>,
		      <0x00 0x47200000 0x00 0x100000>;
		reg-names = "gcfg", "rchanrt", "tchanrt", "ringrt";
		#dma-cells = <2>;
		interrupts = <GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 503 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 504 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 505 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 507 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 508 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 509 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 510 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 511 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 512 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 513 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 514 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 515 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 484 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 485 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 486 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 487 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 488 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 489 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 490 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 491 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 492 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 493 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 494 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 495 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 497 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 498 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH>;
	};

	cpsw3g: ethernet@8000000 {
		compatible = "ti,am642-cpsw-nuss";
		#address-cells = <2>;
		#size-cells = <2>;
		reg = <0x00 0x08000000 0x00 0x200000>;
		reg-names = "cpsw_nuss";
		ranges = <0x00 0x00 0x00 0x08000000 0x00 0x200000>;
		clocks = <&scmi_clk 9>;
		clock-names = "fck";
		power-domains = <&scmi_pds 3>;

		dmas = <&main_pktdma 0xc600 15>,
		       <&main_pktdma 0xc601 15>,
		       <&main_pktdma 0xc602 15>,
		       <&main_pktdma 0xc603 15>,
		       <&main_pktdma 0xc604 15>,
		       <&main_pktdma 0xc605 15>,
		       <&main_pktdma 0xc606 15>,
		       <&main_pktdma 0xc607 15>,
		       <&main_pktdma 0x4600 15>;
		dma-names = "tx0", "tx1", "tx2", "tx3", "tx4", "tx5", "tx6",
			    "tx7", "rx";

		ethernet-ports {
			#address-cells = <1>;
			#size-cells = <0>;

			cpsw_port1: port@1 {
				reg = <1>;
				ti,mac-only;
				label = "port1";
				phys = <&phy_gmii_sel 1>;
				ti,syscon-efuse = <&cpsw_mac_syscon 0x0>;
				mac-address = [00 00 00 00 00 00];
			};

			cpsw_port2: port@2 {
				reg = <2>;
				ti,mac-only;
				label = "port2";
				phys = <&phy_gmii_sel 2>;
				mac-address = [00 00 00 00 00 00];
			};
		};

		cpsw3g_mdio: mdio@f00 {
			compatible = "ti,cpsw-mdio","ti,davinci_mdio";
			reg = <0x00 0xf00 0x00 0x100>;
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&scmi_clk 13 0>;
			clock-names = "fck";
			bus_freq = <1000000>;
			status = "disabled";
		};

		cpts@3d000 {
			compatible = "ti,j721e-cpts";
			reg = <0x00 0x3d000 0x00 0x400>;
			clocks = <&scmi_clk 9>;
			clock-names = "cpts";
			interrupts-extended = <&gic500 GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "cpts";
			ti,cpts-ext-ts-inputs = <4>;
			ti,cpts-periodic-outputs = <2>;
		};
	};
};
