synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Fri Apr 14 12:08:17 2017


Command Line:  synthesis -f Motorcontrollerfinal_controller_lattice.synproj -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 1.
The -t option is TQFP144.
The -d option is LCMXO2-4000ZE.
Using package TQFP144.
Using performance grade 1.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000ZE

### Package : TQFP144

### Speed   : 1

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = SPI_loopback_Top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/controller (searchpath added)
-p D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController (searchpath added)
VHDL library = work
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/Clockdivider.vhd
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/COMMUTATION.vhd
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/HallInput.vhd
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/PWM_GEN.vhd
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/SPI loopbacktest v2.vhd
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/ToplevelFinal.vhd
VHDL design file = D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/PID.vhd
NGD file = Motorcontrollerfinal_controller.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/controller". VHDL-1504
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/clockdivider.vhd. VHDL-1481
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/clockdivider.vhd(20): analyzing entity clkdiv. VHDL-1012
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/clockdivider.vhd(34): analyzing architecture clkdiv. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/commutation.vhd. VHDL-1481
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/commutation.vhd(28): analyzing entity commutation. VHDL-1012
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/commutation.vhd(53): analyzing architecture commutation. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/hallinput.vhd. VHDL-1481
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/hallinput.vhd(22): analyzing entity hall. VHDL-1012
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/hallinput.vhd(41): analyzing architecture hall. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pwm_gen.vhd. VHDL-1481
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pwm_gen.vhd(25): analyzing entity pwmgenerator. VHDL-1012
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pwm_gen.vhd(36): analyzing architecture pwmgenerator. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/spi loopbacktest v2.vhd. VHDL-1481
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/spi loopbacktest v2.vhd(21): analyzing entity spi. VHDL-1012
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/spi loopbacktest v2.vhd(54): analyzing architecture spi. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/toplevelfinal.vhd. VHDL-1481
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/toplevelfinal.vhd(24): analyzing entity spi_loopback_top. VHDL-1012
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/toplevelfinal.vhd(80): analyzing architecture arch. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pid.vhd. VHDL-1481
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pid.vhd(9): analyzing entity pid. VHDL-1012
INFO - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pid.vhd(47): analyzing architecture pid. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/toplevelfinal.vhd(24): executing SPI_loopback_Top(arch)

WARNING - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/toplevelfinal.vhd(78): replacing existing netlist SPI_loopback_Top(arch). VHDL-1205
Top module name (VHDL): SPI_loopback_Top
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = SPI_loopback_Top.



Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_29s_25s.v. VERI-1482
WARNING - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/pid.vhd(229): input port a[28] is not connected on this instance. VDB-1013
WARNING - synthesis: d:/wybedata/projects/roboteamtwente/electronics/lattice/motorcontroller/spi loopbacktest v2.vhd(213): Register \SPI_I/send_buffer_i0_i95 is stuck at Zero. VDB-5013
Duplicate register/latch removal. \PID_I/subOut_i22 is a one-to-one match with \PID_I/subOut_i24.
Duplicate register/latch removal. \PID_I/subOut_i23 is a one-to-one match with \PID_I/subOut_i22.
GSR instance connected to net rst.
Duplicate register/latch removal. \SPI__7__i83 is a one-to-one match with \SPI__7_rep_4__i83.
Duplicate register/latch removal. \SPI__7__i82 is a one-to-one match with \SPI__7_rep_4__i82.
Duplicate register/latch removal. \SPI__7__i81 is a one-to-one match with \SPI__7_rep_4__i81.
Duplicate register/latch removal. \SPI__7__i80 is a one-to-one match with \SPI__7_rep_4__i80.
Duplicate register/latch removal. \SPI__7__i79 is a one-to-one match with \SPI__7_rep_4__i79.
Duplicate register/latch removal. \SPI__7__i78 is a one-to-one match with \SPI__7_rep_4__i78.
Duplicate register/latch removal. \SPI__7__i77 is a one-to-one match with \SPI__7_rep_4__i77.
Duplicate register/latch removal. \SPI__7__i76 is a one-to-one match with \SPI__7_rep_4__i76.
Duplicate register/latch removal. \SPI__7__i75 is a one-to-one match with \SPI__7_rep_4__i75.
Duplicate register/latch removal. \SPI__7__i74 is a one-to-one match with \SPI__7_rep_4__i74.
Duplicate register/latch removal. \SPI__7__i73 is a one-to-one match with \SPI__7_rep_4__i73.
Duplicate register/latch removal. \SPI__7__i72 is a one-to-one match with \SPI__7_rep_4__i72.
Duplicate register/latch removal. \SPI__7__i71 is a one-to-one match with \SPI__7_rep_4__i71.
Duplicate register/latch removal. \SPI__7__i70 is a one-to-one match with \SPI__7_rep_4__i70.
Duplicate register/latch removal. \SPI__7__i69 is a one-to-one match with \SPI__7_rep_4__i69.
Duplicate register/latch removal. \SPI__7__i68 is a one-to-one match with \SPI__7_rep_4__i68.
Duplicate register/latch removal. \SPI__7__i67 is a one-to-one match with \SPI__7_rep_4__i67.
Duplicate register/latch removal. \SPI__7__i66 is a one-to-one match with \SPI__7_rep_4__i66.
Duplicate register/latch removal. \SPI__7__i65 is a one-to-one match with \SPI__7_rep_4__i65.
Duplicate register/latch removal. \SPI__7__i64 is a one-to-one match with \SPI__7_rep_4__i64.
Duplicate register/latch removal. \SPI__7__i63 is a one-to-one match with \SPI__7_rep_4__i63.
Duplicate register/latch removal. \SPI__7__i62 is a one-to-one match with \SPI__7_rep_4__i62.
Duplicate register/latch removal. \SPI__7__i61 is a one-to-one match with \SPI__7_rep_4__i61.
Duplicate register/latch removal. \SPI__7__i60 is a one-to-one match with \SPI__7_rep_4__i60.
Duplicate register/latch removal. \SPI__7__i59 is a one-to-one match with \SPI__7_rep_4__i59.
Duplicate register/latch removal. \SPI__7__i58 is a one-to-one match with \SPI__7_rep_4__i58.
Duplicate register/latch removal. \SPI__7__i57 is a one-to-one match with \SPI__7_rep_4__i57.
Duplicate register/latch removal. \SPI__7__i56 is a one-to-one match with \SPI__7_rep_4__i56.
Duplicate register/latch removal. \SPI__7__i55 is a one-to-one match with \SPI__7_rep_4__i55.
Duplicate register/latch removal. \SPI__7__i54 is a one-to-one match with \SPI__7_rep_4__i54.
Duplicate register/latch removal. \SPI__7__i53 is a one-to-one match with \SPI__7_rep_4__i53.
Duplicate register/latch removal. \SPI__7__i52 is a one-to-one match with \SPI__7_rep_4__i52.
Duplicate register/latch removal. \SPI__7__i51 is a one-to-one match with \SPI__7_rep_4__i51.
Duplicate register/latch removal. \SPI__7__i50 is a one-to-one match with \SPI__7_rep_4__i50.
Duplicate register/latch removal. \SPI__7__i49 is a one-to-one match with \SPI__7_rep_4__i49.
Duplicate register/latch removal. \SPI__7__i48 is a one-to-one match with \SPI__7_rep_4__i48.
Duplicate register/latch removal. \SPI__7__i47 is a one-to-one match with \SPI__7_rep_4__i47.
Duplicate register/latch removal. \SPI__7__i46 is a one-to-one match with \SPI__7_rep_4__i46.
Duplicate register/latch removal. \SPI__7__i45 is a one-to-one match with \SPI__7_rep_4__i45.
Duplicate register/latch removal. \SPI__7__i44 is a one-to-one match with \SPI__7_rep_4__i44.
Duplicate register/latch removal. \SPI__7__i43 is a one-to-one match with \SPI__7_rep_4__i43.
Duplicate register/latch removal. \SPI__7__i42 is a one-to-one match with \SPI__7_rep_4__i42.
Duplicate register/latch removal. \SPI__7__i20 is a one-to-one match with \SPI__7_rep_4__i20.
Duplicate register/latch removal. \SPI__7__i19 is a one-to-one match with \SPI__7_rep_4__i19.
Duplicate register/latch removal. \SPI__7__i18 is a one-to-one match with \SPI__7_rep_4__i18.
Duplicate register/latch removal. \SPI__7__i17 is a one-to-one match with \SPI__7_rep_4__i17.
Duplicate register/latch removal. \SPI__7__i16 is a one-to-one match with \SPI__7_rep_4__i16.
Duplicate register/latch removal. \SPI__7__i15 is a one-to-one match with \SPI__7_rep_4__i15.
Duplicate register/latch removal. \SPI__7__i14 is a one-to-one match with \SPI__7_rep_4__i14.
Duplicate register/latch removal. \SPI__7__i13 is a one-to-one match with \SPI__7_rep_4__i13.
Duplicate register/latch removal. \SPI__7__i12 is a one-to-one match with \SPI__7_rep_4__i12.
Duplicate register/latch removal. \SPI__7__i11 is a one-to-one match with \SPI__7_rep_4__i11.
Duplicate register/latch removal. \SPI__7__i10 is a one-to-one match with \SPI__7_rep_4__i10.
Duplicate register/latch removal. \SPI__7__i9 is a one-to-one match with \SPI__7_rep_4__i9.
Duplicate register/latch removal. \SPI__7__i8 is a one-to-one match with \SPI__7_rep_4__i8.
Duplicate register/latch removal. \SPI__7__i7 is a one-to-one match with \SPI__7_rep_4__i7.
Duplicate register/latch removal. \SPI__7__i6 is a one-to-one match with \SPI__7_rep_4__i6.
Duplicate register/latch removal. \SPI__7__i5 is a one-to-one match with \SPI__7_rep_4__i5.
Duplicate register/latch removal. \SPI__7__i4 is a one-to-one match with \SPI__7_rep_4__i4.
Duplicate register/latch removal. \SPI__7__i3 is a one-to-one match with \SPI__7_rep_4__i3.
Duplicate register/latch removal. \SPI__7__i2 is a one-to-one match with \SPI__7_rep_4__i2.
Duplicate register/latch removal. \SPI__7__i1 is a one-to-one match with \SPI__7_rep_4__i1.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in SPI_loopback_Top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file Motorcontrollerfinal_controller.ngd.

################### Begin Area Report (SPI_loopback_Top)######################
Number of register bits => 1177 of 4665 (25 % )
AND2 => 12
CCU2D => 364
FADD2B => 117
FD1P3AX => 667
FD1P3IX => 188
FD1P3JX => 48
FD1S3AX => 97
FD1S3AY => 14
FD1S3IX => 163
GSR => 1
IB => 15
INV => 1
LUT4 => 1134
MULT2 => 102
ND2 => 5
OB => 32
OBZ => 1
OSCH => 1
PFUMX => 94
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : clk_N_683, loads : 480
  Net : clkout_c, loads : 342
  Net : clk_1mhz, loads : 308
  Net : pwm_clk, loads : 48
Clock Enable Nets
Number of Clock Enables: 37
Top 10 highest fanout Clock Enables:
  Net : SPI_I/clkout_c_enable_245, loads : 84
  Net : SPI_I/clkout_c_enable_61, loads : 50
  Net : PID_I/clk_N_683_enable_392, loads : 48
  Net : HALL_I_M1/clk_1mhz_enable_66, loads : 41
  Net : HALL_I_M3/clk_1mhz_enable_104, loads : 41
  Net : HALL_I_M4/clk_1mhz_enable_47, loads : 41
  Net : HALL_I_M2/clk_1mhz_enable_85, loads : 40
  Net : SPI_I/clkout_c_enable_96, loads : 34
  Net : HALL_I_M2/stable_counting, loads : 32
  Net : HALL_I_M1/stable_counting, loads : 31
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : PID_I/multIn2_4, loads : 94
  Net : SPI_I/CSlatched, loads : 91
  Net : PID_I/n22208, loads : 90
  Net : SPI_I/n22201, loads : 86
  Net : SPI_I/clkout_c_enable_245, loads : 84
  Net : SPI_I/n22202, loads : 83
  Net : SPI_I/n21580, loads : 81
  Net : PID_I/multIn2_6, loads : 64
  Net : PID_I/n21552, loads : 63
  Net : HALL_I_M3/stable_counting, loads : 62
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets pwm_clk]                 |    1.000 MHz|   63.359 MHz|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \CLKDIV_I/pi_clk]        |    1.000 MHz|   11.582 MHz|    23  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_1mhz]                |    1.000 MHz|   26.524 MHz|     8  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clkout_c]                |    1.000 MHz|   42.180 MHz|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 127.105  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 7.156  secs
--------------------------------------------------------------
