
F407ZGT6_freertos_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004700  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08004890  08004890  00005890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004908  08004908  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004908  08004908  00005908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004910  08004910  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004910  08004910  00005910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004914  08004914  00005914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004918  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006060  2**0
                  CONTENTS
 10 .bss          00004b9c  20000060  20000060  00006060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004bfc  20004bfc  00006060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001395a  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d0c  00000000  00000000  000199ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001178  00000000  00000000  0001c6f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d6d  00000000  00000000  0001d870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022bd1  00000000  00000000  0001e5dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000131e2  00000000  00000000  000411ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2bfd  00000000  00000000  00054390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00126f8d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004bac  00000000  00000000  00126fd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  0012bb7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004878 	.word	0x08004878

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08004878 	.word	0x08004878

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b092      	sub	sp, #72	@ 0x48
 8000500:	af00      	add	r7, sp, #0

	/* USER CODE END Init */

	/* USER CODE BEGIN RTOS_MUTEX */
	/* add mutexes, ... */
	const osThreadAttr_t fast_attr = { .name = "fastTask", .priority =
 8000502:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000506:	2224      	movs	r2, #36	@ 0x24
 8000508:	2100      	movs	r1, #0
 800050a:	4618      	mov	r0, r3
 800050c:	f004 f8c4 	bl	8004698 <memset>
 8000510:	4b19      	ldr	r3, [pc, #100]	@ (8000578 <MX_FREERTOS_Init+0x7c>)
 8000512:	627b      	str	r3, [r7, #36]	@ 0x24
 8000514:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000518:	63bb      	str	r3, [r7, #56]	@ 0x38
 800051a:	2328      	movs	r3, #40	@ 0x28
 800051c:	63fb      	str	r3, [r7, #60]	@ 0x3c
			osPriorityHigh, .stack_size = 512 };

	const osThreadAttr_t slow_attr = { .name = "slowTask", .priority =
 800051e:	463b      	mov	r3, r7
 8000520:	2224      	movs	r2, #36	@ 0x24
 8000522:	2100      	movs	r1, #0
 8000524:	4618      	mov	r0, r3
 8000526:	f004 f8b7 	bl	8004698 <memset>
 800052a:	4b14      	ldr	r3, [pc, #80]	@ (800057c <MX_FREERTOS_Init+0x80>)
 800052c:	603b      	str	r3, [r7, #0]
 800052e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000532:	617b      	str	r3, [r7, #20]
 8000534:	2308      	movs	r3, #8
 8000536:	61bb      	str	r3, [r7, #24]
			osPriorityLow, .stack_size = 512 };

	taskFastHandle = osThreadNew(task_fast, NULL, &fast_attr);
 8000538:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800053c:	461a      	mov	r2, r3
 800053e:	2100      	movs	r1, #0
 8000540:	480f      	ldr	r0, [pc, #60]	@ (8000580 <MX_FREERTOS_Init+0x84>)
 8000542:	f001 fb41 	bl	8001bc8 <osThreadNew>
 8000546:	4603      	mov	r3, r0
 8000548:	4a0e      	ldr	r2, [pc, #56]	@ (8000584 <MX_FREERTOS_Init+0x88>)
 800054a:	6013      	str	r3, [r2, #0]
	taskSlowHandle = osThreadNew(task_slow, NULL, &slow_attr);
 800054c:	463b      	mov	r3, r7
 800054e:	461a      	mov	r2, r3
 8000550:	2100      	movs	r1, #0
 8000552:	480d      	ldr	r0, [pc, #52]	@ (8000588 <MX_FREERTOS_Init+0x8c>)
 8000554:	f001 fb38 	bl	8001bc8 <osThreadNew>
 8000558:	4603      	mov	r3, r0
 800055a:	4a0c      	ldr	r2, [pc, #48]	@ (800058c <MX_FREERTOS_Init+0x90>)
 800055c:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 800055e:	4a0c      	ldr	r2, [pc, #48]	@ (8000590 <MX_FREERTOS_Init+0x94>)
 8000560:	2100      	movs	r1, #0
 8000562:	480c      	ldr	r0, [pc, #48]	@ (8000594 <MX_FREERTOS_Init+0x98>)
 8000564:	f001 fb30 	bl	8001bc8 <osThreadNew>
 8000568:	4603      	mov	r3, r0
 800056a:	4a0b      	ldr	r2, [pc, #44]	@ (8000598 <MX_FREERTOS_Init+0x9c>)
 800056c:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 800056e:	bf00      	nop
 8000570:	3748      	adds	r7, #72	@ 0x48
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	0800489c 	.word	0x0800489c
 800057c:	080048a8 	.word	0x080048a8
 8000580:	080005ad 	.word	0x080005ad
 8000584:	2000007c 	.word	0x2000007c
 8000588:	080005bd 	.word	0x080005bd
 800058c:	20000080 	.word	0x20000080
 8000590:	080048cc 	.word	0x080048cc
 8000594:	0800059d 	.word	0x0800059d
 8000598:	20000084 	.word	0x20000084

0800059c <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 80005a4:	2001      	movs	r0, #1
 80005a6:	f001 fba1 	bl	8001cec <osDelay>
 80005aa:	e7fb      	b.n	80005a4 <StartDefaultTask+0x8>

080005ac <task_fast>:
	/* USER CODE END StartDefaultTask */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void task_fast(void *argument) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
	for (;;) {
		osDelay(1);
 80005b4:	2001      	movs	r0, #1
 80005b6:	f001 fb99 	bl	8001cec <osDelay>
 80005ba:	e7fb      	b.n	80005b4 <task_fast+0x8>

080005bc <task_slow>:
	}
}

void task_slow(void *argument) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
	for (;;) {
		osDelay(10);
 80005c4:	200a      	movs	r0, #10
 80005c6:	f001 fb91 	bl	8001cec <osDelay>
 80005ca:	e7fb      	b.n	80005c4 <task_slow+0x8>

080005cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005d2:	2300      	movs	r3, #0
 80005d4:	60fb      	str	r3, [r7, #12]
 80005d6:	4b17      	ldr	r3, [pc, #92]	@ (8000634 <MX_GPIO_Init+0x68>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005da:	4a16      	ldr	r2, [pc, #88]	@ (8000634 <MX_GPIO_Init+0x68>)
 80005dc:	f043 0304 	orr.w	r3, r3, #4
 80005e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005e2:	4b14      	ldr	r3, [pc, #80]	@ (8000634 <MX_GPIO_Init+0x68>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e6:	f003 0304 	and.w	r3, r3, #4
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ee:	2300      	movs	r3, #0
 80005f0:	60bb      	str	r3, [r7, #8]
 80005f2:	4b10      	ldr	r3, [pc, #64]	@ (8000634 <MX_GPIO_Init+0x68>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	4a0f      	ldr	r2, [pc, #60]	@ (8000634 <MX_GPIO_Init+0x68>)
 80005f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000634 <MX_GPIO_Init+0x68>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000606:	60bb      	str	r3, [r7, #8]
 8000608:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800060a:	2300      	movs	r3, #0
 800060c:	607b      	str	r3, [r7, #4]
 800060e:	4b09      	ldr	r3, [pc, #36]	@ (8000634 <MX_GPIO_Init+0x68>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000612:	4a08      	ldr	r2, [pc, #32]	@ (8000634 <MX_GPIO_Init+0x68>)
 8000614:	f043 0301 	orr.w	r3, r3, #1
 8000618:	6313      	str	r3, [r2, #48]	@ 0x30
 800061a:	4b06      	ldr	r3, [pc, #24]	@ (8000634 <MX_GPIO_Init+0x68>)
 800061c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061e:	f003 0301 	and.w	r3, r3, #1
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	687b      	ldr	r3, [r7, #4]

}
 8000626:	bf00      	nop
 8000628:	3714      	adds	r7, #20
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	40023800 	.word	0x40023800

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063c:	f000 f99a 	bl	8000974 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000640:	f000 f80a 	bl	8000658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000644:	f7ff ffc2 	bl	80005cc <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000648:	f001 fa74 	bl	8001b34 <osKernelInitialize>
  MX_FREERTOS_Init();
 800064c:	f7ff ff56 	bl	80004fc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000650:	f001 fa94 	bl	8001b7c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000654:	bf00      	nop
 8000656:	e7fd      	b.n	8000654 <main+0x1c>

08000658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b094      	sub	sp, #80	@ 0x50
 800065c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065e:	f107 0320 	add.w	r3, r7, #32
 8000662:	2230      	movs	r2, #48	@ 0x30
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f004 f816 	bl	8004698 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066c:	f107 030c 	add.w	r3, r7, #12
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800067c:	2300      	movs	r3, #0
 800067e:	60bb      	str	r3, [r7, #8]
 8000680:	4b29      	ldr	r3, [pc, #164]	@ (8000728 <SystemClock_Config+0xd0>)
 8000682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000684:	4a28      	ldr	r2, [pc, #160]	@ (8000728 <SystemClock_Config+0xd0>)
 8000686:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800068a:	6413      	str	r3, [r2, #64]	@ 0x40
 800068c:	4b26      	ldr	r3, [pc, #152]	@ (8000728 <SystemClock_Config+0xd0>)
 800068e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000690:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000694:	60bb      	str	r3, [r7, #8]
 8000696:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000698:	2300      	movs	r3, #0
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	4b23      	ldr	r3, [pc, #140]	@ (800072c <SystemClock_Config+0xd4>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a22      	ldr	r2, [pc, #136]	@ (800072c <SystemClock_Config+0xd4>)
 80006a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006a6:	6013      	str	r3, [r2, #0]
 80006a8:	4b20      	ldr	r3, [pc, #128]	@ (800072c <SystemClock_Config+0xd4>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006b4:	2301      	movs	r3, #1
 80006b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006bc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006be:	2302      	movs	r3, #2
 80006c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006c8:	2304      	movs	r3, #4
 80006ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006cc:	23a8      	movs	r3, #168	@ 0xa8
 80006ce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d0:	2302      	movs	r3, #2
 80006d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006d4:	2304      	movs	r3, #4
 80006d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d8:	f107 0320 	add.w	r3, r7, #32
 80006dc:	4618      	mov	r0, r3
 80006de:	f000 fa6d 	bl	8000bbc <HAL_RCC_OscConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006e8:	f000 f831 	bl	800074e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ec:	230f      	movs	r3, #15
 80006ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f0:	2302      	movs	r3, #2
 80006f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006f8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000702:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000704:	f107 030c 	add.w	r3, r7, #12
 8000708:	2105      	movs	r1, #5
 800070a:	4618      	mov	r0, r3
 800070c:	f000 fcce 	bl	80010ac <HAL_RCC_ClockConfig>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000716:	f000 f81a 	bl	800074e <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800071a:	f000 fdad 	bl	8001278 <HAL_RCC_EnableCSS>
}
 800071e:	bf00      	nop
 8000720:	3750      	adds	r7, #80	@ 0x50
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40023800 	.word	0x40023800
 800072c:	40007000 	.word	0x40007000

08000730 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000740:	d101      	bne.n	8000746 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000742:	f000 f939 	bl	80009b8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000746:	bf00      	nop
 8000748:	3708      	adds	r7, #8
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}

0800074e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800074e:	b480      	push	{r7}
 8000750:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000752:	b672      	cpsid	i
}
 8000754:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000756:	bf00      	nop
 8000758:	e7fd      	b.n	8000756 <Error_Handler+0x8>
	...

0800075c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	607b      	str	r3, [r7, #4]
 8000766:	4b12      	ldr	r3, [pc, #72]	@ (80007b0 <HAL_MspInit+0x54>)
 8000768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800076a:	4a11      	ldr	r2, [pc, #68]	@ (80007b0 <HAL_MspInit+0x54>)
 800076c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000770:	6453      	str	r3, [r2, #68]	@ 0x44
 8000772:	4b0f      	ldr	r3, [pc, #60]	@ (80007b0 <HAL_MspInit+0x54>)
 8000774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000776:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800077a:	607b      	str	r3, [r7, #4]
 800077c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	603b      	str	r3, [r7, #0]
 8000782:	4b0b      	ldr	r3, [pc, #44]	@ (80007b0 <HAL_MspInit+0x54>)
 8000784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000786:	4a0a      	ldr	r2, [pc, #40]	@ (80007b0 <HAL_MspInit+0x54>)
 8000788:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800078c:	6413      	str	r3, [r2, #64]	@ 0x40
 800078e:	4b08      	ldr	r3, [pc, #32]	@ (80007b0 <HAL_MspInit+0x54>)
 8000790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000796:	603b      	str	r3, [r7, #0]
 8000798:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800079a:	2200      	movs	r2, #0
 800079c:	210f      	movs	r1, #15
 800079e:	f06f 0001 	mvn.w	r0, #1
 80007a2:	f000 f9e1 	bl	8000b68 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	40023800 	.word	0x40023800

080007b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b08e      	sub	sp, #56	@ 0x38
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80007bc:	2300      	movs	r3, #0
 80007be:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80007c0:	2300      	movs	r3, #0
 80007c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80007c4:	2300      	movs	r3, #0
 80007c6:	60fb      	str	r3, [r7, #12]
 80007c8:	4b34      	ldr	r3, [pc, #208]	@ (800089c <HAL_InitTick+0xe8>)
 80007ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007cc:	4a33      	ldr	r2, [pc, #204]	@ (800089c <HAL_InitTick+0xe8>)
 80007ce:	f043 0301 	orr.w	r3, r3, #1
 80007d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80007d4:	4b31      	ldr	r3, [pc, #196]	@ (800089c <HAL_InitTick+0xe8>)
 80007d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007d8:	f003 0301 	and.w	r3, r3, #1
 80007dc:	60fb      	str	r3, [r7, #12]
 80007de:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80007e0:	f107 0210 	add.w	r2, r7, #16
 80007e4:	f107 0314 	add.w	r3, r7, #20
 80007e8:	4611      	mov	r1, r2
 80007ea:	4618      	mov	r0, r3
 80007ec:	f000 fe76 	bl	80014dc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80007f0:	6a3b      	ldr	r3, [r7, #32]
 80007f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80007f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d103      	bne.n	8000802 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80007fa:	f000 fe5b 	bl	80014b4 <HAL_RCC_GetPCLK1Freq>
 80007fe:	6378      	str	r0, [r7, #52]	@ 0x34
 8000800:	e004      	b.n	800080c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000802:	f000 fe57 	bl	80014b4 <HAL_RCC_GetPCLK1Freq>
 8000806:	4603      	mov	r3, r0
 8000808:	005b      	lsls	r3, r3, #1
 800080a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800080c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800080e:	4a24      	ldr	r2, [pc, #144]	@ (80008a0 <HAL_InitTick+0xec>)
 8000810:	fba2 2303 	umull	r2, r3, r2, r3
 8000814:	0c9b      	lsrs	r3, r3, #18
 8000816:	3b01      	subs	r3, #1
 8000818:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800081a:	4b22      	ldr	r3, [pc, #136]	@ (80008a4 <HAL_InitTick+0xf0>)
 800081c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000820:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000822:	4b20      	ldr	r3, [pc, #128]	@ (80008a4 <HAL_InitTick+0xf0>)
 8000824:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000828:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800082a:	4a1e      	ldr	r2, [pc, #120]	@ (80008a4 <HAL_InitTick+0xf0>)
 800082c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800082e:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000830:	4b1c      	ldr	r3, [pc, #112]	@ (80008a4 <HAL_InitTick+0xf0>)
 8000832:	2200      	movs	r2, #0
 8000834:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000836:	4b1b      	ldr	r3, [pc, #108]	@ (80008a4 <HAL_InitTick+0xf0>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800083c:	4b19      	ldr	r3, [pc, #100]	@ (80008a4 <HAL_InitTick+0xf0>)
 800083e:	2200      	movs	r2, #0
 8000840:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8000842:	4818      	ldr	r0, [pc, #96]	@ (80008a4 <HAL_InitTick+0xf0>)
 8000844:	f000 fe97 	bl	8001576 <HAL_TIM_Base_Init>
 8000848:	4603      	mov	r3, r0
 800084a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800084e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000852:	2b00      	cmp	r3, #0
 8000854:	d11b      	bne.n	800088e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000856:	4813      	ldr	r0, [pc, #76]	@ (80008a4 <HAL_InitTick+0xf0>)
 8000858:	f000 fee6 	bl	8001628 <HAL_TIM_Base_Start_IT>
 800085c:	4603      	mov	r3, r0
 800085e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000862:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000866:	2b00      	cmp	r3, #0
 8000868:	d111      	bne.n	800088e <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800086a:	201c      	movs	r0, #28
 800086c:	f000 f998 	bl	8000ba0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2b0f      	cmp	r3, #15
 8000874:	d808      	bhi.n	8000888 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8000876:	2200      	movs	r2, #0
 8000878:	6879      	ldr	r1, [r7, #4]
 800087a:	201c      	movs	r0, #28
 800087c:	f000 f974 	bl	8000b68 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000880:	4a09      	ldr	r2, [pc, #36]	@ (80008a8 <HAL_InitTick+0xf4>)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	6013      	str	r3, [r2, #0]
 8000886:	e002      	b.n	800088e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000888:	2301      	movs	r3, #1
 800088a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800088e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000892:	4618      	mov	r0, r3
 8000894:	3738      	adds	r7, #56	@ 0x38
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40023800 	.word	0x40023800
 80008a0:	431bde83 	.word	0x431bde83
 80008a4:	20000088 	.word	0x20000088
 80008a8:	20000004 	.word	0x20000004

080008ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80008b0:	f000 fe46 	bl	8001540 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <NMI_Handler+0x8>

080008b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <HardFault_Handler+0x4>

080008c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <MemManage_Handler+0x4>

080008c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008cc:	bf00      	nop
 80008ce:	e7fd      	b.n	80008cc <BusFault_Handler+0x4>

080008d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <UsageFault_Handler+0x4>

080008d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
	...

080008e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80008ec:	4802      	ldr	r0, [pc, #8]	@ (80008f8 <TIM2_IRQHandler+0x10>)
 80008ee:	f000 ff0b 	bl	8001708 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20000088 	.word	0x20000088

080008fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000900:	4b06      	ldr	r3, [pc, #24]	@ (800091c <SystemInit+0x20>)
 8000902:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000906:	4a05      	ldr	r2, [pc, #20]	@ (800091c <SystemInit+0x20>)
 8000908:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800090c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	e000ed00 	.word	0xe000ed00

08000920 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000920:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000958 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000924:	f7ff ffea 	bl	80008fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000928:	480c      	ldr	r0, [pc, #48]	@ (800095c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800092a:	490d      	ldr	r1, [pc, #52]	@ (8000960 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800092c:	4a0d      	ldr	r2, [pc, #52]	@ (8000964 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800092e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000930:	e002      	b.n	8000938 <LoopCopyDataInit>

08000932 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000932:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000934:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000936:	3304      	adds	r3, #4

08000938 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000938:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800093a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800093c:	d3f9      	bcc.n	8000932 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800093e:	4a0a      	ldr	r2, [pc, #40]	@ (8000968 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000940:	4c0a      	ldr	r4, [pc, #40]	@ (800096c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000942:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000944:	e001      	b.n	800094a <LoopFillZerobss>

08000946 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000946:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000948:	3204      	adds	r2, #4

0800094a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800094a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800094c:	d3fb      	bcc.n	8000946 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800094e:	f003 ff09 	bl	8004764 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000952:	f7ff fe71 	bl	8000638 <main>
  bx  lr    
 8000956:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000958:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800095c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000960:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000964:	08004918 	.word	0x08004918
  ldr r2, =_sbss
 8000968:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800096c:	20004bfc 	.word	0x20004bfc

08000970 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000970:	e7fe      	b.n	8000970 <ADC_IRQHandler>
	...

08000974 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000978:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <HAL_Init+0x40>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a0d      	ldr	r2, [pc, #52]	@ (80009b4 <HAL_Init+0x40>)
 800097e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000982:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000984:	4b0b      	ldr	r3, [pc, #44]	@ (80009b4 <HAL_Init+0x40>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a0a      	ldr	r2, [pc, #40]	@ (80009b4 <HAL_Init+0x40>)
 800098a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800098e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000990:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <HAL_Init+0x40>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a07      	ldr	r2, [pc, #28]	@ (80009b4 <HAL_Init+0x40>)
 8000996:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800099a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800099c:	2003      	movs	r0, #3
 800099e:	f000 f8d8 	bl	8000b52 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009a2:	200f      	movs	r0, #15
 80009a4:	f7ff ff06 	bl	80007b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009a8:	f7ff fed8 	bl	800075c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009ac:	2300      	movs	r3, #0
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40023c00 	.word	0x40023c00

080009b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009bc:	4b06      	ldr	r3, [pc, #24]	@ (80009d8 <HAL_IncTick+0x20>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	461a      	mov	r2, r3
 80009c2:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <HAL_IncTick+0x24>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4413      	add	r3, r2
 80009c8:	4a04      	ldr	r2, [pc, #16]	@ (80009dc <HAL_IncTick+0x24>)
 80009ca:	6013      	str	r3, [r2, #0]
}
 80009cc:	bf00      	nop
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	20000008 	.word	0x20000008
 80009dc:	200000d0 	.word	0x200000d0

080009e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  return uwTick;
 80009e4:	4b03      	ldr	r3, [pc, #12]	@ (80009f4 <HAL_GetTick+0x14>)
 80009e6:	681b      	ldr	r3, [r3, #0]
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	200000d0 	.word	0x200000d0

080009f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b085      	sub	sp, #20
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	f003 0307 	and.w	r3, r3, #7
 8000a06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a08:	4b0c      	ldr	r3, [pc, #48]	@ (8000a3c <__NVIC_SetPriorityGrouping+0x44>)
 8000a0a:	68db      	ldr	r3, [r3, #12]
 8000a0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a0e:	68ba      	ldr	r2, [r7, #8]
 8000a10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a14:	4013      	ands	r3, r2
 8000a16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a2a:	4a04      	ldr	r2, [pc, #16]	@ (8000a3c <__NVIC_SetPriorityGrouping+0x44>)
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	60d3      	str	r3, [r2, #12]
}
 8000a30:	bf00      	nop
 8000a32:	3714      	adds	r7, #20
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr
 8000a3c:	e000ed00 	.word	0xe000ed00

08000a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a44:	4b04      	ldr	r3, [pc, #16]	@ (8000a58 <__NVIC_GetPriorityGrouping+0x18>)
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	0a1b      	lsrs	r3, r3, #8
 8000a4a:	f003 0307 	and.w	r3, r3, #7
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	e000ed00 	.word	0xe000ed00

08000a5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	4603      	mov	r3, r0
 8000a64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	db0b      	blt.n	8000a86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a6e:	79fb      	ldrb	r3, [r7, #7]
 8000a70:	f003 021f 	and.w	r2, r3, #31
 8000a74:	4907      	ldr	r1, [pc, #28]	@ (8000a94 <__NVIC_EnableIRQ+0x38>)
 8000a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a7a:	095b      	lsrs	r3, r3, #5
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000a86:	bf00      	nop
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	e000e100 	.word	0xe000e100

08000a98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	6039      	str	r1, [r7, #0]
 8000aa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	db0a      	blt.n	8000ac2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	b2da      	uxtb	r2, r3
 8000ab0:	490c      	ldr	r1, [pc, #48]	@ (8000ae4 <__NVIC_SetPriority+0x4c>)
 8000ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab6:	0112      	lsls	r2, r2, #4
 8000ab8:	b2d2      	uxtb	r2, r2
 8000aba:	440b      	add	r3, r1
 8000abc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ac0:	e00a      	b.n	8000ad8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	b2da      	uxtb	r2, r3
 8000ac6:	4908      	ldr	r1, [pc, #32]	@ (8000ae8 <__NVIC_SetPriority+0x50>)
 8000ac8:	79fb      	ldrb	r3, [r7, #7]
 8000aca:	f003 030f 	and.w	r3, r3, #15
 8000ace:	3b04      	subs	r3, #4
 8000ad0:	0112      	lsls	r2, r2, #4
 8000ad2:	b2d2      	uxtb	r2, r2
 8000ad4:	440b      	add	r3, r1
 8000ad6:	761a      	strb	r2, [r3, #24]
}
 8000ad8:	bf00      	nop
 8000ada:	370c      	adds	r7, #12
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr
 8000ae4:	e000e100 	.word	0xe000e100
 8000ae8:	e000ed00 	.word	0xe000ed00

08000aec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b089      	sub	sp, #36	@ 0x24
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	60f8      	str	r0, [r7, #12]
 8000af4:	60b9      	str	r1, [r7, #8]
 8000af6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f003 0307 	and.w	r3, r3, #7
 8000afe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b00:	69fb      	ldr	r3, [r7, #28]
 8000b02:	f1c3 0307 	rsb	r3, r3, #7
 8000b06:	2b04      	cmp	r3, #4
 8000b08:	bf28      	it	cs
 8000b0a:	2304      	movcs	r3, #4
 8000b0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	3304      	adds	r3, #4
 8000b12:	2b06      	cmp	r3, #6
 8000b14:	d902      	bls.n	8000b1c <NVIC_EncodePriority+0x30>
 8000b16:	69fb      	ldr	r3, [r7, #28]
 8000b18:	3b03      	subs	r3, #3
 8000b1a:	e000      	b.n	8000b1e <NVIC_EncodePriority+0x32>
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b20:	f04f 32ff 	mov.w	r2, #4294967295
 8000b24:	69bb      	ldr	r3, [r7, #24]
 8000b26:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2a:	43da      	mvns	r2, r3
 8000b2c:	68bb      	ldr	r3, [r7, #8]
 8000b2e:	401a      	ands	r2, r3
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b34:	f04f 31ff 	mov.w	r1, #4294967295
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b3e:	43d9      	mvns	r1, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b44:	4313      	orrs	r3, r2
         );
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3724      	adds	r7, #36	@ 0x24
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr

08000b52 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b082      	sub	sp, #8
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b5a:	6878      	ldr	r0, [r7, #4]
 8000b5c:	f7ff ff4c 	bl	80009f8 <__NVIC_SetPriorityGrouping>
}
 8000b60:	bf00      	nop
 8000b62:	3708      	adds	r7, #8
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b086      	sub	sp, #24
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	60b9      	str	r1, [r7, #8]
 8000b72:	607a      	str	r2, [r7, #4]
 8000b74:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b76:	2300      	movs	r3, #0
 8000b78:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b7a:	f7ff ff61 	bl	8000a40 <__NVIC_GetPriorityGrouping>
 8000b7e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b80:	687a      	ldr	r2, [r7, #4]
 8000b82:	68b9      	ldr	r1, [r7, #8]
 8000b84:	6978      	ldr	r0, [r7, #20]
 8000b86:	f7ff ffb1 	bl	8000aec <NVIC_EncodePriority>
 8000b8a:	4602      	mov	r2, r0
 8000b8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b90:	4611      	mov	r1, r2
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff ff80 	bl	8000a98 <__NVIC_SetPriority>
}
 8000b98:	bf00      	nop
 8000b9a:	3718      	adds	r7, #24
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff ff54 	bl	8000a5c <__NVIC_EnableIRQ>
}
 8000bb4:	bf00      	nop
 8000bb6:	3708      	adds	r7, #8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d101      	bne.n	8000bce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	e267      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d075      	beq.n	8000cc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000bda:	4b88      	ldr	r3, [pc, #544]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	f003 030c 	and.w	r3, r3, #12
 8000be2:	2b04      	cmp	r3, #4
 8000be4:	d00c      	beq.n	8000c00 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000be6:	4b85      	ldr	r3, [pc, #532]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000be8:	689b      	ldr	r3, [r3, #8]
 8000bea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000bee:	2b08      	cmp	r3, #8
 8000bf0:	d112      	bne.n	8000c18 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bf2:	4b82      	ldr	r3, [pc, #520]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000bfa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000bfe:	d10b      	bne.n	8000c18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c00:	4b7e      	ldr	r3, [pc, #504]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d05b      	beq.n	8000cc4 <HAL_RCC_OscConfig+0x108>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d157      	bne.n	8000cc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000c14:	2301      	movs	r3, #1
 8000c16:	e242      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c20:	d106      	bne.n	8000c30 <HAL_RCC_OscConfig+0x74>
 8000c22:	4b76      	ldr	r3, [pc, #472]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a75      	ldr	r2, [pc, #468]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c2c:	6013      	str	r3, [r2, #0]
 8000c2e:	e01d      	b.n	8000c6c <HAL_RCC_OscConfig+0xb0>
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c38:	d10c      	bne.n	8000c54 <HAL_RCC_OscConfig+0x98>
 8000c3a:	4b70      	ldr	r3, [pc, #448]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4a6f      	ldr	r2, [pc, #444]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000c40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c44:	6013      	str	r3, [r2, #0]
 8000c46:	4b6d      	ldr	r3, [pc, #436]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a6c      	ldr	r2, [pc, #432]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c50:	6013      	str	r3, [r2, #0]
 8000c52:	e00b      	b.n	8000c6c <HAL_RCC_OscConfig+0xb0>
 8000c54:	4b69      	ldr	r3, [pc, #420]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a68      	ldr	r2, [pc, #416]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000c5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c5e:	6013      	str	r3, [r2, #0]
 8000c60:	4b66      	ldr	r3, [pc, #408]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a65      	ldr	r2, [pc, #404]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000c66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d013      	beq.n	8000c9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c74:	f7ff feb4 	bl	80009e0 <HAL_GetTick>
 8000c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c7a:	e008      	b.n	8000c8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c7c:	f7ff feb0 	bl	80009e0 <HAL_GetTick>
 8000c80:	4602      	mov	r2, r0
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	2b64      	cmp	r3, #100	@ 0x64
 8000c88:	d901      	bls.n	8000c8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	e207      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c8e:	4b5b      	ldr	r3, [pc, #364]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d0f0      	beq.n	8000c7c <HAL_RCC_OscConfig+0xc0>
 8000c9a:	e014      	b.n	8000cc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c9c:	f7ff fea0 	bl	80009e0 <HAL_GetTick>
 8000ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ca2:	e008      	b.n	8000cb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ca4:	f7ff fe9c 	bl	80009e0 <HAL_GetTick>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	2b64      	cmp	r3, #100	@ 0x64
 8000cb0:	d901      	bls.n	8000cb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	e1f3      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cb6:	4b51      	ldr	r3, [pc, #324]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d1f0      	bne.n	8000ca4 <HAL_RCC_OscConfig+0xe8>
 8000cc2:	e000      	b.n	8000cc6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f003 0302 	and.w	r3, r3, #2
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d063      	beq.n	8000d9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000cd2:	4b4a      	ldr	r3, [pc, #296]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000cd4:	689b      	ldr	r3, [r3, #8]
 8000cd6:	f003 030c 	and.w	r3, r3, #12
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d00b      	beq.n	8000cf6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000cde:	4b47      	ldr	r3, [pc, #284]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000ce6:	2b08      	cmp	r3, #8
 8000ce8:	d11c      	bne.n	8000d24 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000cea:	4b44      	ldr	r3, [pc, #272]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d116      	bne.n	8000d24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cf6:	4b41      	ldr	r3, [pc, #260]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f003 0302 	and.w	r3, r3, #2
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d005      	beq.n	8000d0e <HAL_RCC_OscConfig+0x152>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	68db      	ldr	r3, [r3, #12]
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d001      	beq.n	8000d0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e1c7      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d0e:	4b3b      	ldr	r3, [pc, #236]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	691b      	ldr	r3, [r3, #16]
 8000d1a:	00db      	lsls	r3, r3, #3
 8000d1c:	4937      	ldr	r1, [pc, #220]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d22:	e03a      	b.n	8000d9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d020      	beq.n	8000d6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d2c:	4b34      	ldr	r3, [pc, #208]	@ (8000e00 <HAL_RCC_OscConfig+0x244>)
 8000d2e:	2201      	movs	r2, #1
 8000d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d32:	f7ff fe55 	bl	80009e0 <HAL_GetTick>
 8000d36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d38:	e008      	b.n	8000d4c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d3a:	f7ff fe51 	bl	80009e0 <HAL_GetTick>
 8000d3e:	4602      	mov	r2, r0
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	1ad3      	subs	r3, r2, r3
 8000d44:	2b02      	cmp	r3, #2
 8000d46:	d901      	bls.n	8000d4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	e1a8      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f003 0302 	and.w	r3, r3, #2
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d0f0      	beq.n	8000d3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d58:	4b28      	ldr	r3, [pc, #160]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	691b      	ldr	r3, [r3, #16]
 8000d64:	00db      	lsls	r3, r3, #3
 8000d66:	4925      	ldr	r1, [pc, #148]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	600b      	str	r3, [r1, #0]
 8000d6c:	e015      	b.n	8000d9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d6e:	4b24      	ldr	r3, [pc, #144]	@ (8000e00 <HAL_RCC_OscConfig+0x244>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d74:	f7ff fe34 	bl	80009e0 <HAL_GetTick>
 8000d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d7a:	e008      	b.n	8000d8e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d7c:	f7ff fe30 	bl	80009e0 <HAL_GetTick>
 8000d80:	4602      	mov	r2, r0
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	2b02      	cmp	r3, #2
 8000d88:	d901      	bls.n	8000d8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	e187      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f003 0302 	and.w	r3, r3, #2
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d1f0      	bne.n	8000d7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f003 0308 	and.w	r3, r3, #8
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d036      	beq.n	8000e14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	695b      	ldr	r3, [r3, #20]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d016      	beq.n	8000ddc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dae:	4b15      	ldr	r3, [pc, #84]	@ (8000e04 <HAL_RCC_OscConfig+0x248>)
 8000db0:	2201      	movs	r2, #1
 8000db2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000db4:	f7ff fe14 	bl	80009e0 <HAL_GetTick>
 8000db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dba:	e008      	b.n	8000dce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dbc:	f7ff fe10 	bl	80009e0 <HAL_GetTick>
 8000dc0:	4602      	mov	r2, r0
 8000dc2:	693b      	ldr	r3, [r7, #16]
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	d901      	bls.n	8000dce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000dca:	2303      	movs	r3, #3
 8000dcc:	e167      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dce:	4b0b      	ldr	r3, [pc, #44]	@ (8000dfc <HAL_RCC_OscConfig+0x240>)
 8000dd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d0f0      	beq.n	8000dbc <HAL_RCC_OscConfig+0x200>
 8000dda:	e01b      	b.n	8000e14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ddc:	4b09      	ldr	r3, [pc, #36]	@ (8000e04 <HAL_RCC_OscConfig+0x248>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000de2:	f7ff fdfd 	bl	80009e0 <HAL_GetTick>
 8000de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000de8:	e00e      	b.n	8000e08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dea:	f7ff fdf9 	bl	80009e0 <HAL_GetTick>
 8000dee:	4602      	mov	r2, r0
 8000df0:	693b      	ldr	r3, [r7, #16]
 8000df2:	1ad3      	subs	r3, r2, r3
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	d907      	bls.n	8000e08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	e150      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
 8000dfc:	40023800 	.word	0x40023800
 8000e00:	42470000 	.word	0x42470000
 8000e04:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e08:	4b88      	ldr	r3, [pc, #544]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000e0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000e0c:	f003 0302 	and.w	r3, r3, #2
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d1ea      	bne.n	8000dea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f003 0304 	and.w	r3, r3, #4
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	f000 8097 	beq.w	8000f50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e22:	2300      	movs	r3, #0
 8000e24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e26:	4b81      	ldr	r3, [pc, #516]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d10f      	bne.n	8000e52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	4b7d      	ldr	r3, [pc, #500]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e3a:	4a7c      	ldr	r2, [pc, #496]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000e3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e40:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e42:	4b7a      	ldr	r3, [pc, #488]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e52:	4b77      	ldr	r3, [pc, #476]	@ (8001030 <HAL_RCC_OscConfig+0x474>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d118      	bne.n	8000e90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e5e:	4b74      	ldr	r3, [pc, #464]	@ (8001030 <HAL_RCC_OscConfig+0x474>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a73      	ldr	r2, [pc, #460]	@ (8001030 <HAL_RCC_OscConfig+0x474>)
 8000e64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e6a:	f7ff fdb9 	bl	80009e0 <HAL_GetTick>
 8000e6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e70:	e008      	b.n	8000e84 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e72:	f7ff fdb5 	bl	80009e0 <HAL_GetTick>
 8000e76:	4602      	mov	r2, r0
 8000e78:	693b      	ldr	r3, [r7, #16]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	d901      	bls.n	8000e84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000e80:	2303      	movs	r3, #3
 8000e82:	e10c      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e84:	4b6a      	ldr	r3, [pc, #424]	@ (8001030 <HAL_RCC_OscConfig+0x474>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d0f0      	beq.n	8000e72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	689b      	ldr	r3, [r3, #8]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d106      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x2ea>
 8000e98:	4b64      	ldr	r3, [pc, #400]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000e9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e9c:	4a63      	ldr	r2, [pc, #396]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000e9e:	f043 0301 	orr.w	r3, r3, #1
 8000ea2:	6713      	str	r3, [r2, #112]	@ 0x70
 8000ea4:	e01c      	b.n	8000ee0 <HAL_RCC_OscConfig+0x324>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	2b05      	cmp	r3, #5
 8000eac:	d10c      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x30c>
 8000eae:	4b5f      	ldr	r3, [pc, #380]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000eb2:	4a5e      	ldr	r2, [pc, #376]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000eb4:	f043 0304 	orr.w	r3, r3, #4
 8000eb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8000eba:	4b5c      	ldr	r3, [pc, #368]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000ebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000ebe:	4a5b      	ldr	r2, [pc, #364]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	6713      	str	r3, [r2, #112]	@ 0x70
 8000ec6:	e00b      	b.n	8000ee0 <HAL_RCC_OscConfig+0x324>
 8000ec8:	4b58      	ldr	r3, [pc, #352]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000eca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000ecc:	4a57      	ldr	r2, [pc, #348]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000ece:	f023 0301 	bic.w	r3, r3, #1
 8000ed2:	6713      	str	r3, [r2, #112]	@ 0x70
 8000ed4:	4b55      	ldr	r3, [pc, #340]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000ed6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000ed8:	4a54      	ldr	r2, [pc, #336]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000eda:	f023 0304 	bic.w	r3, r3, #4
 8000ede:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d015      	beq.n	8000f14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ee8:	f7ff fd7a 	bl	80009e0 <HAL_GetTick>
 8000eec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000eee:	e00a      	b.n	8000f06 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ef0:	f7ff fd76 	bl	80009e0 <HAL_GetTick>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d901      	bls.n	8000f06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000f02:	2303      	movs	r3, #3
 8000f04:	e0cb      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f06:	4b49      	ldr	r3, [pc, #292]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000f08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f0a:	f003 0302 	and.w	r3, r3, #2
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d0ee      	beq.n	8000ef0 <HAL_RCC_OscConfig+0x334>
 8000f12:	e014      	b.n	8000f3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f14:	f7ff fd64 	bl	80009e0 <HAL_GetTick>
 8000f18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f1a:	e00a      	b.n	8000f32 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f1c:	f7ff fd60 	bl	80009e0 <HAL_GetTick>
 8000f20:	4602      	mov	r2, r0
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	1ad3      	subs	r3, r2, r3
 8000f26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d901      	bls.n	8000f32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	e0b5      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f32:	4b3e      	ldr	r3, [pc, #248]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000f34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f36:	f003 0302 	and.w	r3, r3, #2
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d1ee      	bne.n	8000f1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000f3e:	7dfb      	ldrb	r3, [r7, #23]
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d105      	bne.n	8000f50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f44:	4b39      	ldr	r3, [pc, #228]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f48:	4a38      	ldr	r2, [pc, #224]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000f4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000f4e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	f000 80a1 	beq.w	800109c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000f5a:	4b34      	ldr	r3, [pc, #208]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	f003 030c 	and.w	r3, r3, #12
 8000f62:	2b08      	cmp	r3, #8
 8000f64:	d05c      	beq.n	8001020 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d141      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f6e:	4b31      	ldr	r3, [pc, #196]	@ (8001034 <HAL_RCC_OscConfig+0x478>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f74:	f7ff fd34 	bl	80009e0 <HAL_GetTick>
 8000f78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f7a:	e008      	b.n	8000f8e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f7c:	f7ff fd30 	bl	80009e0 <HAL_GetTick>
 8000f80:	4602      	mov	r2, r0
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	d901      	bls.n	8000f8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	e087      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f8e:	4b27      	ldr	r3, [pc, #156]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d1f0      	bne.n	8000f7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	69da      	ldr	r2, [r3, #28]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6a1b      	ldr	r3, [r3, #32]
 8000fa2:	431a      	orrs	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fa8:	019b      	lsls	r3, r3, #6
 8000faa:	431a      	orrs	r2, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fb0:	085b      	lsrs	r3, r3, #1
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	041b      	lsls	r3, r3, #16
 8000fb6:	431a      	orrs	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fbc:	061b      	lsls	r3, r3, #24
 8000fbe:	491b      	ldr	r1, [pc, #108]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8001034 <HAL_RCC_OscConfig+0x478>)
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fca:	f7ff fd09 	bl	80009e0 <HAL_GetTick>
 8000fce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fd0:	e008      	b.n	8000fe4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fd2:	f7ff fd05 	bl	80009e0 <HAL_GetTick>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	d901      	bls.n	8000fe4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	e05c      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fe4:	4b11      	ldr	r3, [pc, #68]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d0f0      	beq.n	8000fd2 <HAL_RCC_OscConfig+0x416>
 8000ff0:	e054      	b.n	800109c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ff2:	4b10      	ldr	r3, [pc, #64]	@ (8001034 <HAL_RCC_OscConfig+0x478>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ff8:	f7ff fcf2 	bl	80009e0 <HAL_GetTick>
 8000ffc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ffe:	e008      	b.n	8001012 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001000:	f7ff fcee 	bl	80009e0 <HAL_GetTick>
 8001004:	4602      	mov	r2, r0
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	2b02      	cmp	r3, #2
 800100c:	d901      	bls.n	8001012 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800100e:	2303      	movs	r3, #3
 8001010:	e045      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001012:	4b06      	ldr	r3, [pc, #24]	@ (800102c <HAL_RCC_OscConfig+0x470>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d1f0      	bne.n	8001000 <HAL_RCC_OscConfig+0x444>
 800101e:	e03d      	b.n	800109c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	699b      	ldr	r3, [r3, #24]
 8001024:	2b01      	cmp	r3, #1
 8001026:	d107      	bne.n	8001038 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001028:	2301      	movs	r3, #1
 800102a:	e038      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
 800102c:	40023800 	.word	0x40023800
 8001030:	40007000 	.word	0x40007000
 8001034:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001038:	4b1b      	ldr	r3, [pc, #108]	@ (80010a8 <HAL_RCC_OscConfig+0x4ec>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	699b      	ldr	r3, [r3, #24]
 8001042:	2b01      	cmp	r3, #1
 8001044:	d028      	beq.n	8001098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001050:	429a      	cmp	r2, r3
 8001052:	d121      	bne.n	8001098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800105e:	429a      	cmp	r2, r3
 8001060:	d11a      	bne.n	8001098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001062:	68fa      	ldr	r2, [r7, #12]
 8001064:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001068:	4013      	ands	r3, r2
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800106e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001070:	4293      	cmp	r3, r2
 8001072:	d111      	bne.n	8001098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800107e:	085b      	lsrs	r3, r3, #1
 8001080:	3b01      	subs	r3, #1
 8001082:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001084:	429a      	cmp	r2, r3
 8001086:	d107      	bne.n	8001098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001092:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001094:	429a      	cmp	r2, r3
 8001096:	d001      	beq.n	800109c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	e000      	b.n	800109e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800109c:	2300      	movs	r3, #0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3718      	adds	r7, #24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40023800 	.word	0x40023800

080010ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d101      	bne.n	80010c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e0cc      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010c0:	4b68      	ldr	r3, [pc, #416]	@ (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f003 0307 	and.w	r3, r3, #7
 80010c8:	683a      	ldr	r2, [r7, #0]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d90c      	bls.n	80010e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010ce:	4b65      	ldr	r3, [pc, #404]	@ (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80010d0:	683a      	ldr	r2, [r7, #0]
 80010d2:	b2d2      	uxtb	r2, r2
 80010d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010d6:	4b63      	ldr	r3, [pc, #396]	@ (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0307 	and.w	r3, r3, #7
 80010de:	683a      	ldr	r2, [r7, #0]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d001      	beq.n	80010e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e0b8      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 0302 	and.w	r3, r3, #2
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d020      	beq.n	8001136 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 0304 	and.w	r3, r3, #4
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d005      	beq.n	800110c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001100:	4b59      	ldr	r3, [pc, #356]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	4a58      	ldr	r2, [pc, #352]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001106:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800110a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 0308 	and.w	r3, r3, #8
 8001114:	2b00      	cmp	r3, #0
 8001116:	d005      	beq.n	8001124 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001118:	4b53      	ldr	r3, [pc, #332]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	4a52      	ldr	r2, [pc, #328]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800111e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001122:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001124:	4b50      	ldr	r3, [pc, #320]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	494d      	ldr	r1, [pc, #308]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001132:	4313      	orrs	r3, r2
 8001134:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	2b00      	cmp	r3, #0
 8001140:	d044      	beq.n	80011cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d107      	bne.n	800115a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800114a:	4b47      	ldr	r3, [pc, #284]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d119      	bne.n	800118a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001156:	2301      	movs	r3, #1
 8001158:	e07f      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b02      	cmp	r3, #2
 8001160:	d003      	beq.n	800116a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001166:	2b03      	cmp	r3, #3
 8001168:	d107      	bne.n	800117a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800116a:	4b3f      	ldr	r3, [pc, #252]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d109      	bne.n	800118a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e06f      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800117a:	4b3b      	ldr	r3, [pc, #236]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d101      	bne.n	800118a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e067      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800118a:	4b37      	ldr	r3, [pc, #220]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f023 0203 	bic.w	r2, r3, #3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	4934      	ldr	r1, [pc, #208]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001198:	4313      	orrs	r3, r2
 800119a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800119c:	f7ff fc20 	bl	80009e0 <HAL_GetTick>
 80011a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011a2:	e00a      	b.n	80011ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011a4:	f7ff fc1c 	bl	80009e0 <HAL_GetTick>
 80011a8:	4602      	mov	r2, r0
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d901      	bls.n	80011ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e04f      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ba:	4b2b      	ldr	r3, [pc, #172]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	f003 020c 	and.w	r2, r3, #12
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d1eb      	bne.n	80011a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011cc:	4b25      	ldr	r3, [pc, #148]	@ (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 0307 	and.w	r3, r3, #7
 80011d4:	683a      	ldr	r2, [r7, #0]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d20c      	bcs.n	80011f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011da:	4b22      	ldr	r3, [pc, #136]	@ (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80011dc:	683a      	ldr	r2, [r7, #0]
 80011de:	b2d2      	uxtb	r2, r2
 80011e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011e2:	4b20      	ldr	r3, [pc, #128]	@ (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0307 	and.w	r3, r3, #7
 80011ea:	683a      	ldr	r2, [r7, #0]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d001      	beq.n	80011f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e032      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 0304 	and.w	r3, r3, #4
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d008      	beq.n	8001212 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001200:	4b19      	ldr	r3, [pc, #100]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	4916      	ldr	r1, [pc, #88]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800120e:	4313      	orrs	r3, r2
 8001210:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0308 	and.w	r3, r3, #8
 800121a:	2b00      	cmp	r3, #0
 800121c:	d009      	beq.n	8001232 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800121e:	4b12      	ldr	r3, [pc, #72]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	691b      	ldr	r3, [r3, #16]
 800122a:	00db      	lsls	r3, r3, #3
 800122c:	490e      	ldr	r1, [pc, #56]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800122e:	4313      	orrs	r3, r2
 8001230:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001232:	f000 f82d 	bl	8001290 <HAL_RCC_GetSysClockFreq>
 8001236:	4602      	mov	r2, r0
 8001238:	4b0b      	ldr	r3, [pc, #44]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	091b      	lsrs	r3, r3, #4
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	490a      	ldr	r1, [pc, #40]	@ (800126c <HAL_RCC_ClockConfig+0x1c0>)
 8001244:	5ccb      	ldrb	r3, [r1, r3]
 8001246:	fa22 f303 	lsr.w	r3, r2, r3
 800124a:	4a09      	ldr	r2, [pc, #36]	@ (8001270 <HAL_RCC_ClockConfig+0x1c4>)
 800124c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800124e:	4b09      	ldr	r3, [pc, #36]	@ (8001274 <HAL_RCC_ClockConfig+0x1c8>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff faae 	bl	80007b4 <HAL_InitTick>

  return HAL_OK;
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40023c00 	.word	0x40023c00
 8001268:	40023800 	.word	0x40023800
 800126c:	080048f0 	.word	0x080048f0
 8001270:	20000000 	.word	0x20000000
 8001274:	20000004 	.word	0x20000004

08001278 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800127c:	4b03      	ldr	r3, [pc, #12]	@ (800128c <HAL_RCC_EnableCSS+0x14>)
 800127e:	2201      	movs	r2, #1
 8001280:	601a      	str	r2, [r3, #0]
}
 8001282:	bf00      	nop
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	4247004c 	.word	0x4247004c

08001290 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001294:	b094      	sub	sp, #80	@ 0x50
 8001296:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001298:	2300      	movs	r3, #0
 800129a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800129c:	2300      	movs	r3, #0
 800129e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80012a0:	2300      	movs	r3, #0
 80012a2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80012a4:	2300      	movs	r3, #0
 80012a6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80012a8:	4b79      	ldr	r3, [pc, #484]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x200>)
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	f003 030c 	and.w	r3, r3, #12
 80012b0:	2b08      	cmp	r3, #8
 80012b2:	d00d      	beq.n	80012d0 <HAL_RCC_GetSysClockFreq+0x40>
 80012b4:	2b08      	cmp	r3, #8
 80012b6:	f200 80e1 	bhi.w	800147c <HAL_RCC_GetSysClockFreq+0x1ec>
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d002      	beq.n	80012c4 <HAL_RCC_GetSysClockFreq+0x34>
 80012be:	2b04      	cmp	r3, #4
 80012c0:	d003      	beq.n	80012ca <HAL_RCC_GetSysClockFreq+0x3a>
 80012c2:	e0db      	b.n	800147c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80012c4:	4b73      	ldr	r3, [pc, #460]	@ (8001494 <HAL_RCC_GetSysClockFreq+0x204>)
 80012c6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80012c8:	e0db      	b.n	8001482 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80012ca:	4b73      	ldr	r3, [pc, #460]	@ (8001498 <HAL_RCC_GetSysClockFreq+0x208>)
 80012cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80012ce:	e0d8      	b.n	8001482 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80012d0:	4b6f      	ldr	r3, [pc, #444]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x200>)
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80012d8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80012da:	4b6d      	ldr	r3, [pc, #436]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x200>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d063      	beq.n	80013ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012e6:	4b6a      	ldr	r3, [pc, #424]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x200>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	099b      	lsrs	r3, r3, #6
 80012ec:	2200      	movs	r2, #0
 80012ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80012f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80012f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80012f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80012f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80012fa:	2300      	movs	r3, #0
 80012fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80012fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001302:	4622      	mov	r2, r4
 8001304:	462b      	mov	r3, r5
 8001306:	f04f 0000 	mov.w	r0, #0
 800130a:	f04f 0100 	mov.w	r1, #0
 800130e:	0159      	lsls	r1, r3, #5
 8001310:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001314:	0150      	lsls	r0, r2, #5
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4621      	mov	r1, r4
 800131c:	1a51      	subs	r1, r2, r1
 800131e:	6139      	str	r1, [r7, #16]
 8001320:	4629      	mov	r1, r5
 8001322:	eb63 0301 	sbc.w	r3, r3, r1
 8001326:	617b      	str	r3, [r7, #20]
 8001328:	f04f 0200 	mov.w	r2, #0
 800132c:	f04f 0300 	mov.w	r3, #0
 8001330:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001334:	4659      	mov	r1, fp
 8001336:	018b      	lsls	r3, r1, #6
 8001338:	4651      	mov	r1, sl
 800133a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800133e:	4651      	mov	r1, sl
 8001340:	018a      	lsls	r2, r1, #6
 8001342:	4651      	mov	r1, sl
 8001344:	ebb2 0801 	subs.w	r8, r2, r1
 8001348:	4659      	mov	r1, fp
 800134a:	eb63 0901 	sbc.w	r9, r3, r1
 800134e:	f04f 0200 	mov.w	r2, #0
 8001352:	f04f 0300 	mov.w	r3, #0
 8001356:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800135a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800135e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001362:	4690      	mov	r8, r2
 8001364:	4699      	mov	r9, r3
 8001366:	4623      	mov	r3, r4
 8001368:	eb18 0303 	adds.w	r3, r8, r3
 800136c:	60bb      	str	r3, [r7, #8]
 800136e:	462b      	mov	r3, r5
 8001370:	eb49 0303 	adc.w	r3, r9, r3
 8001374:	60fb      	str	r3, [r7, #12]
 8001376:	f04f 0200 	mov.w	r2, #0
 800137a:	f04f 0300 	mov.w	r3, #0
 800137e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001382:	4629      	mov	r1, r5
 8001384:	024b      	lsls	r3, r1, #9
 8001386:	4621      	mov	r1, r4
 8001388:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800138c:	4621      	mov	r1, r4
 800138e:	024a      	lsls	r2, r1, #9
 8001390:	4610      	mov	r0, r2
 8001392:	4619      	mov	r1, r3
 8001394:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001396:	2200      	movs	r2, #0
 8001398:	62bb      	str	r3, [r7, #40]	@ 0x28
 800139a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800139c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80013a0:	f7fe ff16 	bl	80001d0 <__aeabi_uldivmod>
 80013a4:	4602      	mov	r2, r0
 80013a6:	460b      	mov	r3, r1
 80013a8:	4613      	mov	r3, r2
 80013aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80013ac:	e058      	b.n	8001460 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013ae:	4b38      	ldr	r3, [pc, #224]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x200>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	099b      	lsrs	r3, r3, #6
 80013b4:	2200      	movs	r2, #0
 80013b6:	4618      	mov	r0, r3
 80013b8:	4611      	mov	r1, r2
 80013ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80013be:	623b      	str	r3, [r7, #32]
 80013c0:	2300      	movs	r3, #0
 80013c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80013c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80013c8:	4642      	mov	r2, r8
 80013ca:	464b      	mov	r3, r9
 80013cc:	f04f 0000 	mov.w	r0, #0
 80013d0:	f04f 0100 	mov.w	r1, #0
 80013d4:	0159      	lsls	r1, r3, #5
 80013d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80013da:	0150      	lsls	r0, r2, #5
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	4641      	mov	r1, r8
 80013e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80013e6:	4649      	mov	r1, r9
 80013e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80013ec:	f04f 0200 	mov.w	r2, #0
 80013f0:	f04f 0300 	mov.w	r3, #0
 80013f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80013f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80013fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001400:	ebb2 040a 	subs.w	r4, r2, sl
 8001404:	eb63 050b 	sbc.w	r5, r3, fp
 8001408:	f04f 0200 	mov.w	r2, #0
 800140c:	f04f 0300 	mov.w	r3, #0
 8001410:	00eb      	lsls	r3, r5, #3
 8001412:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001416:	00e2      	lsls	r2, r4, #3
 8001418:	4614      	mov	r4, r2
 800141a:	461d      	mov	r5, r3
 800141c:	4643      	mov	r3, r8
 800141e:	18e3      	adds	r3, r4, r3
 8001420:	603b      	str	r3, [r7, #0]
 8001422:	464b      	mov	r3, r9
 8001424:	eb45 0303 	adc.w	r3, r5, r3
 8001428:	607b      	str	r3, [r7, #4]
 800142a:	f04f 0200 	mov.w	r2, #0
 800142e:	f04f 0300 	mov.w	r3, #0
 8001432:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001436:	4629      	mov	r1, r5
 8001438:	028b      	lsls	r3, r1, #10
 800143a:	4621      	mov	r1, r4
 800143c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001440:	4621      	mov	r1, r4
 8001442:	028a      	lsls	r2, r1, #10
 8001444:	4610      	mov	r0, r2
 8001446:	4619      	mov	r1, r3
 8001448:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800144a:	2200      	movs	r2, #0
 800144c:	61bb      	str	r3, [r7, #24]
 800144e:	61fa      	str	r2, [r7, #28]
 8001450:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001454:	f7fe febc 	bl	80001d0 <__aeabi_uldivmod>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
 800145c:	4613      	mov	r3, r2
 800145e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001460:	4b0b      	ldr	r3, [pc, #44]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x200>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	0c1b      	lsrs	r3, r3, #16
 8001466:	f003 0303 	and.w	r3, r3, #3
 800146a:	3301      	adds	r3, #1
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001470:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001472:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001474:	fbb2 f3f3 	udiv	r3, r2, r3
 8001478:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800147a:	e002      	b.n	8001482 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800147c:	4b05      	ldr	r3, [pc, #20]	@ (8001494 <HAL_RCC_GetSysClockFreq+0x204>)
 800147e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001480:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001482:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001484:	4618      	mov	r0, r3
 8001486:	3750      	adds	r7, #80	@ 0x50
 8001488:	46bd      	mov	sp, r7
 800148a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800148e:	bf00      	nop
 8001490:	40023800 	.word	0x40023800
 8001494:	00f42400 	.word	0x00f42400
 8001498:	007a1200 	.word	0x007a1200

0800149c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014a0:	4b03      	ldr	r3, [pc, #12]	@ (80014b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80014a2:	681b      	ldr	r3, [r3, #0]
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	20000000 	.word	0x20000000

080014b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014b8:	f7ff fff0 	bl	800149c <HAL_RCC_GetHCLKFreq>
 80014bc:	4602      	mov	r2, r0
 80014be:	4b05      	ldr	r3, [pc, #20]	@ (80014d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	0a9b      	lsrs	r3, r3, #10
 80014c4:	f003 0307 	and.w	r3, r3, #7
 80014c8:	4903      	ldr	r1, [pc, #12]	@ (80014d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014ca:	5ccb      	ldrb	r3, [r1, r3]
 80014cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40023800 	.word	0x40023800
 80014d8:	08004900 	.word	0x08004900

080014dc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	220f      	movs	r2, #15
 80014ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80014ec:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <HAL_RCC_GetClockConfig+0x5c>)
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	f003 0203 	and.w	r2, r3, #3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80014f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <HAL_RCC_GetClockConfig+0x5c>)
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001504:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <HAL_RCC_GetClockConfig+0x5c>)
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001510:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <HAL_RCC_GetClockConfig+0x5c>)
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	08db      	lsrs	r3, r3, #3
 8001516:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800151e:	4b07      	ldr	r3, [pc, #28]	@ (800153c <HAL_RCC_GetClockConfig+0x60>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0207 	and.w	r2, r3, #7
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	601a      	str	r2, [r3, #0]
}
 800152a:	bf00      	nop
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	40023800 	.word	0x40023800
 800153c:	40023c00 	.word	0x40023c00

08001540 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8001544:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <HAL_RCC_NMI_IRQHandler+0x20>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800154c:	2b80      	cmp	r3, #128	@ 0x80
 800154e:	d104      	bne.n	800155a <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8001550:	f000 f80a 	bl	8001568 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8001554:	4b03      	ldr	r3, [pc, #12]	@ (8001564 <HAL_RCC_NMI_IRQHandler+0x24>)
 8001556:	2280      	movs	r2, #128	@ 0x80
 8001558:	701a      	strb	r2, [r3, #0]
  }
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40023800 	.word	0x40023800
 8001564:	4002380e 	.word	0x4002380e

08001568 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b082      	sub	sp, #8
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d101      	bne.n	8001588 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e041      	b.n	800160c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800158e:	b2db      	uxtb	r3, r3
 8001590:	2b00      	cmp	r3, #0
 8001592:	d106      	bne.n	80015a2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2200      	movs	r2, #0
 8001598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f000 f839 	bl	8001614 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2202      	movs	r2, #2
 80015a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	3304      	adds	r3, #4
 80015b2:	4619      	mov	r1, r3
 80015b4:	4610      	mov	r0, r2
 80015b6:	f000 f9bf 	bl	8001938 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2201      	movs	r2, #1
 80015be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2201      	movs	r2, #1
 80015c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2201      	movs	r2, #1
 80015ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2201      	movs	r2, #1
 80015d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2201      	movs	r2, #1
 80015de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2201      	movs	r2, #1
 80015e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2201      	movs	r2, #1
 80015ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2201      	movs	r2, #1
 80015f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2201      	movs	r2, #1
 80015fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2201      	movs	r2, #1
 8001606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800160a:	2300      	movs	r3, #0
}
 800160c:	4618      	mov	r0, r3
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}

08001614 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001636:	b2db      	uxtb	r3, r3
 8001638:	2b01      	cmp	r3, #1
 800163a:	d001      	beq.n	8001640 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e04e      	b.n	80016de <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2202      	movs	r2, #2
 8001644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68da      	ldr	r2, [r3, #12]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f042 0201 	orr.w	r2, r2, #1
 8001656:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a23      	ldr	r2, [pc, #140]	@ (80016ec <HAL_TIM_Base_Start_IT+0xc4>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d022      	beq.n	80016a8 <HAL_TIM_Base_Start_IT+0x80>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800166a:	d01d      	beq.n	80016a8 <HAL_TIM_Base_Start_IT+0x80>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a1f      	ldr	r2, [pc, #124]	@ (80016f0 <HAL_TIM_Base_Start_IT+0xc8>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d018      	beq.n	80016a8 <HAL_TIM_Base_Start_IT+0x80>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a1e      	ldr	r2, [pc, #120]	@ (80016f4 <HAL_TIM_Base_Start_IT+0xcc>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d013      	beq.n	80016a8 <HAL_TIM_Base_Start_IT+0x80>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a1c      	ldr	r2, [pc, #112]	@ (80016f8 <HAL_TIM_Base_Start_IT+0xd0>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d00e      	beq.n	80016a8 <HAL_TIM_Base_Start_IT+0x80>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a1b      	ldr	r2, [pc, #108]	@ (80016fc <HAL_TIM_Base_Start_IT+0xd4>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d009      	beq.n	80016a8 <HAL_TIM_Base_Start_IT+0x80>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a19      	ldr	r2, [pc, #100]	@ (8001700 <HAL_TIM_Base_Start_IT+0xd8>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d004      	beq.n	80016a8 <HAL_TIM_Base_Start_IT+0x80>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a18      	ldr	r2, [pc, #96]	@ (8001704 <HAL_TIM_Base_Start_IT+0xdc>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d111      	bne.n	80016cc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	f003 0307 	and.w	r3, r3, #7
 80016b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	2b06      	cmp	r3, #6
 80016b8:	d010      	beq.n	80016dc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f042 0201 	orr.w	r2, r2, #1
 80016c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016ca:	e007      	b.n	80016dc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f042 0201 	orr.w	r2, r2, #1
 80016da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	40010000 	.word	0x40010000
 80016f0:	40000400 	.word	0x40000400
 80016f4:	40000800 	.word	0x40000800
 80016f8:	40000c00 	.word	0x40000c00
 80016fc:	40010400 	.word	0x40010400
 8001700:	40014000 	.word	0x40014000
 8001704:	40001800 	.word	0x40001800

08001708 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	691b      	ldr	r3, [r3, #16]
 800171e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	f003 0302 	and.w	r3, r3, #2
 8001726:	2b00      	cmp	r3, #0
 8001728:	d020      	beq.n	800176c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	f003 0302 	and.w	r3, r3, #2
 8001730:	2b00      	cmp	r3, #0
 8001732:	d01b      	beq.n	800176c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f06f 0202 	mvn.w	r2, #2
 800173c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2201      	movs	r2, #1
 8001742:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	699b      	ldr	r3, [r3, #24]
 800174a:	f003 0303 	and.w	r3, r3, #3
 800174e:	2b00      	cmp	r3, #0
 8001750:	d003      	beq.n	800175a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f000 f8d2 	bl	80018fc <HAL_TIM_IC_CaptureCallback>
 8001758:	e005      	b.n	8001766 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f000 f8c4 	bl	80018e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f000 f8d5 	bl	8001910 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	f003 0304 	and.w	r3, r3, #4
 8001772:	2b00      	cmp	r3, #0
 8001774:	d020      	beq.n	80017b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	2b00      	cmp	r3, #0
 800177e:	d01b      	beq.n	80017b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f06f 0204 	mvn.w	r2, #4
 8001788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2202      	movs	r2, #2
 800178e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	699b      	ldr	r3, [r3, #24]
 8001796:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800179a:	2b00      	cmp	r3, #0
 800179c:	d003      	beq.n	80017a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f000 f8ac 	bl	80018fc <HAL_TIM_IC_CaptureCallback>
 80017a4:	e005      	b.n	80017b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f000 f89e 	bl	80018e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f000 f8af 	bl	8001910 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	f003 0308 	and.w	r3, r3, #8
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d020      	beq.n	8001804 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	f003 0308 	and.w	r3, r3, #8
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d01b      	beq.n	8001804 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f06f 0208 	mvn.w	r2, #8
 80017d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2204      	movs	r2, #4
 80017da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	69db      	ldr	r3, [r3, #28]
 80017e2:	f003 0303 	and.w	r3, r3, #3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d003      	beq.n	80017f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f000 f886 	bl	80018fc <HAL_TIM_IC_CaptureCallback>
 80017f0:	e005      	b.n	80017fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f000 f878 	bl	80018e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f000 f889 	bl	8001910 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	f003 0310 	and.w	r3, r3, #16
 800180a:	2b00      	cmp	r3, #0
 800180c:	d020      	beq.n	8001850 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	f003 0310 	and.w	r3, r3, #16
 8001814:	2b00      	cmp	r3, #0
 8001816:	d01b      	beq.n	8001850 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f06f 0210 	mvn.w	r2, #16
 8001820:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2208      	movs	r2, #8
 8001826:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001832:	2b00      	cmp	r3, #0
 8001834:	d003      	beq.n	800183e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001836:	6878      	ldr	r0, [r7, #4]
 8001838:	f000 f860 	bl	80018fc <HAL_TIM_IC_CaptureCallback>
 800183c:	e005      	b.n	800184a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f000 f852 	bl	80018e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f000 f863 	bl	8001910 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2200      	movs	r2, #0
 800184e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	2b00      	cmp	r3, #0
 8001858:	d00c      	beq.n	8001874 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	f003 0301 	and.w	r3, r3, #1
 8001860:	2b00      	cmp	r3, #0
 8001862:	d007      	beq.n	8001874 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f06f 0201 	mvn.w	r2, #1
 800186c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f7fe ff5e 	bl	8000730 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800187a:	2b00      	cmp	r3, #0
 800187c:	d00c      	beq.n	8001898 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001884:	2b00      	cmp	r3, #0
 8001886:	d007      	beq.n	8001898 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001890:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f000 f900 	bl	8001a98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d00c      	beq.n	80018bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d007      	beq.n	80018bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80018b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f000 f834 	bl	8001924 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	f003 0320 	and.w	r3, r3, #32
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d00c      	beq.n	80018e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	f003 0320 	and.w	r3, r3, #32
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d007      	beq.n	80018e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f06f 0220 	mvn.w	r2, #32
 80018d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f000 f8d2 	bl	8001a84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80018e0:	bf00      	nop
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001904:	bf00      	nop
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr

08001910 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001918:	bf00      	nop
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a43      	ldr	r2, [pc, #268]	@ (8001a58 <TIM_Base_SetConfig+0x120>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d013      	beq.n	8001978 <TIM_Base_SetConfig+0x40>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001956:	d00f      	beq.n	8001978 <TIM_Base_SetConfig+0x40>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a40      	ldr	r2, [pc, #256]	@ (8001a5c <TIM_Base_SetConfig+0x124>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d00b      	beq.n	8001978 <TIM_Base_SetConfig+0x40>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a3f      	ldr	r2, [pc, #252]	@ (8001a60 <TIM_Base_SetConfig+0x128>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d007      	beq.n	8001978 <TIM_Base_SetConfig+0x40>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a3e      	ldr	r2, [pc, #248]	@ (8001a64 <TIM_Base_SetConfig+0x12c>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d003      	beq.n	8001978 <TIM_Base_SetConfig+0x40>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4a3d      	ldr	r2, [pc, #244]	@ (8001a68 <TIM_Base_SetConfig+0x130>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d108      	bne.n	800198a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800197e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	68fa      	ldr	r2, [r7, #12]
 8001986:	4313      	orrs	r3, r2
 8001988:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a32      	ldr	r2, [pc, #200]	@ (8001a58 <TIM_Base_SetConfig+0x120>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d02b      	beq.n	80019ea <TIM_Base_SetConfig+0xb2>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001998:	d027      	beq.n	80019ea <TIM_Base_SetConfig+0xb2>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a2f      	ldr	r2, [pc, #188]	@ (8001a5c <TIM_Base_SetConfig+0x124>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d023      	beq.n	80019ea <TIM_Base_SetConfig+0xb2>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a2e      	ldr	r2, [pc, #184]	@ (8001a60 <TIM_Base_SetConfig+0x128>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d01f      	beq.n	80019ea <TIM_Base_SetConfig+0xb2>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a2d      	ldr	r2, [pc, #180]	@ (8001a64 <TIM_Base_SetConfig+0x12c>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d01b      	beq.n	80019ea <TIM_Base_SetConfig+0xb2>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a2c      	ldr	r2, [pc, #176]	@ (8001a68 <TIM_Base_SetConfig+0x130>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d017      	beq.n	80019ea <TIM_Base_SetConfig+0xb2>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4a2b      	ldr	r2, [pc, #172]	@ (8001a6c <TIM_Base_SetConfig+0x134>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d013      	beq.n	80019ea <TIM_Base_SetConfig+0xb2>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a2a      	ldr	r2, [pc, #168]	@ (8001a70 <TIM_Base_SetConfig+0x138>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d00f      	beq.n	80019ea <TIM_Base_SetConfig+0xb2>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a29      	ldr	r2, [pc, #164]	@ (8001a74 <TIM_Base_SetConfig+0x13c>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d00b      	beq.n	80019ea <TIM_Base_SetConfig+0xb2>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a28      	ldr	r2, [pc, #160]	@ (8001a78 <TIM_Base_SetConfig+0x140>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d007      	beq.n	80019ea <TIM_Base_SetConfig+0xb2>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a27      	ldr	r2, [pc, #156]	@ (8001a7c <TIM_Base_SetConfig+0x144>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d003      	beq.n	80019ea <TIM_Base_SetConfig+0xb2>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a26      	ldr	r2, [pc, #152]	@ (8001a80 <TIM_Base_SetConfig+0x148>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d108      	bne.n	80019fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80019f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	68db      	ldr	r3, [r3, #12]
 80019f6:	68fa      	ldr	r2, [r7, #12]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	689a      	ldr	r2, [r3, #8]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4a0e      	ldr	r2, [pc, #56]	@ (8001a58 <TIM_Base_SetConfig+0x120>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d003      	beq.n	8001a2a <TIM_Base_SetConfig+0xf2>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4a10      	ldr	r2, [pc, #64]	@ (8001a68 <TIM_Base_SetConfig+0x130>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d103      	bne.n	8001a32 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	691a      	ldr	r2, [r3, #16]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f043 0204 	orr.w	r2, r3, #4
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2201      	movs	r2, #1
 8001a42:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	68fa      	ldr	r2, [r7, #12]
 8001a48:	601a      	str	r2, [r3, #0]
}
 8001a4a:	bf00      	nop
 8001a4c:	3714      	adds	r7, #20
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	40010000 	.word	0x40010000
 8001a5c:	40000400 	.word	0x40000400
 8001a60:	40000800 	.word	0x40000800
 8001a64:	40000c00 	.word	0x40000c00
 8001a68:	40010400 	.word	0x40010400
 8001a6c:	40014000 	.word	0x40014000
 8001a70:	40014400 	.word	0x40014400
 8001a74:	40014800 	.word	0x40014800
 8001a78:	40001800 	.word	0x40001800
 8001a7c:	40001c00 	.word	0x40001c00
 8001a80:	40002000 	.word	0x40002000

08001a84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001aa0:	bf00      	nop
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <__NVIC_SetPriority>:
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	6039      	str	r1, [r7, #0]
 8001ab6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	db0a      	blt.n	8001ad6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	b2da      	uxtb	r2, r3
 8001ac4:	490c      	ldr	r1, [pc, #48]	@ (8001af8 <__NVIC_SetPriority+0x4c>)
 8001ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aca:	0112      	lsls	r2, r2, #4
 8001acc:	b2d2      	uxtb	r2, r2
 8001ace:	440b      	add	r3, r1
 8001ad0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001ad4:	e00a      	b.n	8001aec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	b2da      	uxtb	r2, r3
 8001ada:	4908      	ldr	r1, [pc, #32]	@ (8001afc <__NVIC_SetPriority+0x50>)
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	f003 030f 	and.w	r3, r3, #15
 8001ae2:	3b04      	subs	r3, #4
 8001ae4:	0112      	lsls	r2, r2, #4
 8001ae6:	b2d2      	uxtb	r2, r2
 8001ae8:	440b      	add	r3, r1
 8001aea:	761a      	strb	r2, [r3, #24]
}
 8001aec:	bf00      	nop
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr
 8001af8:	e000e100 	.word	0xe000e100
 8001afc:	e000ed00 	.word	0xe000ed00

08001b00 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8001b04:	4b05      	ldr	r3, [pc, #20]	@ (8001b1c <SysTick_Handler+0x1c>)
 8001b06:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8001b08:	f001 fd46 	bl	8003598 <xTaskGetSchedulerState>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d001      	beq.n	8001b16 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8001b12:	f002 fb41 	bl	8004198 <xPortSysTickHandler>
  }
}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	e000e010 	.word	0xe000e010

08001b20 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8001b24:	2100      	movs	r1, #0
 8001b26:	f06f 0004 	mvn.w	r0, #4
 8001b2a:	f7ff ffbf 	bl	8001aac <__NVIC_SetPriority>
#endif
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001b3a:	f3ef 8305 	mrs	r3, IPSR
 8001b3e:	603b      	str	r3, [r7, #0]
  return(result);
 8001b40:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d003      	beq.n	8001b4e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8001b46:	f06f 0305 	mvn.w	r3, #5
 8001b4a:	607b      	str	r3, [r7, #4]
 8001b4c:	e00c      	b.n	8001b68 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b78 <osKernelInitialize+0x44>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d105      	bne.n	8001b62 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001b56:	4b08      	ldr	r3, [pc, #32]	@ (8001b78 <osKernelInitialize+0x44>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	607b      	str	r3, [r7, #4]
 8001b60:	e002      	b.n	8001b68 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001b62:	f04f 33ff 	mov.w	r3, #4294967295
 8001b66:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001b68:	687b      	ldr	r3, [r7, #4]
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	200000d4 	.word	0x200000d4

08001b7c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001b82:	f3ef 8305 	mrs	r3, IPSR
 8001b86:	603b      	str	r3, [r7, #0]
  return(result);
 8001b88:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d003      	beq.n	8001b96 <osKernelStart+0x1a>
    stat = osErrorISR;
 8001b8e:	f06f 0305 	mvn.w	r3, #5
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	e010      	b.n	8001bb8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001b96:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc4 <osKernelStart+0x48>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d109      	bne.n	8001bb2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001b9e:	f7ff ffbf 	bl	8001b20 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001ba2:	4b08      	ldr	r3, [pc, #32]	@ (8001bc4 <osKernelStart+0x48>)
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001ba8:	f001 f892 	bl	8002cd0 <vTaskStartScheduler>
      stat = osOK;
 8001bac:	2300      	movs	r3, #0
 8001bae:	607b      	str	r3, [r7, #4]
 8001bb0:	e002      	b.n	8001bb8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001bb8:	687b      	ldr	r3, [r7, #4]
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	200000d4 	.word	0x200000d4

08001bc8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08e      	sub	sp, #56	@ 0x38
 8001bcc:	af04      	add	r7, sp, #16
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001bd8:	f3ef 8305 	mrs	r3, IPSR
 8001bdc:	617b      	str	r3, [r7, #20]
  return(result);
 8001bde:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d17e      	bne.n	8001ce2 <osThreadNew+0x11a>
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d07b      	beq.n	8001ce2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8001bea:	2380      	movs	r3, #128	@ 0x80
 8001bec:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8001bee:	2318      	movs	r3, #24
 8001bf0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8001bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d045      	beq.n	8001c8e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d002      	beq.n	8001c10 <osThreadNew+0x48>
        name = attr->name;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d002      	beq.n	8001c1e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d008      	beq.n	8001c36 <osThreadNew+0x6e>
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	2b38      	cmp	r3, #56	@ 0x38
 8001c28:	d805      	bhi.n	8001c36 <osThreadNew+0x6e>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <osThreadNew+0x72>
        return (NULL);
 8001c36:	2300      	movs	r3, #0
 8001c38:	e054      	b.n	8001ce4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	695b      	ldr	r3, [r3, #20]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d003      	beq.n	8001c4a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	089b      	lsrs	r3, r3, #2
 8001c48:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d00e      	beq.n	8001c70 <osThreadNew+0xa8>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	2ba7      	cmp	r3, #167	@ 0xa7
 8001c58:	d90a      	bls.n	8001c70 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d006      	beq.n	8001c70 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d002      	beq.n	8001c70 <osThreadNew+0xa8>
        mem = 1;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	61bb      	str	r3, [r7, #24]
 8001c6e:	e010      	b.n	8001c92 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d10c      	bne.n	8001c92 <osThreadNew+0xca>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	68db      	ldr	r3, [r3, #12]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d108      	bne.n	8001c92 <osThreadNew+0xca>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	691b      	ldr	r3, [r3, #16]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d104      	bne.n	8001c92 <osThreadNew+0xca>
          mem = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	61bb      	str	r3, [r7, #24]
 8001c8c:	e001      	b.n	8001c92 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d110      	bne.n	8001cba <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001ca0:	9202      	str	r2, [sp, #8]
 8001ca2:	9301      	str	r3, [sp, #4]
 8001ca4:	69fb      	ldr	r3, [r7, #28]
 8001ca6:	9300      	str	r3, [sp, #0]
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	6a3a      	ldr	r2, [r7, #32]
 8001cac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001cae:	68f8      	ldr	r0, [r7, #12]
 8001cb0:	f000 fe1a 	bl	80028e8 <xTaskCreateStatic>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	613b      	str	r3, [r7, #16]
 8001cb8:	e013      	b.n	8001ce2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d110      	bne.n	8001ce2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001cc0:	6a3b      	ldr	r3, [r7, #32]
 8001cc2:	b29a      	uxth	r2, r3
 8001cc4:	f107 0310 	add.w	r3, r7, #16
 8001cc8:	9301      	str	r3, [sp, #4]
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	9300      	str	r3, [sp, #0]
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001cd2:	68f8      	ldr	r0, [r7, #12]
 8001cd4:	f000 fe68 	bl	80029a8 <xTaskCreate>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d001      	beq.n	8001ce2 <osThreadNew+0x11a>
            hTask = NULL;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001ce2:	693b      	ldr	r3, [r7, #16]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3728      	adds	r7, #40	@ 0x28
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001cf4:	f3ef 8305 	mrs	r3, IPSR
 8001cf8:	60bb      	str	r3, [r7, #8]
  return(result);
 8001cfa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d003      	beq.n	8001d08 <osDelay+0x1c>
    stat = osErrorISR;
 8001d00:	f06f 0305 	mvn.w	r3, #5
 8001d04:	60fb      	str	r3, [r7, #12]
 8001d06:	e007      	b.n	8001d18 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d002      	beq.n	8001d18 <osDelay+0x2c>
      vTaskDelay(ticks);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 ffa6 	bl	8002c64 <vTaskDelay>
    }
  }

  return (stat);
 8001d18:	68fb      	ldr	r3, [r7, #12]
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
	...

08001d24 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	4a07      	ldr	r2, [pc, #28]	@ (8001d50 <vApplicationGetIdleTaskMemory+0x2c>)
 8001d34:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	4a06      	ldr	r2, [pc, #24]	@ (8001d54 <vApplicationGetIdleTaskMemory+0x30>)
 8001d3a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2280      	movs	r2, #128	@ 0x80
 8001d40:	601a      	str	r2, [r3, #0]
}
 8001d42:	bf00      	nop
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	200000d8 	.word	0x200000d8
 8001d54:	20000180 	.word	0x20000180

08001d58 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4a07      	ldr	r2, [pc, #28]	@ (8001d84 <vApplicationGetTimerTaskMemory+0x2c>)
 8001d68:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	4a06      	ldr	r2, [pc, #24]	@ (8001d88 <vApplicationGetTimerTaskMemory+0x30>)
 8001d6e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d76:	601a      	str	r2, [r3, #0]
}
 8001d78:	bf00      	nop
 8001d7a:	3714      	adds	r7, #20
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	20000380 	.word	0x20000380
 8001d88:	20000428 	.word	0x20000428

08001d8c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f103 0208 	add.w	r2, r3, #8
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f04f 32ff 	mov.w	r2, #4294967295
 8001da4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f103 0208 	add.w	r2, r3, #8
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f103 0208 	add.w	r2, r3, #8
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001dc0:	bf00      	nop
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001dda:	bf00      	nop
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr

08001de6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001de6:	b480      	push	{r7}
 8001de8:	b085      	sub	sp, #20
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
 8001dee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	689a      	ldr	r2, [r3, #8]
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	683a      	ldr	r2, [r7, #0]
 8001e0a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	1c5a      	adds	r2, r3, #1
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	601a      	str	r2, [r3, #0]
}
 8001e22:	bf00      	nop
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr

08001e2e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001e2e:	b480      	push	{r7}
 8001e30:	b085      	sub	sp, #20
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
 8001e36:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e44:	d103      	bne.n	8001e4e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	691b      	ldr	r3, [r3, #16]
 8001e4a:	60fb      	str	r3, [r7, #12]
 8001e4c:	e00c      	b.n	8001e68 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	3308      	adds	r3, #8
 8001e52:	60fb      	str	r3, [r7, #12]
 8001e54:	e002      	b.n	8001e5c <vListInsert+0x2e>
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	68ba      	ldr	r2, [r7, #8]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d2f6      	bcs.n	8001e56 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	685a      	ldr	r2, [r3, #4]
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	683a      	ldr	r2, [r7, #0]
 8001e82:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	1c5a      	adds	r2, r3, #1
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	601a      	str	r2, [r3, #0]
}
 8001e94:	bf00      	nop
 8001e96:	3714      	adds	r7, #20
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	691b      	ldr	r3, [r3, #16]
 8001eac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	6892      	ldr	r2, [r2, #8]
 8001eb6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	6852      	ldr	r2, [r2, #4]
 8001ec0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d103      	bne.n	8001ed4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689a      	ldr	r2, [r3, #8]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	1e5a      	subs	r2, r3, #1
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3714      	adds	r7, #20
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d10b      	bne.n	8001f20 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f0c:	f383 8811 	msr	BASEPRI, r3
 8001f10:	f3bf 8f6f 	isb	sy
 8001f14:	f3bf 8f4f 	dsb	sy
 8001f18:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001f1a:	bf00      	nop
 8001f1c:	bf00      	nop
 8001f1e:	e7fd      	b.n	8001f1c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001f20:	f002 f8aa 	bl	8004078 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f2c:	68f9      	ldr	r1, [r7, #12]
 8001f2e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001f30:	fb01 f303 	mul.w	r3, r1, r3
 8001f34:	441a      	add	r2, r3
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f50:	3b01      	subs	r3, #1
 8001f52:	68f9      	ldr	r1, [r7, #12]
 8001f54:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001f56:	fb01 f303 	mul.w	r3, r1, r3
 8001f5a:	441a      	add	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	22ff      	movs	r2, #255	@ 0xff
 8001f64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	22ff      	movs	r2, #255	@ 0xff
 8001f6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d114      	bne.n	8001fa0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	691b      	ldr	r3, [r3, #16]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d01a      	beq.n	8001fb4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	3310      	adds	r3, #16
 8001f82:	4618      	mov	r0, r3
 8001f84:	f001 f942 	bl	800320c <xTaskRemoveFromEventList>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d012      	beq.n	8001fb4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc4 <xQueueGenericReset+0xd0>)
 8001f90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	f3bf 8f4f 	dsb	sy
 8001f9a:	f3bf 8f6f 	isb	sy
 8001f9e:	e009      	b.n	8001fb4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	3310      	adds	r3, #16
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7ff fef1 	bl	8001d8c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	3324      	adds	r3, #36	@ 0x24
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7ff feec 	bl	8001d8c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001fb4:	f002 f892 	bl	80040dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001fb8:	2301      	movs	r3, #1
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	e000ed04 	.word	0xe000ed04

08001fc8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08e      	sub	sp, #56	@ 0x38
 8001fcc:	af02      	add	r7, sp, #8
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]
 8001fd4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d10b      	bne.n	8001ff4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8001fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fe0:	f383 8811 	msr	BASEPRI, r3
 8001fe4:	f3bf 8f6f 	isb	sy
 8001fe8:	f3bf 8f4f 	dsb	sy
 8001fec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001fee:	bf00      	nop
 8001ff0:	bf00      	nop
 8001ff2:	e7fd      	b.n	8001ff0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10b      	bne.n	8002012 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8001ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ffe:	f383 8811 	msr	BASEPRI, r3
 8002002:	f3bf 8f6f 	isb	sy
 8002006:	f3bf 8f4f 	dsb	sy
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800200c:	bf00      	nop
 800200e:	bf00      	nop
 8002010:	e7fd      	b.n	800200e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d002      	beq.n	800201e <xQueueGenericCreateStatic+0x56>
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <xQueueGenericCreateStatic+0x5a>
 800201e:	2301      	movs	r3, #1
 8002020:	e000      	b.n	8002024 <xQueueGenericCreateStatic+0x5c>
 8002022:	2300      	movs	r3, #0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d10b      	bne.n	8002040 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800202c:	f383 8811 	msr	BASEPRI, r3
 8002030:	f3bf 8f6f 	isb	sy
 8002034:	f3bf 8f4f 	dsb	sy
 8002038:	623b      	str	r3, [r7, #32]
}
 800203a:	bf00      	nop
 800203c:	bf00      	nop
 800203e:	e7fd      	b.n	800203c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d102      	bne.n	800204c <xQueueGenericCreateStatic+0x84>
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d101      	bne.n	8002050 <xQueueGenericCreateStatic+0x88>
 800204c:	2301      	movs	r3, #1
 800204e:	e000      	b.n	8002052 <xQueueGenericCreateStatic+0x8a>
 8002050:	2300      	movs	r3, #0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d10b      	bne.n	800206e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800205a:	f383 8811 	msr	BASEPRI, r3
 800205e:	f3bf 8f6f 	isb	sy
 8002062:	f3bf 8f4f 	dsb	sy
 8002066:	61fb      	str	r3, [r7, #28]
}
 8002068:	bf00      	nop
 800206a:	bf00      	nop
 800206c:	e7fd      	b.n	800206a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800206e:	2350      	movs	r3, #80	@ 0x50
 8002070:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	2b50      	cmp	r3, #80	@ 0x50
 8002076:	d00b      	beq.n	8002090 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800207c:	f383 8811 	msr	BASEPRI, r3
 8002080:	f3bf 8f6f 	isb	sy
 8002084:	f3bf 8f4f 	dsb	sy
 8002088:	61bb      	str	r3, [r7, #24]
}
 800208a:	bf00      	nop
 800208c:	bf00      	nop
 800208e:	e7fd      	b.n	800208c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002090:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002098:	2b00      	cmp	r3, #0
 800209a:	d00d      	beq.n	80020b8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800209c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80020a4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80020a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020aa:	9300      	str	r3, [sp, #0]
 80020ac:	4613      	mov	r3, r2
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	68b9      	ldr	r1, [r7, #8]
 80020b2:	68f8      	ldr	r0, [r7, #12]
 80020b4:	f000 f805 	bl	80020c2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80020b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3730      	adds	r7, #48	@ 0x30
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b084      	sub	sp, #16
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	60f8      	str	r0, [r7, #12]
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
 80020ce:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d103      	bne.n	80020de <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	e002      	b.n	80020e4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	68ba      	ldr	r2, [r7, #8]
 80020ee:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80020f0:	2101      	movs	r1, #1
 80020f2:	69b8      	ldr	r0, [r7, #24]
 80020f4:	f7ff fefe 	bl	8001ef4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	78fa      	ldrb	r2, [r7, #3]
 80020fc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002100:	bf00      	nop
 8002102:	3710      	adds	r7, #16
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b08e      	sub	sp, #56	@ 0x38
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
 8002114:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002116:	2300      	movs	r3, #0
 8002118:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800211e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002120:	2b00      	cmp	r3, #0
 8002122:	d10b      	bne.n	800213c <xQueueGenericSend+0x34>
	__asm volatile
 8002124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002128:	f383 8811 	msr	BASEPRI, r3
 800212c:	f3bf 8f6f 	isb	sy
 8002130:	f3bf 8f4f 	dsb	sy
 8002134:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002136:	bf00      	nop
 8002138:	bf00      	nop
 800213a:	e7fd      	b.n	8002138 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d103      	bne.n	800214a <xQueueGenericSend+0x42>
 8002142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <xQueueGenericSend+0x46>
 800214a:	2301      	movs	r3, #1
 800214c:	e000      	b.n	8002150 <xQueueGenericSend+0x48>
 800214e:	2300      	movs	r3, #0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d10b      	bne.n	800216c <xQueueGenericSend+0x64>
	__asm volatile
 8002154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002158:	f383 8811 	msr	BASEPRI, r3
 800215c:	f3bf 8f6f 	isb	sy
 8002160:	f3bf 8f4f 	dsb	sy
 8002164:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002166:	bf00      	nop
 8002168:	bf00      	nop
 800216a:	e7fd      	b.n	8002168 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	2b02      	cmp	r3, #2
 8002170:	d103      	bne.n	800217a <xQueueGenericSend+0x72>
 8002172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002176:	2b01      	cmp	r3, #1
 8002178:	d101      	bne.n	800217e <xQueueGenericSend+0x76>
 800217a:	2301      	movs	r3, #1
 800217c:	e000      	b.n	8002180 <xQueueGenericSend+0x78>
 800217e:	2300      	movs	r3, #0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d10b      	bne.n	800219c <xQueueGenericSend+0x94>
	__asm volatile
 8002184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002188:	f383 8811 	msr	BASEPRI, r3
 800218c:	f3bf 8f6f 	isb	sy
 8002190:	f3bf 8f4f 	dsb	sy
 8002194:	623b      	str	r3, [r7, #32]
}
 8002196:	bf00      	nop
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800219c:	f001 f9fc 	bl	8003598 <xTaskGetSchedulerState>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d102      	bne.n	80021ac <xQueueGenericSend+0xa4>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d101      	bne.n	80021b0 <xQueueGenericSend+0xa8>
 80021ac:	2301      	movs	r3, #1
 80021ae:	e000      	b.n	80021b2 <xQueueGenericSend+0xaa>
 80021b0:	2300      	movs	r3, #0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d10b      	bne.n	80021ce <xQueueGenericSend+0xc6>
	__asm volatile
 80021b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021ba:	f383 8811 	msr	BASEPRI, r3
 80021be:	f3bf 8f6f 	isb	sy
 80021c2:	f3bf 8f4f 	dsb	sy
 80021c6:	61fb      	str	r3, [r7, #28]
}
 80021c8:	bf00      	nop
 80021ca:	bf00      	nop
 80021cc:	e7fd      	b.n	80021ca <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80021ce:	f001 ff53 	bl	8004078 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80021d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021da:	429a      	cmp	r2, r3
 80021dc:	d302      	bcc.n	80021e4 <xQueueGenericSend+0xdc>
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d129      	bne.n	8002238 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80021e4:	683a      	ldr	r2, [r7, #0]
 80021e6:	68b9      	ldr	r1, [r7, #8]
 80021e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80021ea:	f000 fa0f 	bl	800260c <prvCopyDataToQueue>
 80021ee:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80021f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d010      	beq.n	800221a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80021f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021fa:	3324      	adds	r3, #36	@ 0x24
 80021fc:	4618      	mov	r0, r3
 80021fe:	f001 f805 	bl	800320c <xTaskRemoveFromEventList>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d013      	beq.n	8002230 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002208:	4b3f      	ldr	r3, [pc, #252]	@ (8002308 <xQueueGenericSend+0x200>)
 800220a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	f3bf 8f4f 	dsb	sy
 8002214:	f3bf 8f6f 	isb	sy
 8002218:	e00a      	b.n	8002230 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800221a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800221c:	2b00      	cmp	r3, #0
 800221e:	d007      	beq.n	8002230 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002220:	4b39      	ldr	r3, [pc, #228]	@ (8002308 <xQueueGenericSend+0x200>)
 8002222:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	f3bf 8f4f 	dsb	sy
 800222c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002230:	f001 ff54 	bl	80040dc <vPortExitCritical>
				return pdPASS;
 8002234:	2301      	movs	r3, #1
 8002236:	e063      	b.n	8002300 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d103      	bne.n	8002246 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800223e:	f001 ff4d 	bl	80040dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002242:	2300      	movs	r3, #0
 8002244:	e05c      	b.n	8002300 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002248:	2b00      	cmp	r3, #0
 800224a:	d106      	bne.n	800225a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	4618      	mov	r0, r3
 8002252:	f001 f83f 	bl	80032d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002256:	2301      	movs	r3, #1
 8002258:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800225a:	f001 ff3f 	bl	80040dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800225e:	f000 fda7 	bl	8002db0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002262:	f001 ff09 	bl	8004078 <vPortEnterCritical>
 8002266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002268:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800226c:	b25b      	sxtb	r3, r3
 800226e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002272:	d103      	bne.n	800227c <xQueueGenericSend+0x174>
 8002274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002276:	2200      	movs	r2, #0
 8002278:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800227c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800227e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002282:	b25b      	sxtb	r3, r3
 8002284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002288:	d103      	bne.n	8002292 <xQueueGenericSend+0x18a>
 800228a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800228c:	2200      	movs	r2, #0
 800228e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002292:	f001 ff23 	bl	80040dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002296:	1d3a      	adds	r2, r7, #4
 8002298:	f107 0314 	add.w	r3, r7, #20
 800229c:	4611      	mov	r1, r2
 800229e:	4618      	mov	r0, r3
 80022a0:	f001 f82e 	bl	8003300 <xTaskCheckForTimeOut>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d124      	bne.n	80022f4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80022aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80022ac:	f000 faa6 	bl	80027fc <prvIsQueueFull>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d018      	beq.n	80022e8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80022b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b8:	3310      	adds	r3, #16
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	4611      	mov	r1, r2
 80022be:	4618      	mov	r0, r3
 80022c0:	f000 ff52 	bl	8003168 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80022c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80022c6:	f000 fa31 	bl	800272c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80022ca:	f000 fd7f 	bl	8002dcc <xTaskResumeAll>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f47f af7c 	bne.w	80021ce <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80022d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002308 <xQueueGenericSend+0x200>)
 80022d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	f3bf 8f4f 	dsb	sy
 80022e2:	f3bf 8f6f 	isb	sy
 80022e6:	e772      	b.n	80021ce <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80022e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80022ea:	f000 fa1f 	bl	800272c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80022ee:	f000 fd6d 	bl	8002dcc <xTaskResumeAll>
 80022f2:	e76c      	b.n	80021ce <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80022f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80022f6:	f000 fa19 	bl	800272c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80022fa:	f000 fd67 	bl	8002dcc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80022fe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002300:	4618      	mov	r0, r3
 8002302:	3738      	adds	r7, #56	@ 0x38
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	e000ed04 	.word	0xe000ed04

0800230c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b090      	sub	sp, #64	@ 0x40
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
 8002318:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800231e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002320:	2b00      	cmp	r3, #0
 8002322:	d10b      	bne.n	800233c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002328:	f383 8811 	msr	BASEPRI, r3
 800232c:	f3bf 8f6f 	isb	sy
 8002330:	f3bf 8f4f 	dsb	sy
 8002334:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002336:	bf00      	nop
 8002338:	bf00      	nop
 800233a:	e7fd      	b.n	8002338 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d103      	bne.n	800234a <xQueueGenericSendFromISR+0x3e>
 8002342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002346:	2b00      	cmp	r3, #0
 8002348:	d101      	bne.n	800234e <xQueueGenericSendFromISR+0x42>
 800234a:	2301      	movs	r3, #1
 800234c:	e000      	b.n	8002350 <xQueueGenericSendFromISR+0x44>
 800234e:	2300      	movs	r3, #0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d10b      	bne.n	800236c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002358:	f383 8811 	msr	BASEPRI, r3
 800235c:	f3bf 8f6f 	isb	sy
 8002360:	f3bf 8f4f 	dsb	sy
 8002364:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002366:	bf00      	nop
 8002368:	bf00      	nop
 800236a:	e7fd      	b.n	8002368 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	2b02      	cmp	r3, #2
 8002370:	d103      	bne.n	800237a <xQueueGenericSendFromISR+0x6e>
 8002372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002376:	2b01      	cmp	r3, #1
 8002378:	d101      	bne.n	800237e <xQueueGenericSendFromISR+0x72>
 800237a:	2301      	movs	r3, #1
 800237c:	e000      	b.n	8002380 <xQueueGenericSendFromISR+0x74>
 800237e:	2300      	movs	r3, #0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d10b      	bne.n	800239c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002388:	f383 8811 	msr	BASEPRI, r3
 800238c:	f3bf 8f6f 	isb	sy
 8002390:	f3bf 8f4f 	dsb	sy
 8002394:	623b      	str	r3, [r7, #32]
}
 8002396:	bf00      	nop
 8002398:	bf00      	nop
 800239a:	e7fd      	b.n	8002398 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800239c:	f001 ff4c 	bl	8004238 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80023a0:	f3ef 8211 	mrs	r2, BASEPRI
 80023a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023a8:	f383 8811 	msr	BASEPRI, r3
 80023ac:	f3bf 8f6f 	isb	sy
 80023b0:	f3bf 8f4f 	dsb	sy
 80023b4:	61fa      	str	r2, [r7, #28]
 80023b6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80023b8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80023ba:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80023bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d302      	bcc.n	80023ce <xQueueGenericSendFromISR+0xc2>
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d12f      	bne.n	800242e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80023ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80023d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80023d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	68b9      	ldr	r1, [r7, #8]
 80023e2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80023e4:	f000 f912 	bl	800260c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80023e8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80023ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f0:	d112      	bne.n	8002418 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80023f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d016      	beq.n	8002428 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80023fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023fc:	3324      	adds	r3, #36	@ 0x24
 80023fe:	4618      	mov	r0, r3
 8002400:	f000 ff04 	bl	800320c <xTaskRemoveFromEventList>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d00e      	beq.n	8002428 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d00b      	beq.n	8002428 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	601a      	str	r2, [r3, #0]
 8002416:	e007      	b.n	8002428 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002418:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800241c:	3301      	adds	r3, #1
 800241e:	b2db      	uxtb	r3, r3
 8002420:	b25a      	sxtb	r2, r3
 8002422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002424:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002428:	2301      	movs	r3, #1
 800242a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800242c:	e001      	b.n	8002432 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800242e:	2300      	movs	r3, #0
 8002430:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002434:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800243c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800243e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002440:	4618      	mov	r0, r3
 8002442:	3740      	adds	r7, #64	@ 0x40
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b08c      	sub	sp, #48	@ 0x30
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002454:	2300      	movs	r3, #0
 8002456:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800245c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800245e:	2b00      	cmp	r3, #0
 8002460:	d10b      	bne.n	800247a <xQueueReceive+0x32>
	__asm volatile
 8002462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002466:	f383 8811 	msr	BASEPRI, r3
 800246a:	f3bf 8f6f 	isb	sy
 800246e:	f3bf 8f4f 	dsb	sy
 8002472:	623b      	str	r3, [r7, #32]
}
 8002474:	bf00      	nop
 8002476:	bf00      	nop
 8002478:	e7fd      	b.n	8002476 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d103      	bne.n	8002488 <xQueueReceive+0x40>
 8002480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002484:	2b00      	cmp	r3, #0
 8002486:	d101      	bne.n	800248c <xQueueReceive+0x44>
 8002488:	2301      	movs	r3, #1
 800248a:	e000      	b.n	800248e <xQueueReceive+0x46>
 800248c:	2300      	movs	r3, #0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10b      	bne.n	80024aa <xQueueReceive+0x62>
	__asm volatile
 8002492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002496:	f383 8811 	msr	BASEPRI, r3
 800249a:	f3bf 8f6f 	isb	sy
 800249e:	f3bf 8f4f 	dsb	sy
 80024a2:	61fb      	str	r3, [r7, #28]
}
 80024a4:	bf00      	nop
 80024a6:	bf00      	nop
 80024a8:	e7fd      	b.n	80024a6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80024aa:	f001 f875 	bl	8003598 <xTaskGetSchedulerState>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d102      	bne.n	80024ba <xQueueReceive+0x72>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <xQueueReceive+0x76>
 80024ba:	2301      	movs	r3, #1
 80024bc:	e000      	b.n	80024c0 <xQueueReceive+0x78>
 80024be:	2300      	movs	r3, #0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d10b      	bne.n	80024dc <xQueueReceive+0x94>
	__asm volatile
 80024c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024c8:	f383 8811 	msr	BASEPRI, r3
 80024cc:	f3bf 8f6f 	isb	sy
 80024d0:	f3bf 8f4f 	dsb	sy
 80024d4:	61bb      	str	r3, [r7, #24]
}
 80024d6:	bf00      	nop
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80024dc:	f001 fdcc 	bl	8004078 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80024e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024e4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80024e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d01f      	beq.n	800252c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80024ec:	68b9      	ldr	r1, [r7, #8]
 80024ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80024f0:	f000 f8f6 	bl	80026e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80024f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f6:	1e5a      	subs	r2, r3, #1
 80024f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024fa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80024fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024fe:	691b      	ldr	r3, [r3, #16]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d00f      	beq.n	8002524 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002506:	3310      	adds	r3, #16
 8002508:	4618      	mov	r0, r3
 800250a:	f000 fe7f 	bl	800320c <xTaskRemoveFromEventList>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d007      	beq.n	8002524 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002514:	4b3c      	ldr	r3, [pc, #240]	@ (8002608 <xQueueReceive+0x1c0>)
 8002516:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	f3bf 8f4f 	dsb	sy
 8002520:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002524:	f001 fdda 	bl	80040dc <vPortExitCritical>
				return pdPASS;
 8002528:	2301      	movs	r3, #1
 800252a:	e069      	b.n	8002600 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d103      	bne.n	800253a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002532:	f001 fdd3 	bl	80040dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002536:	2300      	movs	r3, #0
 8002538:	e062      	b.n	8002600 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800253a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800253c:	2b00      	cmp	r3, #0
 800253e:	d106      	bne.n	800254e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002540:	f107 0310 	add.w	r3, r7, #16
 8002544:	4618      	mov	r0, r3
 8002546:	f000 fec5 	bl	80032d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800254a:	2301      	movs	r3, #1
 800254c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800254e:	f001 fdc5 	bl	80040dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002552:	f000 fc2d 	bl	8002db0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002556:	f001 fd8f 	bl	8004078 <vPortEnterCritical>
 800255a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800255c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002560:	b25b      	sxtb	r3, r3
 8002562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002566:	d103      	bne.n	8002570 <xQueueReceive+0x128>
 8002568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800256a:	2200      	movs	r2, #0
 800256c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002572:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002576:	b25b      	sxtb	r3, r3
 8002578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800257c:	d103      	bne.n	8002586 <xQueueReceive+0x13e>
 800257e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002580:	2200      	movs	r2, #0
 8002582:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002586:	f001 fda9 	bl	80040dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800258a:	1d3a      	adds	r2, r7, #4
 800258c:	f107 0310 	add.w	r3, r7, #16
 8002590:	4611      	mov	r1, r2
 8002592:	4618      	mov	r0, r3
 8002594:	f000 feb4 	bl	8003300 <xTaskCheckForTimeOut>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d123      	bne.n	80025e6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800259e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80025a0:	f000 f916 	bl	80027d0 <prvIsQueueEmpty>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d017      	beq.n	80025da <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80025aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ac:	3324      	adds	r3, #36	@ 0x24
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	4611      	mov	r1, r2
 80025b2:	4618      	mov	r0, r3
 80025b4:	f000 fdd8 	bl	8003168 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80025b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80025ba:	f000 f8b7 	bl	800272c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80025be:	f000 fc05 	bl	8002dcc <xTaskResumeAll>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d189      	bne.n	80024dc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80025c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002608 <xQueueReceive+0x1c0>)
 80025ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80025ce:	601a      	str	r2, [r3, #0]
 80025d0:	f3bf 8f4f 	dsb	sy
 80025d4:	f3bf 8f6f 	isb	sy
 80025d8:	e780      	b.n	80024dc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80025da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80025dc:	f000 f8a6 	bl	800272c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80025e0:	f000 fbf4 	bl	8002dcc <xTaskResumeAll>
 80025e4:	e77a      	b.n	80024dc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80025e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80025e8:	f000 f8a0 	bl	800272c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80025ec:	f000 fbee 	bl	8002dcc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80025f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80025f2:	f000 f8ed 	bl	80027d0 <prvIsQueueEmpty>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	f43f af6f 	beq.w	80024dc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80025fe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002600:	4618      	mov	r0, r3
 8002602:	3730      	adds	r7, #48	@ 0x30
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	e000ed04 	.word	0xe000ed04

0800260c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b086      	sub	sp, #24
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002620:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002626:	2b00      	cmp	r3, #0
 8002628:	d10d      	bne.n	8002646 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d14d      	bne.n	80026ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	4618      	mov	r0, r3
 8002638:	f000 ffcc 	bl	80035d4 <xTaskPriorityDisinherit>
 800263c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2200      	movs	r2, #0
 8002642:	609a      	str	r2, [r3, #8]
 8002644:	e043      	b.n	80026ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d119      	bne.n	8002680 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6858      	ldr	r0, [r3, #4]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002654:	461a      	mov	r2, r3
 8002656:	68b9      	ldr	r1, [r7, #8]
 8002658:	f002 f8aa 	bl	80047b0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002664:	441a      	add	r2, r3
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	685a      	ldr	r2, [r3, #4]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	429a      	cmp	r2, r3
 8002674:	d32b      	bcc.n	80026ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	e026      	b.n	80026ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	68d8      	ldr	r0, [r3, #12]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002688:	461a      	mov	r2, r3
 800268a:	68b9      	ldr	r1, [r7, #8]
 800268c:	f002 f890 	bl	80047b0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	68da      	ldr	r2, [r3, #12]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002698:	425b      	negs	r3, r3
 800269a:	441a      	add	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	68da      	ldr	r2, [r3, #12]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d207      	bcs.n	80026bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	689a      	ldr	r2, [r3, #8]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b4:	425b      	negs	r3, r3
 80026b6:	441a      	add	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d105      	bne.n	80026ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d002      	beq.n	80026ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	3b01      	subs	r3, #1
 80026cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	1c5a      	adds	r2, r3, #1
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80026d6:	697b      	ldr	r3, [r7, #20]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3718      	adds	r7, #24
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d018      	beq.n	8002724 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	68da      	ldr	r2, [r3, #12]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fa:	441a      	add	r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	68da      	ldr	r2, [r3, #12]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	429a      	cmp	r2, r3
 800270a:	d303      	bcc.n	8002714 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	68d9      	ldr	r1, [r3, #12]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271c:	461a      	mov	r2, r3
 800271e:	6838      	ldr	r0, [r7, #0]
 8002720:	f002 f846 	bl	80047b0 <memcpy>
	}
}
 8002724:	bf00      	nop
 8002726:	3708      	adds	r7, #8
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002734:	f001 fca0 	bl	8004078 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800273e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002740:	e011      	b.n	8002766 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002746:	2b00      	cmp	r3, #0
 8002748:	d012      	beq.n	8002770 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	3324      	adds	r3, #36	@ 0x24
 800274e:	4618      	mov	r0, r3
 8002750:	f000 fd5c 	bl	800320c <xTaskRemoveFromEventList>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800275a:	f000 fe35 	bl	80033c8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800275e:	7bfb      	ldrb	r3, [r7, #15]
 8002760:	3b01      	subs	r3, #1
 8002762:	b2db      	uxtb	r3, r3
 8002764:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002766:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800276a:	2b00      	cmp	r3, #0
 800276c:	dce9      	bgt.n	8002742 <prvUnlockQueue+0x16>
 800276e:	e000      	b.n	8002772 <prvUnlockQueue+0x46>
					break;
 8002770:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	22ff      	movs	r2, #255	@ 0xff
 8002776:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800277a:	f001 fcaf 	bl	80040dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800277e:	f001 fc7b 	bl	8004078 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002788:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800278a:	e011      	b.n	80027b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d012      	beq.n	80027ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3310      	adds	r3, #16
 8002798:	4618      	mov	r0, r3
 800279a:	f000 fd37 	bl	800320c <xTaskRemoveFromEventList>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80027a4:	f000 fe10 	bl	80033c8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80027a8:	7bbb      	ldrb	r3, [r7, #14]
 80027aa:	3b01      	subs	r3, #1
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80027b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	dce9      	bgt.n	800278c <prvUnlockQueue+0x60>
 80027b8:	e000      	b.n	80027bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80027ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	22ff      	movs	r2, #255	@ 0xff
 80027c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80027c4:	f001 fc8a 	bl	80040dc <vPortExitCritical>
}
 80027c8:	bf00      	nop
 80027ca:	3710      	adds	r7, #16
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80027d8:	f001 fc4e 	bl	8004078 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d102      	bne.n	80027ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80027e4:	2301      	movs	r3, #1
 80027e6:	60fb      	str	r3, [r7, #12]
 80027e8:	e001      	b.n	80027ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80027ea:	2300      	movs	r3, #0
 80027ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80027ee:	f001 fc75 	bl	80040dc <vPortExitCritical>

	return xReturn;
 80027f2:	68fb      	ldr	r3, [r7, #12]
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3710      	adds	r7, #16
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002804:	f001 fc38 	bl	8004078 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002810:	429a      	cmp	r2, r3
 8002812:	d102      	bne.n	800281a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002814:	2301      	movs	r3, #1
 8002816:	60fb      	str	r3, [r7, #12]
 8002818:	e001      	b.n	800281e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800281a:	2300      	movs	r3, #0
 800281c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800281e:	f001 fc5d 	bl	80040dc <vPortExitCritical>

	return xReturn;
 8002822:	68fb      	ldr	r3, [r7, #12]
}
 8002824:	4618      	mov	r0, r3
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800282c:	b480      	push	{r7}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002836:	2300      	movs	r3, #0
 8002838:	60fb      	str	r3, [r7, #12]
 800283a:	e014      	b.n	8002866 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800283c:	4a0f      	ldr	r2, [pc, #60]	@ (800287c <vQueueAddToRegistry+0x50>)
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d10b      	bne.n	8002860 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002848:	490c      	ldr	r1, [pc, #48]	@ (800287c <vQueueAddToRegistry+0x50>)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	683a      	ldr	r2, [r7, #0]
 800284e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002852:	4a0a      	ldr	r2, [pc, #40]	@ (800287c <vQueueAddToRegistry+0x50>)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	00db      	lsls	r3, r3, #3
 8002858:	4413      	add	r3, r2
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800285e:	e006      	b.n	800286e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	3301      	adds	r3, #1
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2b07      	cmp	r3, #7
 800286a:	d9e7      	bls.n	800283c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800286c:	bf00      	nop
 800286e:	bf00      	nop
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	20000828 	.word	0x20000828

08002880 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002880:	b580      	push	{r7, lr}
 8002882:	b086      	sub	sp, #24
 8002884:	af00      	add	r7, sp, #0
 8002886:	60f8      	str	r0, [r7, #12]
 8002888:	60b9      	str	r1, [r7, #8]
 800288a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002890:	f001 fbf2 	bl	8004078 <vPortEnterCritical>
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800289a:	b25b      	sxtb	r3, r3
 800289c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a0:	d103      	bne.n	80028aa <vQueueWaitForMessageRestricted+0x2a>
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80028b0:	b25b      	sxtb	r3, r3
 80028b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028b6:	d103      	bne.n	80028c0 <vQueueWaitForMessageRestricted+0x40>
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80028c0:	f001 fc0c 	bl	80040dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d106      	bne.n	80028da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	3324      	adds	r3, #36	@ 0x24
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	68b9      	ldr	r1, [r7, #8]
 80028d4:	4618      	mov	r0, r3
 80028d6:	f000 fc6d 	bl	80031b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80028da:	6978      	ldr	r0, [r7, #20]
 80028dc:	f7ff ff26 	bl	800272c <prvUnlockQueue>
	}
 80028e0:	bf00      	nop
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b08e      	sub	sp, #56	@ 0x38
 80028ec:	af04      	add	r7, sp, #16
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
 80028f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80028f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d10b      	bne.n	8002914 <xTaskCreateStatic+0x2c>
	__asm volatile
 80028fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002900:	f383 8811 	msr	BASEPRI, r3
 8002904:	f3bf 8f6f 	isb	sy
 8002908:	f3bf 8f4f 	dsb	sy
 800290c:	623b      	str	r3, [r7, #32]
}
 800290e:	bf00      	nop
 8002910:	bf00      	nop
 8002912:	e7fd      	b.n	8002910 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002916:	2b00      	cmp	r3, #0
 8002918:	d10b      	bne.n	8002932 <xTaskCreateStatic+0x4a>
	__asm volatile
 800291a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800291e:	f383 8811 	msr	BASEPRI, r3
 8002922:	f3bf 8f6f 	isb	sy
 8002926:	f3bf 8f4f 	dsb	sy
 800292a:	61fb      	str	r3, [r7, #28]
}
 800292c:	bf00      	nop
 800292e:	bf00      	nop
 8002930:	e7fd      	b.n	800292e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002932:	23a8      	movs	r3, #168	@ 0xa8
 8002934:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	2ba8      	cmp	r3, #168	@ 0xa8
 800293a:	d00b      	beq.n	8002954 <xTaskCreateStatic+0x6c>
	__asm volatile
 800293c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002940:	f383 8811 	msr	BASEPRI, r3
 8002944:	f3bf 8f6f 	isb	sy
 8002948:	f3bf 8f4f 	dsb	sy
 800294c:	61bb      	str	r3, [r7, #24]
}
 800294e:	bf00      	nop
 8002950:	bf00      	nop
 8002952:	e7fd      	b.n	8002950 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002954:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002958:	2b00      	cmp	r3, #0
 800295a:	d01e      	beq.n	800299a <xTaskCreateStatic+0xb2>
 800295c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800295e:	2b00      	cmp	r3, #0
 8002960:	d01b      	beq.n	800299a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002964:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002968:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800296a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800296c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296e:	2202      	movs	r2, #2
 8002970:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002974:	2300      	movs	r3, #0
 8002976:	9303      	str	r3, [sp, #12]
 8002978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297a:	9302      	str	r3, [sp, #8]
 800297c:	f107 0314 	add.w	r3, r7, #20
 8002980:	9301      	str	r3, [sp, #4]
 8002982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002984:	9300      	str	r3, [sp, #0]
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	68b9      	ldr	r1, [r7, #8]
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f000 f851 	bl	8002a34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002992:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002994:	f000 f8f6 	bl	8002b84 <prvAddNewTaskToReadyList>
 8002998:	e001      	b.n	800299e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800299a:	2300      	movs	r3, #0
 800299c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800299e:	697b      	ldr	r3, [r7, #20]
	}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3728      	adds	r7, #40	@ 0x28
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b08c      	sub	sp, #48	@ 0x30
 80029ac:	af04      	add	r7, sp, #16
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	603b      	str	r3, [r7, #0]
 80029b4:	4613      	mov	r3, r2
 80029b6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80029b8:	88fb      	ldrh	r3, [r7, #6]
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	4618      	mov	r0, r3
 80029be:	f001 fc7d 	bl	80042bc <pvPortMalloc>
 80029c2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00e      	beq.n	80029e8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80029ca:	20a8      	movs	r0, #168	@ 0xa8
 80029cc:	f001 fc76 	bl	80042bc <pvPortMalloc>
 80029d0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d003      	beq.n	80029e0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	697a      	ldr	r2, [r7, #20]
 80029dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80029de:	e005      	b.n	80029ec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80029e0:	6978      	ldr	r0, [r7, #20]
 80029e2:	f001 fd39 	bl	8004458 <vPortFree>
 80029e6:	e001      	b.n	80029ec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80029e8:	2300      	movs	r3, #0
 80029ea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d017      	beq.n	8002a22 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80029fa:	88fa      	ldrh	r2, [r7, #6]
 80029fc:	2300      	movs	r3, #0
 80029fe:	9303      	str	r3, [sp, #12]
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	9302      	str	r3, [sp, #8]
 8002a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a06:	9301      	str	r3, [sp, #4]
 8002a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a0a:	9300      	str	r3, [sp, #0]
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	68b9      	ldr	r1, [r7, #8]
 8002a10:	68f8      	ldr	r0, [r7, #12]
 8002a12:	f000 f80f 	bl	8002a34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002a16:	69f8      	ldr	r0, [r7, #28]
 8002a18:	f000 f8b4 	bl	8002b84 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	61bb      	str	r3, [r7, #24]
 8002a20:	e002      	b.n	8002a28 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002a22:	f04f 33ff 	mov.w	r3, #4294967295
 8002a26:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002a28:	69bb      	ldr	r3, [r7, #24]
	}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3720      	adds	r7, #32
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
	...

08002a34 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b088      	sub	sp, #32
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
 8002a40:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a44:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	21a5      	movs	r1, #165	@ 0xa5
 8002a4e:	f001 fe23 	bl	8004698 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	4413      	add	r3, r2
 8002a62:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	f023 0307 	bic.w	r3, r3, #7
 8002a6a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	f003 0307 	and.w	r3, r3, #7
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00b      	beq.n	8002a8e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8002a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a7a:	f383 8811 	msr	BASEPRI, r3
 8002a7e:	f3bf 8f6f 	isb	sy
 8002a82:	f3bf 8f4f 	dsb	sy
 8002a86:	617b      	str	r3, [r7, #20]
}
 8002a88:	bf00      	nop
 8002a8a:	bf00      	nop
 8002a8c:	e7fd      	b.n	8002a8a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d01f      	beq.n	8002ad4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002a94:	2300      	movs	r3, #0
 8002a96:	61fb      	str	r3, [r7, #28]
 8002a98:	e012      	b.n	8002ac0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002a9a:	68ba      	ldr	r2, [r7, #8]
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	7819      	ldrb	r1, [r3, #0]
 8002aa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	4413      	add	r3, r2
 8002aa8:	3334      	adds	r3, #52	@ 0x34
 8002aaa:	460a      	mov	r2, r1
 8002aac:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002aae:	68ba      	ldr	r2, [r7, #8]
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d006      	beq.n	8002ac8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	3301      	adds	r3, #1
 8002abe:	61fb      	str	r3, [r7, #28]
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	2b0f      	cmp	r3, #15
 8002ac4:	d9e9      	bls.n	8002a9a <prvInitialiseNewTask+0x66>
 8002ac6:	e000      	b.n	8002aca <prvInitialiseNewTask+0x96>
			{
				break;
 8002ac8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ad2:	e003      	b.n	8002adc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ade:	2b37      	cmp	r3, #55	@ 0x37
 8002ae0:	d901      	bls.n	8002ae6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002ae2:	2337      	movs	r3, #55	@ 0x37
 8002ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ae8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002aea:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002af0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002af4:	2200      	movs	r2, #0
 8002af6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002afa:	3304      	adds	r3, #4
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff f965 	bl	8001dcc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b04:	3318      	adds	r3, #24
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7ff f960 	bl	8001dcc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b10:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b14:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8002b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b1a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b20:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b24:	2200      	movs	r2, #0
 8002b26:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b34:	3354      	adds	r3, #84	@ 0x54
 8002b36:	224c      	movs	r2, #76	@ 0x4c
 8002b38:	2100      	movs	r1, #0
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f001 fdac 	bl	8004698 <memset>
 8002b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b42:	4a0d      	ldr	r2, [pc, #52]	@ (8002b78 <prvInitialiseNewTask+0x144>)
 8002b44:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b48:	4a0c      	ldr	r2, [pc, #48]	@ (8002b7c <prvInitialiseNewTask+0x148>)
 8002b4a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b4e:	4a0c      	ldr	r2, [pc, #48]	@ (8002b80 <prvInitialiseNewTask+0x14c>)
 8002b50:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002b52:	683a      	ldr	r2, [r7, #0]
 8002b54:	68f9      	ldr	r1, [r7, #12]
 8002b56:	69b8      	ldr	r0, [r7, #24]
 8002b58:	f001 f95a 	bl	8003e10 <pxPortInitialiseStack>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b60:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d002      	beq.n	8002b6e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b6c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002b6e:	bf00      	nop
 8002b70:	3720      	adds	r7, #32
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	20004abc 	.word	0x20004abc
 8002b7c:	20004b24 	.word	0x20004b24
 8002b80:	20004b8c 	.word	0x20004b8c

08002b84 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002b8c:	f001 fa74 	bl	8004078 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002b90:	4b2d      	ldr	r3, [pc, #180]	@ (8002c48 <prvAddNewTaskToReadyList+0xc4>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	3301      	adds	r3, #1
 8002b96:	4a2c      	ldr	r2, [pc, #176]	@ (8002c48 <prvAddNewTaskToReadyList+0xc4>)
 8002b98:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002b9a:	4b2c      	ldr	r3, [pc, #176]	@ (8002c4c <prvAddNewTaskToReadyList+0xc8>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d109      	bne.n	8002bb6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002ba2:	4a2a      	ldr	r2, [pc, #168]	@ (8002c4c <prvAddNewTaskToReadyList+0xc8>)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002ba8:	4b27      	ldr	r3, [pc, #156]	@ (8002c48 <prvAddNewTaskToReadyList+0xc4>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d110      	bne.n	8002bd2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002bb0:	f000 fc2e 	bl	8003410 <prvInitialiseTaskLists>
 8002bb4:	e00d      	b.n	8002bd2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002bb6:	4b26      	ldr	r3, [pc, #152]	@ (8002c50 <prvAddNewTaskToReadyList+0xcc>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d109      	bne.n	8002bd2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002bbe:	4b23      	ldr	r3, [pc, #140]	@ (8002c4c <prvAddNewTaskToReadyList+0xc8>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d802      	bhi.n	8002bd2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002bcc:	4a1f      	ldr	r2, [pc, #124]	@ (8002c4c <prvAddNewTaskToReadyList+0xc8>)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002bd2:	4b20      	ldr	r3, [pc, #128]	@ (8002c54 <prvAddNewTaskToReadyList+0xd0>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	4a1e      	ldr	r2, [pc, #120]	@ (8002c54 <prvAddNewTaskToReadyList+0xd0>)
 8002bda:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8002c54 <prvAddNewTaskToReadyList+0xd0>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002be8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c58 <prvAddNewTaskToReadyList+0xd4>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d903      	bls.n	8002bf8 <prvAddNewTaskToReadyList+0x74>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bf4:	4a18      	ldr	r2, [pc, #96]	@ (8002c58 <prvAddNewTaskToReadyList+0xd4>)
 8002bf6:	6013      	str	r3, [r2, #0]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	4413      	add	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	4a15      	ldr	r2, [pc, #84]	@ (8002c5c <prvAddNewTaskToReadyList+0xd8>)
 8002c06:	441a      	add	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	3304      	adds	r3, #4
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	4610      	mov	r0, r2
 8002c10:	f7ff f8e9 	bl	8001de6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002c14:	f001 fa62 	bl	80040dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002c18:	4b0d      	ldr	r3, [pc, #52]	@ (8002c50 <prvAddNewTaskToReadyList+0xcc>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d00e      	beq.n	8002c3e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002c20:	4b0a      	ldr	r3, [pc, #40]	@ (8002c4c <prvAddNewTaskToReadyList+0xc8>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d207      	bcs.n	8002c3e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002c60 <prvAddNewTaskToReadyList+0xdc>)
 8002c30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c34:	601a      	str	r2, [r3, #0]
 8002c36:	f3bf 8f4f 	dsb	sy
 8002c3a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002c3e:	bf00      	nop
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	20000d3c 	.word	0x20000d3c
 8002c4c:	20000868 	.word	0x20000868
 8002c50:	20000d48 	.word	0x20000d48
 8002c54:	20000d58 	.word	0x20000d58
 8002c58:	20000d44 	.word	0x20000d44
 8002c5c:	2000086c 	.word	0x2000086c
 8002c60:	e000ed04 	.word	0xe000ed04

08002c64 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d018      	beq.n	8002ca8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002c76:	4b14      	ldr	r3, [pc, #80]	@ (8002cc8 <vTaskDelay+0x64>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00b      	beq.n	8002c96 <vTaskDelay+0x32>
	__asm volatile
 8002c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c82:	f383 8811 	msr	BASEPRI, r3
 8002c86:	f3bf 8f6f 	isb	sy
 8002c8a:	f3bf 8f4f 	dsb	sy
 8002c8e:	60bb      	str	r3, [r7, #8]
}
 8002c90:	bf00      	nop
 8002c92:	bf00      	nop
 8002c94:	e7fd      	b.n	8002c92 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002c96:	f000 f88b 	bl	8002db0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002c9a:	2100      	movs	r1, #0
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 fd09 	bl	80036b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002ca2:	f000 f893 	bl	8002dcc <xTaskResumeAll>
 8002ca6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d107      	bne.n	8002cbe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002cae:	4b07      	ldr	r3, [pc, #28]	@ (8002ccc <vTaskDelay+0x68>)
 8002cb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002cb4:	601a      	str	r2, [r3, #0]
 8002cb6:	f3bf 8f4f 	dsb	sy
 8002cba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002cbe:	bf00      	nop
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	20000d64 	.word	0x20000d64
 8002ccc:	e000ed04 	.word	0xe000ed04

08002cd0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b08a      	sub	sp, #40	@ 0x28
 8002cd4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002cde:	463a      	mov	r2, r7
 8002ce0:	1d39      	adds	r1, r7, #4
 8002ce2:	f107 0308 	add.w	r3, r7, #8
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff f81c 	bl	8001d24 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002cec:	6839      	ldr	r1, [r7, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	68ba      	ldr	r2, [r7, #8]
 8002cf2:	9202      	str	r2, [sp, #8]
 8002cf4:	9301      	str	r3, [sp, #4]
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	460a      	mov	r2, r1
 8002cfe:	4924      	ldr	r1, [pc, #144]	@ (8002d90 <vTaskStartScheduler+0xc0>)
 8002d00:	4824      	ldr	r0, [pc, #144]	@ (8002d94 <vTaskStartScheduler+0xc4>)
 8002d02:	f7ff fdf1 	bl	80028e8 <xTaskCreateStatic>
 8002d06:	4603      	mov	r3, r0
 8002d08:	4a23      	ldr	r2, [pc, #140]	@ (8002d98 <vTaskStartScheduler+0xc8>)
 8002d0a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002d0c:	4b22      	ldr	r3, [pc, #136]	@ (8002d98 <vTaskStartScheduler+0xc8>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d002      	beq.n	8002d1a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002d14:	2301      	movs	r3, #1
 8002d16:	617b      	str	r3, [r7, #20]
 8002d18:	e001      	b.n	8002d1e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d102      	bne.n	8002d2a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002d24:	f000 fd1a 	bl	800375c <xTimerCreateTimerTask>
 8002d28:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d11b      	bne.n	8002d68 <vTaskStartScheduler+0x98>
	__asm volatile
 8002d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d34:	f383 8811 	msr	BASEPRI, r3
 8002d38:	f3bf 8f6f 	isb	sy
 8002d3c:	f3bf 8f4f 	dsb	sy
 8002d40:	613b      	str	r3, [r7, #16]
}
 8002d42:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002d44:	4b15      	ldr	r3, [pc, #84]	@ (8002d9c <vTaskStartScheduler+0xcc>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	3354      	adds	r3, #84	@ 0x54
 8002d4a:	4a15      	ldr	r2, [pc, #84]	@ (8002da0 <vTaskStartScheduler+0xd0>)
 8002d4c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002d4e:	4b15      	ldr	r3, [pc, #84]	@ (8002da4 <vTaskStartScheduler+0xd4>)
 8002d50:	f04f 32ff 	mov.w	r2, #4294967295
 8002d54:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002d56:	4b14      	ldr	r3, [pc, #80]	@ (8002da8 <vTaskStartScheduler+0xd8>)
 8002d58:	2201      	movs	r2, #1
 8002d5a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002d5c:	4b13      	ldr	r3, [pc, #76]	@ (8002dac <vTaskStartScheduler+0xdc>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002d62:	f001 f8e5 	bl	8003f30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002d66:	e00f      	b.n	8002d88 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6e:	d10b      	bne.n	8002d88 <vTaskStartScheduler+0xb8>
	__asm volatile
 8002d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d74:	f383 8811 	msr	BASEPRI, r3
 8002d78:	f3bf 8f6f 	isb	sy
 8002d7c:	f3bf 8f4f 	dsb	sy
 8002d80:	60fb      	str	r3, [r7, #12]
}
 8002d82:	bf00      	nop
 8002d84:	bf00      	nop
 8002d86:	e7fd      	b.n	8002d84 <vTaskStartScheduler+0xb4>
}
 8002d88:	bf00      	nop
 8002d8a:	3718      	adds	r7, #24
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	080048b4 	.word	0x080048b4
 8002d94:	080033e1 	.word	0x080033e1
 8002d98:	20000d60 	.word	0x20000d60
 8002d9c:	20000868 	.word	0x20000868
 8002da0:	20000010 	.word	0x20000010
 8002da4:	20000d5c 	.word	0x20000d5c
 8002da8:	20000d48 	.word	0x20000d48
 8002dac:	20000d40 	.word	0x20000d40

08002db0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002db4:	4b04      	ldr	r3, [pc, #16]	@ (8002dc8 <vTaskSuspendAll+0x18>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	3301      	adds	r3, #1
 8002dba:	4a03      	ldr	r2, [pc, #12]	@ (8002dc8 <vTaskSuspendAll+0x18>)
 8002dbc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002dbe:	bf00      	nop
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	20000d64 	.word	0x20000d64

08002dcc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002dda:	4b42      	ldr	r3, [pc, #264]	@ (8002ee4 <xTaskResumeAll+0x118>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d10b      	bne.n	8002dfa <xTaskResumeAll+0x2e>
	__asm volatile
 8002de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002de6:	f383 8811 	msr	BASEPRI, r3
 8002dea:	f3bf 8f6f 	isb	sy
 8002dee:	f3bf 8f4f 	dsb	sy
 8002df2:	603b      	str	r3, [r7, #0]
}
 8002df4:	bf00      	nop
 8002df6:	bf00      	nop
 8002df8:	e7fd      	b.n	8002df6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002dfa:	f001 f93d 	bl	8004078 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002dfe:	4b39      	ldr	r3, [pc, #228]	@ (8002ee4 <xTaskResumeAll+0x118>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	3b01      	subs	r3, #1
 8002e04:	4a37      	ldr	r2, [pc, #220]	@ (8002ee4 <xTaskResumeAll+0x118>)
 8002e06:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e08:	4b36      	ldr	r3, [pc, #216]	@ (8002ee4 <xTaskResumeAll+0x118>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d162      	bne.n	8002ed6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002e10:	4b35      	ldr	r3, [pc, #212]	@ (8002ee8 <xTaskResumeAll+0x11c>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d05e      	beq.n	8002ed6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002e18:	e02f      	b.n	8002e7a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e1a:	4b34      	ldr	r3, [pc, #208]	@ (8002eec <xTaskResumeAll+0x120>)
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	3318      	adds	r3, #24
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7ff f83a 	bl	8001ea0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	3304      	adds	r3, #4
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7ff f835 	bl	8001ea0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e3a:	4b2d      	ldr	r3, [pc, #180]	@ (8002ef0 <xTaskResumeAll+0x124>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d903      	bls.n	8002e4a <xTaskResumeAll+0x7e>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e46:	4a2a      	ldr	r2, [pc, #168]	@ (8002ef0 <xTaskResumeAll+0x124>)
 8002e48:	6013      	str	r3, [r2, #0]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e4e:	4613      	mov	r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	4413      	add	r3, r2
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	4a27      	ldr	r2, [pc, #156]	@ (8002ef4 <xTaskResumeAll+0x128>)
 8002e58:	441a      	add	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	4619      	mov	r1, r3
 8002e60:	4610      	mov	r0, r2
 8002e62:	f7fe ffc0 	bl	8001de6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e6a:	4b23      	ldr	r3, [pc, #140]	@ (8002ef8 <xTaskResumeAll+0x12c>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d302      	bcc.n	8002e7a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8002e74:	4b21      	ldr	r3, [pc, #132]	@ (8002efc <xTaskResumeAll+0x130>)
 8002e76:	2201      	movs	r2, #1
 8002e78:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002e7a:	4b1c      	ldr	r3, [pc, #112]	@ (8002eec <xTaskResumeAll+0x120>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1cb      	bne.n	8002e1a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d001      	beq.n	8002e8c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002e88:	f000 fb66 	bl	8003558 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002e8c:	4b1c      	ldr	r3, [pc, #112]	@ (8002f00 <xTaskResumeAll+0x134>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d010      	beq.n	8002eba <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002e98:	f000 f846 	bl	8002f28 <xTaskIncrementTick>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d002      	beq.n	8002ea8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8002ea2:	4b16      	ldr	r3, [pc, #88]	@ (8002efc <xTaskResumeAll+0x130>)
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d1f1      	bne.n	8002e98 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8002eb4:	4b12      	ldr	r3, [pc, #72]	@ (8002f00 <xTaskResumeAll+0x134>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002eba:	4b10      	ldr	r3, [pc, #64]	@ (8002efc <xTaskResumeAll+0x130>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d009      	beq.n	8002ed6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8002f04 <xTaskResumeAll+0x138>)
 8002ec8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ecc:	601a      	str	r2, [r3, #0]
 8002ece:	f3bf 8f4f 	dsb	sy
 8002ed2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002ed6:	f001 f901 	bl	80040dc <vPortExitCritical>

	return xAlreadyYielded;
 8002eda:	68bb      	ldr	r3, [r7, #8]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3710      	adds	r7, #16
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	20000d64 	.word	0x20000d64
 8002ee8:	20000d3c 	.word	0x20000d3c
 8002eec:	20000cfc 	.word	0x20000cfc
 8002ef0:	20000d44 	.word	0x20000d44
 8002ef4:	2000086c 	.word	0x2000086c
 8002ef8:	20000868 	.word	0x20000868
 8002efc:	20000d50 	.word	0x20000d50
 8002f00:	20000d4c 	.word	0x20000d4c
 8002f04:	e000ed04 	.word	0xe000ed04

08002f08 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002f0e:	4b05      	ldr	r3, [pc, #20]	@ (8002f24 <xTaskGetTickCount+0x1c>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002f14:	687b      	ldr	r3, [r7, #4]
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop
 8002f24:	20000d40 	.word	0x20000d40

08002f28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b086      	sub	sp, #24
 8002f2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002f32:	4b4f      	ldr	r3, [pc, #316]	@ (8003070 <xTaskIncrementTick+0x148>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	f040 8090 	bne.w	800305c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002f3c:	4b4d      	ldr	r3, [pc, #308]	@ (8003074 <xTaskIncrementTick+0x14c>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	3301      	adds	r3, #1
 8002f42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002f44:	4a4b      	ldr	r2, [pc, #300]	@ (8003074 <xTaskIncrementTick+0x14c>)
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d121      	bne.n	8002f94 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002f50:	4b49      	ldr	r3, [pc, #292]	@ (8003078 <xTaskIncrementTick+0x150>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d00b      	beq.n	8002f72 <xTaskIncrementTick+0x4a>
	__asm volatile
 8002f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f5e:	f383 8811 	msr	BASEPRI, r3
 8002f62:	f3bf 8f6f 	isb	sy
 8002f66:	f3bf 8f4f 	dsb	sy
 8002f6a:	603b      	str	r3, [r7, #0]
}
 8002f6c:	bf00      	nop
 8002f6e:	bf00      	nop
 8002f70:	e7fd      	b.n	8002f6e <xTaskIncrementTick+0x46>
 8002f72:	4b41      	ldr	r3, [pc, #260]	@ (8003078 <xTaskIncrementTick+0x150>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	4b40      	ldr	r3, [pc, #256]	@ (800307c <xTaskIncrementTick+0x154>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a3e      	ldr	r2, [pc, #248]	@ (8003078 <xTaskIncrementTick+0x150>)
 8002f7e:	6013      	str	r3, [r2, #0]
 8002f80:	4a3e      	ldr	r2, [pc, #248]	@ (800307c <xTaskIncrementTick+0x154>)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6013      	str	r3, [r2, #0]
 8002f86:	4b3e      	ldr	r3, [pc, #248]	@ (8003080 <xTaskIncrementTick+0x158>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	4a3c      	ldr	r2, [pc, #240]	@ (8003080 <xTaskIncrementTick+0x158>)
 8002f8e:	6013      	str	r3, [r2, #0]
 8002f90:	f000 fae2 	bl	8003558 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002f94:	4b3b      	ldr	r3, [pc, #236]	@ (8003084 <xTaskIncrementTick+0x15c>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	693a      	ldr	r2, [r7, #16]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d349      	bcc.n	8003032 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f9e:	4b36      	ldr	r3, [pc, #216]	@ (8003078 <xTaskIncrementTick+0x150>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d104      	bne.n	8002fb2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fa8:	4b36      	ldr	r3, [pc, #216]	@ (8003084 <xTaskIncrementTick+0x15c>)
 8002faa:	f04f 32ff 	mov.w	r2, #4294967295
 8002fae:	601a      	str	r2, [r3, #0]
					break;
 8002fb0:	e03f      	b.n	8003032 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002fb2:	4b31      	ldr	r3, [pc, #196]	@ (8003078 <xTaskIncrementTick+0x150>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d203      	bcs.n	8002fd2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002fca:	4a2e      	ldr	r2, [pc, #184]	@ (8003084 <xTaskIncrementTick+0x15c>)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002fd0:	e02f      	b.n	8003032 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	3304      	adds	r3, #4
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7fe ff62 	bl	8001ea0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d004      	beq.n	8002fee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	3318      	adds	r3, #24
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7fe ff59 	bl	8001ea0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ff2:	4b25      	ldr	r3, [pc, #148]	@ (8003088 <xTaskIncrementTick+0x160>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d903      	bls.n	8003002 <xTaskIncrementTick+0xda>
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ffe:	4a22      	ldr	r2, [pc, #136]	@ (8003088 <xTaskIncrementTick+0x160>)
 8003000:	6013      	str	r3, [r2, #0]
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003006:	4613      	mov	r3, r2
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	4413      	add	r3, r2
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	4a1f      	ldr	r2, [pc, #124]	@ (800308c <xTaskIncrementTick+0x164>)
 8003010:	441a      	add	r2, r3
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	3304      	adds	r3, #4
 8003016:	4619      	mov	r1, r3
 8003018:	4610      	mov	r0, r2
 800301a:	f7fe fee4 	bl	8001de6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003022:	4b1b      	ldr	r3, [pc, #108]	@ (8003090 <xTaskIncrementTick+0x168>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003028:	429a      	cmp	r2, r3
 800302a:	d3b8      	bcc.n	8002f9e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800302c:	2301      	movs	r3, #1
 800302e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003030:	e7b5      	b.n	8002f9e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003032:	4b17      	ldr	r3, [pc, #92]	@ (8003090 <xTaskIncrementTick+0x168>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003038:	4914      	ldr	r1, [pc, #80]	@ (800308c <xTaskIncrementTick+0x164>)
 800303a:	4613      	mov	r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	4413      	add	r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	440b      	add	r3, r1
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d901      	bls.n	800304e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800304a:	2301      	movs	r3, #1
 800304c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800304e:	4b11      	ldr	r3, [pc, #68]	@ (8003094 <xTaskIncrementTick+0x16c>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d007      	beq.n	8003066 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003056:	2301      	movs	r3, #1
 8003058:	617b      	str	r3, [r7, #20]
 800305a:	e004      	b.n	8003066 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800305c:	4b0e      	ldr	r3, [pc, #56]	@ (8003098 <xTaskIncrementTick+0x170>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	3301      	adds	r3, #1
 8003062:	4a0d      	ldr	r2, [pc, #52]	@ (8003098 <xTaskIncrementTick+0x170>)
 8003064:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003066:	697b      	ldr	r3, [r7, #20]
}
 8003068:	4618      	mov	r0, r3
 800306a:	3718      	adds	r7, #24
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	20000d64 	.word	0x20000d64
 8003074:	20000d40 	.word	0x20000d40
 8003078:	20000cf4 	.word	0x20000cf4
 800307c:	20000cf8 	.word	0x20000cf8
 8003080:	20000d54 	.word	0x20000d54
 8003084:	20000d5c 	.word	0x20000d5c
 8003088:	20000d44 	.word	0x20000d44
 800308c:	2000086c 	.word	0x2000086c
 8003090:	20000868 	.word	0x20000868
 8003094:	20000d50 	.word	0x20000d50
 8003098:	20000d4c 	.word	0x20000d4c

0800309c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80030a2:	4b2b      	ldr	r3, [pc, #172]	@ (8003150 <vTaskSwitchContext+0xb4>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d003      	beq.n	80030b2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80030aa:	4b2a      	ldr	r3, [pc, #168]	@ (8003154 <vTaskSwitchContext+0xb8>)
 80030ac:	2201      	movs	r2, #1
 80030ae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80030b0:	e047      	b.n	8003142 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80030b2:	4b28      	ldr	r3, [pc, #160]	@ (8003154 <vTaskSwitchContext+0xb8>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030b8:	4b27      	ldr	r3, [pc, #156]	@ (8003158 <vTaskSwitchContext+0xbc>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	60fb      	str	r3, [r7, #12]
 80030be:	e011      	b.n	80030e4 <vTaskSwitchContext+0x48>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10b      	bne.n	80030de <vTaskSwitchContext+0x42>
	__asm volatile
 80030c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030ca:	f383 8811 	msr	BASEPRI, r3
 80030ce:	f3bf 8f6f 	isb	sy
 80030d2:	f3bf 8f4f 	dsb	sy
 80030d6:	607b      	str	r3, [r7, #4]
}
 80030d8:	bf00      	nop
 80030da:	bf00      	nop
 80030dc:	e7fd      	b.n	80030da <vTaskSwitchContext+0x3e>
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	3b01      	subs	r3, #1
 80030e2:	60fb      	str	r3, [r7, #12]
 80030e4:	491d      	ldr	r1, [pc, #116]	@ (800315c <vTaskSwitchContext+0xc0>)
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	4613      	mov	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4413      	add	r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	440b      	add	r3, r1
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d0e3      	beq.n	80030c0 <vTaskSwitchContext+0x24>
 80030f8:	68fa      	ldr	r2, [r7, #12]
 80030fa:	4613      	mov	r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	4413      	add	r3, r2
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	4a16      	ldr	r2, [pc, #88]	@ (800315c <vTaskSwitchContext+0xc0>)
 8003104:	4413      	add	r3, r2
 8003106:	60bb      	str	r3, [r7, #8]
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	685a      	ldr	r2, [r3, #4]
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	605a      	str	r2, [r3, #4]
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	3308      	adds	r3, #8
 800311a:	429a      	cmp	r2, r3
 800311c:	d104      	bne.n	8003128 <vTaskSwitchContext+0x8c>
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	685a      	ldr	r2, [r3, #4]
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	605a      	str	r2, [r3, #4]
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	4a0c      	ldr	r2, [pc, #48]	@ (8003160 <vTaskSwitchContext+0xc4>)
 8003130:	6013      	str	r3, [r2, #0]
 8003132:	4a09      	ldr	r2, [pc, #36]	@ (8003158 <vTaskSwitchContext+0xbc>)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003138:	4b09      	ldr	r3, [pc, #36]	@ (8003160 <vTaskSwitchContext+0xc4>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	3354      	adds	r3, #84	@ 0x54
 800313e:	4a09      	ldr	r2, [pc, #36]	@ (8003164 <vTaskSwitchContext+0xc8>)
 8003140:	6013      	str	r3, [r2, #0]
}
 8003142:	bf00      	nop
 8003144:	3714      	adds	r7, #20
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	20000d64 	.word	0x20000d64
 8003154:	20000d50 	.word	0x20000d50
 8003158:	20000d44 	.word	0x20000d44
 800315c:	2000086c 	.word	0x2000086c
 8003160:	20000868 	.word	0x20000868
 8003164:	20000010 	.word	0x20000010

08003168 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d10b      	bne.n	8003190 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800317c:	f383 8811 	msr	BASEPRI, r3
 8003180:	f3bf 8f6f 	isb	sy
 8003184:	f3bf 8f4f 	dsb	sy
 8003188:	60fb      	str	r3, [r7, #12]
}
 800318a:	bf00      	nop
 800318c:	bf00      	nop
 800318e:	e7fd      	b.n	800318c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003190:	4b07      	ldr	r3, [pc, #28]	@ (80031b0 <vTaskPlaceOnEventList+0x48>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	3318      	adds	r3, #24
 8003196:	4619      	mov	r1, r3
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f7fe fe48 	bl	8001e2e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800319e:	2101      	movs	r1, #1
 80031a0:	6838      	ldr	r0, [r7, #0]
 80031a2:	f000 fa87 	bl	80036b4 <prvAddCurrentTaskToDelayedList>
}
 80031a6:	bf00      	nop
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	20000868 	.word	0x20000868

080031b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10b      	bne.n	80031de <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80031c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031ca:	f383 8811 	msr	BASEPRI, r3
 80031ce:	f3bf 8f6f 	isb	sy
 80031d2:	f3bf 8f4f 	dsb	sy
 80031d6:	617b      	str	r3, [r7, #20]
}
 80031d8:	bf00      	nop
 80031da:	bf00      	nop
 80031dc:	e7fd      	b.n	80031da <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80031de:	4b0a      	ldr	r3, [pc, #40]	@ (8003208 <vTaskPlaceOnEventListRestricted+0x54>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	3318      	adds	r3, #24
 80031e4:	4619      	mov	r1, r3
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f7fe fdfd 	bl	8001de6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d002      	beq.n	80031f8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80031f2:	f04f 33ff 	mov.w	r3, #4294967295
 80031f6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80031f8:	6879      	ldr	r1, [r7, #4]
 80031fa:	68b8      	ldr	r0, [r7, #8]
 80031fc:	f000 fa5a 	bl	80036b4 <prvAddCurrentTaskToDelayedList>
	}
 8003200:	bf00      	nop
 8003202:	3718      	adds	r7, #24
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	20000868 	.word	0x20000868

0800320c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d10b      	bne.n	800323a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003226:	f383 8811 	msr	BASEPRI, r3
 800322a:	f3bf 8f6f 	isb	sy
 800322e:	f3bf 8f4f 	dsb	sy
 8003232:	60fb      	str	r3, [r7, #12]
}
 8003234:	bf00      	nop
 8003236:	bf00      	nop
 8003238:	e7fd      	b.n	8003236 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	3318      	adds	r3, #24
 800323e:	4618      	mov	r0, r3
 8003240:	f7fe fe2e 	bl	8001ea0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003244:	4b1d      	ldr	r3, [pc, #116]	@ (80032bc <xTaskRemoveFromEventList+0xb0>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d11d      	bne.n	8003288 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	3304      	adds	r3, #4
 8003250:	4618      	mov	r0, r3
 8003252:	f7fe fe25 	bl	8001ea0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800325a:	4b19      	ldr	r3, [pc, #100]	@ (80032c0 <xTaskRemoveFromEventList+0xb4>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	429a      	cmp	r2, r3
 8003260:	d903      	bls.n	800326a <xTaskRemoveFromEventList+0x5e>
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003266:	4a16      	ldr	r2, [pc, #88]	@ (80032c0 <xTaskRemoveFromEventList+0xb4>)
 8003268:	6013      	str	r3, [r2, #0]
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800326e:	4613      	mov	r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	4413      	add	r3, r2
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	4a13      	ldr	r2, [pc, #76]	@ (80032c4 <xTaskRemoveFromEventList+0xb8>)
 8003278:	441a      	add	r2, r3
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	3304      	adds	r3, #4
 800327e:	4619      	mov	r1, r3
 8003280:	4610      	mov	r0, r2
 8003282:	f7fe fdb0 	bl	8001de6 <vListInsertEnd>
 8003286:	e005      	b.n	8003294 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	3318      	adds	r3, #24
 800328c:	4619      	mov	r1, r3
 800328e:	480e      	ldr	r0, [pc, #56]	@ (80032c8 <xTaskRemoveFromEventList+0xbc>)
 8003290:	f7fe fda9 	bl	8001de6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003298:	4b0c      	ldr	r3, [pc, #48]	@ (80032cc <xTaskRemoveFromEventList+0xc0>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329e:	429a      	cmp	r2, r3
 80032a0:	d905      	bls.n	80032ae <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80032a2:	2301      	movs	r3, #1
 80032a4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80032a6:	4b0a      	ldr	r3, [pc, #40]	@ (80032d0 <xTaskRemoveFromEventList+0xc4>)
 80032a8:	2201      	movs	r2, #1
 80032aa:	601a      	str	r2, [r3, #0]
 80032ac:	e001      	b.n	80032b2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80032ae:	2300      	movs	r3, #0
 80032b0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80032b2:	697b      	ldr	r3, [r7, #20]
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3718      	adds	r7, #24
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	20000d64 	.word	0x20000d64
 80032c0:	20000d44 	.word	0x20000d44
 80032c4:	2000086c 	.word	0x2000086c
 80032c8:	20000cfc 	.word	0x20000cfc
 80032cc:	20000868 	.word	0x20000868
 80032d0:	20000d50 	.word	0x20000d50

080032d4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80032dc:	4b06      	ldr	r3, [pc, #24]	@ (80032f8 <vTaskInternalSetTimeOutState+0x24>)
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80032e4:	4b05      	ldr	r3, [pc, #20]	@ (80032fc <vTaskInternalSetTimeOutState+0x28>)
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	605a      	str	r2, [r3, #4]
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	20000d54 	.word	0x20000d54
 80032fc:	20000d40 	.word	0x20000d40

08003300 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b088      	sub	sp, #32
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10b      	bne.n	8003328 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003314:	f383 8811 	msr	BASEPRI, r3
 8003318:	f3bf 8f6f 	isb	sy
 800331c:	f3bf 8f4f 	dsb	sy
 8003320:	613b      	str	r3, [r7, #16]
}
 8003322:	bf00      	nop
 8003324:	bf00      	nop
 8003326:	e7fd      	b.n	8003324 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d10b      	bne.n	8003346 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800332e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003332:	f383 8811 	msr	BASEPRI, r3
 8003336:	f3bf 8f6f 	isb	sy
 800333a:	f3bf 8f4f 	dsb	sy
 800333e:	60fb      	str	r3, [r7, #12]
}
 8003340:	bf00      	nop
 8003342:	bf00      	nop
 8003344:	e7fd      	b.n	8003342 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003346:	f000 fe97 	bl	8004078 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800334a:	4b1d      	ldr	r3, [pc, #116]	@ (80033c0 <xTaskCheckForTimeOut+0xc0>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003362:	d102      	bne.n	800336a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003364:	2300      	movs	r3, #0
 8003366:	61fb      	str	r3, [r7, #28]
 8003368:	e023      	b.n	80033b2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	4b15      	ldr	r3, [pc, #84]	@ (80033c4 <xTaskCheckForTimeOut+0xc4>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	429a      	cmp	r2, r3
 8003374:	d007      	beq.n	8003386 <xTaskCheckForTimeOut+0x86>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	429a      	cmp	r2, r3
 800337e:	d302      	bcc.n	8003386 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003380:	2301      	movs	r3, #1
 8003382:	61fb      	str	r3, [r7, #28]
 8003384:	e015      	b.n	80033b2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	697a      	ldr	r2, [r7, #20]
 800338c:	429a      	cmp	r2, r3
 800338e:	d20b      	bcs.n	80033a8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	1ad2      	subs	r2, r2, r3
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f7ff ff99 	bl	80032d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80033a2:	2300      	movs	r3, #0
 80033a4:	61fb      	str	r3, [r7, #28]
 80033a6:	e004      	b.n	80033b2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	2200      	movs	r2, #0
 80033ac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80033ae:	2301      	movs	r3, #1
 80033b0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80033b2:	f000 fe93 	bl	80040dc <vPortExitCritical>

	return xReturn;
 80033b6:	69fb      	ldr	r3, [r7, #28]
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3720      	adds	r7, #32
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	20000d40 	.word	0x20000d40
 80033c4:	20000d54 	.word	0x20000d54

080033c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80033cc:	4b03      	ldr	r3, [pc, #12]	@ (80033dc <vTaskMissedYield+0x14>)
 80033ce:	2201      	movs	r2, #1
 80033d0:	601a      	str	r2, [r3, #0]
}
 80033d2:	bf00      	nop
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr
 80033dc:	20000d50 	.word	0x20000d50

080033e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80033e8:	f000 f852 	bl	8003490 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80033ec:	4b06      	ldr	r3, [pc, #24]	@ (8003408 <prvIdleTask+0x28>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d9f9      	bls.n	80033e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80033f4:	4b05      	ldr	r3, [pc, #20]	@ (800340c <prvIdleTask+0x2c>)
 80033f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	f3bf 8f4f 	dsb	sy
 8003400:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003404:	e7f0      	b.n	80033e8 <prvIdleTask+0x8>
 8003406:	bf00      	nop
 8003408:	2000086c 	.word	0x2000086c
 800340c:	e000ed04 	.word	0xe000ed04

08003410 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003416:	2300      	movs	r3, #0
 8003418:	607b      	str	r3, [r7, #4]
 800341a:	e00c      	b.n	8003436 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	4613      	mov	r3, r2
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	4413      	add	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	4a12      	ldr	r2, [pc, #72]	@ (8003470 <prvInitialiseTaskLists+0x60>)
 8003428:	4413      	add	r3, r2
 800342a:	4618      	mov	r0, r3
 800342c:	f7fe fcae 	bl	8001d8c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	3301      	adds	r3, #1
 8003434:	607b      	str	r3, [r7, #4]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2b37      	cmp	r3, #55	@ 0x37
 800343a:	d9ef      	bls.n	800341c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800343c:	480d      	ldr	r0, [pc, #52]	@ (8003474 <prvInitialiseTaskLists+0x64>)
 800343e:	f7fe fca5 	bl	8001d8c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003442:	480d      	ldr	r0, [pc, #52]	@ (8003478 <prvInitialiseTaskLists+0x68>)
 8003444:	f7fe fca2 	bl	8001d8c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003448:	480c      	ldr	r0, [pc, #48]	@ (800347c <prvInitialiseTaskLists+0x6c>)
 800344a:	f7fe fc9f 	bl	8001d8c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800344e:	480c      	ldr	r0, [pc, #48]	@ (8003480 <prvInitialiseTaskLists+0x70>)
 8003450:	f7fe fc9c 	bl	8001d8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003454:	480b      	ldr	r0, [pc, #44]	@ (8003484 <prvInitialiseTaskLists+0x74>)
 8003456:	f7fe fc99 	bl	8001d8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800345a:	4b0b      	ldr	r3, [pc, #44]	@ (8003488 <prvInitialiseTaskLists+0x78>)
 800345c:	4a05      	ldr	r2, [pc, #20]	@ (8003474 <prvInitialiseTaskLists+0x64>)
 800345e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003460:	4b0a      	ldr	r3, [pc, #40]	@ (800348c <prvInitialiseTaskLists+0x7c>)
 8003462:	4a05      	ldr	r2, [pc, #20]	@ (8003478 <prvInitialiseTaskLists+0x68>)
 8003464:	601a      	str	r2, [r3, #0]
}
 8003466:	bf00      	nop
 8003468:	3708      	adds	r7, #8
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	2000086c 	.word	0x2000086c
 8003474:	20000ccc 	.word	0x20000ccc
 8003478:	20000ce0 	.word	0x20000ce0
 800347c:	20000cfc 	.word	0x20000cfc
 8003480:	20000d10 	.word	0x20000d10
 8003484:	20000d28 	.word	0x20000d28
 8003488:	20000cf4 	.word	0x20000cf4
 800348c:	20000cf8 	.word	0x20000cf8

08003490 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003496:	e019      	b.n	80034cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003498:	f000 fdee 	bl	8004078 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800349c:	4b10      	ldr	r3, [pc, #64]	@ (80034e0 <prvCheckTasksWaitingTermination+0x50>)
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	3304      	adds	r3, #4
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7fe fcf9 	bl	8001ea0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80034ae:	4b0d      	ldr	r3, [pc, #52]	@ (80034e4 <prvCheckTasksWaitingTermination+0x54>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	3b01      	subs	r3, #1
 80034b4:	4a0b      	ldr	r2, [pc, #44]	@ (80034e4 <prvCheckTasksWaitingTermination+0x54>)
 80034b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80034b8:	4b0b      	ldr	r3, [pc, #44]	@ (80034e8 <prvCheckTasksWaitingTermination+0x58>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	3b01      	subs	r3, #1
 80034be:	4a0a      	ldr	r2, [pc, #40]	@ (80034e8 <prvCheckTasksWaitingTermination+0x58>)
 80034c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80034c2:	f000 fe0b 	bl	80040dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 f810 	bl	80034ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80034cc:	4b06      	ldr	r3, [pc, #24]	@ (80034e8 <prvCheckTasksWaitingTermination+0x58>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1e1      	bne.n	8003498 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80034d4:	bf00      	nop
 80034d6:	bf00      	nop
 80034d8:	3708      	adds	r7, #8
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	20000d10 	.word	0x20000d10
 80034e4:	20000d3c 	.word	0x20000d3c
 80034e8:	20000d24 	.word	0x20000d24

080034ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3354      	adds	r3, #84	@ 0x54
 80034f8:	4618      	mov	r0, r3
 80034fa:	f001 f8d5 	bl	80046a8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8003504:	2b00      	cmp	r3, #0
 8003506:	d108      	bne.n	800351a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350c:	4618      	mov	r0, r3
 800350e:	f000 ffa3 	bl	8004458 <vPortFree>
				vPortFree( pxTCB );
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 ffa0 	bl	8004458 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003518:	e019      	b.n	800354e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8003520:	2b01      	cmp	r3, #1
 8003522:	d103      	bne.n	800352c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f000 ff97 	bl	8004458 <vPortFree>
	}
 800352a:	e010      	b.n	800354e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8003532:	2b02      	cmp	r3, #2
 8003534:	d00b      	beq.n	800354e <prvDeleteTCB+0x62>
	__asm volatile
 8003536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800353a:	f383 8811 	msr	BASEPRI, r3
 800353e:	f3bf 8f6f 	isb	sy
 8003542:	f3bf 8f4f 	dsb	sy
 8003546:	60fb      	str	r3, [r7, #12]
}
 8003548:	bf00      	nop
 800354a:	bf00      	nop
 800354c:	e7fd      	b.n	800354a <prvDeleteTCB+0x5e>
	}
 800354e:	bf00      	nop
 8003550:	3710      	adds	r7, #16
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
	...

08003558 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800355e:	4b0c      	ldr	r3, [pc, #48]	@ (8003590 <prvResetNextTaskUnblockTime+0x38>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d104      	bne.n	8003572 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003568:	4b0a      	ldr	r3, [pc, #40]	@ (8003594 <prvResetNextTaskUnblockTime+0x3c>)
 800356a:	f04f 32ff 	mov.w	r2, #4294967295
 800356e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003570:	e008      	b.n	8003584 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003572:	4b07      	ldr	r3, [pc, #28]	@ (8003590 <prvResetNextTaskUnblockTime+0x38>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	4a04      	ldr	r2, [pc, #16]	@ (8003594 <prvResetNextTaskUnblockTime+0x3c>)
 8003582:	6013      	str	r3, [r2, #0]
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr
 8003590:	20000cf4 	.word	0x20000cf4
 8003594:	20000d5c 	.word	0x20000d5c

08003598 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800359e:	4b0b      	ldr	r3, [pc, #44]	@ (80035cc <xTaskGetSchedulerState+0x34>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d102      	bne.n	80035ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80035a6:	2301      	movs	r3, #1
 80035a8:	607b      	str	r3, [r7, #4]
 80035aa:	e008      	b.n	80035be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035ac:	4b08      	ldr	r3, [pc, #32]	@ (80035d0 <xTaskGetSchedulerState+0x38>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d102      	bne.n	80035ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80035b4:	2302      	movs	r3, #2
 80035b6:	607b      	str	r3, [r7, #4]
 80035b8:	e001      	b.n	80035be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80035ba:	2300      	movs	r3, #0
 80035bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80035be:	687b      	ldr	r3, [r7, #4]
	}
 80035c0:	4618      	mov	r0, r3
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	20000d48 	.word	0x20000d48
 80035d0:	20000d64 	.word	0x20000d64

080035d4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80035e0:	2300      	movs	r3, #0
 80035e2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d058      	beq.n	800369c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80035ea:	4b2f      	ldr	r3, [pc, #188]	@ (80036a8 <xTaskPriorityDisinherit+0xd4>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d00b      	beq.n	800360c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80035f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035f8:	f383 8811 	msr	BASEPRI, r3
 80035fc:	f3bf 8f6f 	isb	sy
 8003600:	f3bf 8f4f 	dsb	sy
 8003604:	60fb      	str	r3, [r7, #12]
}
 8003606:	bf00      	nop
 8003608:	bf00      	nop
 800360a:	e7fd      	b.n	8003608 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10b      	bne.n	800362c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8003614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003618:	f383 8811 	msr	BASEPRI, r3
 800361c:	f3bf 8f6f 	isb	sy
 8003620:	f3bf 8f4f 	dsb	sy
 8003624:	60bb      	str	r3, [r7, #8]
}
 8003626:	bf00      	nop
 8003628:	bf00      	nop
 800362a:	e7fd      	b.n	8003628 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003630:	1e5a      	subs	r2, r3, #1
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800363e:	429a      	cmp	r2, r3
 8003640:	d02c      	beq.n	800369c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003646:	2b00      	cmp	r3, #0
 8003648:	d128      	bne.n	800369c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	3304      	adds	r3, #4
 800364e:	4618      	mov	r0, r3
 8003650:	f7fe fc26 	bl	8001ea0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003660:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800366c:	4b0f      	ldr	r3, [pc, #60]	@ (80036ac <xTaskPriorityDisinherit+0xd8>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	429a      	cmp	r2, r3
 8003672:	d903      	bls.n	800367c <xTaskPriorityDisinherit+0xa8>
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003678:	4a0c      	ldr	r2, [pc, #48]	@ (80036ac <xTaskPriorityDisinherit+0xd8>)
 800367a:	6013      	str	r3, [r2, #0]
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003680:	4613      	mov	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4413      	add	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	4a09      	ldr	r2, [pc, #36]	@ (80036b0 <xTaskPriorityDisinherit+0xdc>)
 800368a:	441a      	add	r2, r3
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	3304      	adds	r3, #4
 8003690:	4619      	mov	r1, r3
 8003692:	4610      	mov	r0, r2
 8003694:	f7fe fba7 	bl	8001de6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003698:	2301      	movs	r3, #1
 800369a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800369c:	697b      	ldr	r3, [r7, #20]
	}
 800369e:	4618      	mov	r0, r3
 80036a0:	3718      	adds	r7, #24
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	20000868 	.word	0x20000868
 80036ac:	20000d44 	.word	0x20000d44
 80036b0:	2000086c 	.word	0x2000086c

080036b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80036be:	4b21      	ldr	r3, [pc, #132]	@ (8003744 <prvAddCurrentTaskToDelayedList+0x90>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80036c4:	4b20      	ldr	r3, [pc, #128]	@ (8003748 <prvAddCurrentTaskToDelayedList+0x94>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	3304      	adds	r3, #4
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7fe fbe8 	bl	8001ea0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d6:	d10a      	bne.n	80036ee <prvAddCurrentTaskToDelayedList+0x3a>
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d007      	beq.n	80036ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036de:	4b1a      	ldr	r3, [pc, #104]	@ (8003748 <prvAddCurrentTaskToDelayedList+0x94>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	3304      	adds	r3, #4
 80036e4:	4619      	mov	r1, r3
 80036e6:	4819      	ldr	r0, [pc, #100]	@ (800374c <prvAddCurrentTaskToDelayedList+0x98>)
 80036e8:	f7fe fb7d 	bl	8001de6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80036ec:	e026      	b.n	800373c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80036ee:	68fa      	ldr	r2, [r7, #12]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	4413      	add	r3, r2
 80036f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80036f6:	4b14      	ldr	r3, [pc, #80]	@ (8003748 <prvAddCurrentTaskToDelayedList+0x94>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68ba      	ldr	r2, [r7, #8]
 80036fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80036fe:	68ba      	ldr	r2, [r7, #8]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	429a      	cmp	r2, r3
 8003704:	d209      	bcs.n	800371a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003706:	4b12      	ldr	r3, [pc, #72]	@ (8003750 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	4b0f      	ldr	r3, [pc, #60]	@ (8003748 <prvAddCurrentTaskToDelayedList+0x94>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	3304      	adds	r3, #4
 8003710:	4619      	mov	r1, r3
 8003712:	4610      	mov	r0, r2
 8003714:	f7fe fb8b 	bl	8001e2e <vListInsert>
}
 8003718:	e010      	b.n	800373c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800371a:	4b0e      	ldr	r3, [pc, #56]	@ (8003754 <prvAddCurrentTaskToDelayedList+0xa0>)
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	4b0a      	ldr	r3, [pc, #40]	@ (8003748 <prvAddCurrentTaskToDelayedList+0x94>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	3304      	adds	r3, #4
 8003724:	4619      	mov	r1, r3
 8003726:	4610      	mov	r0, r2
 8003728:	f7fe fb81 	bl	8001e2e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800372c:	4b0a      	ldr	r3, [pc, #40]	@ (8003758 <prvAddCurrentTaskToDelayedList+0xa4>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68ba      	ldr	r2, [r7, #8]
 8003732:	429a      	cmp	r2, r3
 8003734:	d202      	bcs.n	800373c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003736:	4a08      	ldr	r2, [pc, #32]	@ (8003758 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	6013      	str	r3, [r2, #0]
}
 800373c:	bf00      	nop
 800373e:	3710      	adds	r7, #16
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	20000d40 	.word	0x20000d40
 8003748:	20000868 	.word	0x20000868
 800374c:	20000d28 	.word	0x20000d28
 8003750:	20000cf8 	.word	0x20000cf8
 8003754:	20000cf4 	.word	0x20000cf4
 8003758:	20000d5c 	.word	0x20000d5c

0800375c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b08a      	sub	sp, #40	@ 0x28
 8003760:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003762:	2300      	movs	r3, #0
 8003764:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003766:	f000 fb13 	bl	8003d90 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800376a:	4b1d      	ldr	r3, [pc, #116]	@ (80037e0 <xTimerCreateTimerTask+0x84>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d021      	beq.n	80037b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003772:	2300      	movs	r3, #0
 8003774:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003776:	2300      	movs	r3, #0
 8003778:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800377a:	1d3a      	adds	r2, r7, #4
 800377c:	f107 0108 	add.w	r1, r7, #8
 8003780:	f107 030c 	add.w	r3, r7, #12
 8003784:	4618      	mov	r0, r3
 8003786:	f7fe fae7 	bl	8001d58 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800378a:	6879      	ldr	r1, [r7, #4]
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	9202      	str	r2, [sp, #8]
 8003792:	9301      	str	r3, [sp, #4]
 8003794:	2302      	movs	r3, #2
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	2300      	movs	r3, #0
 800379a:	460a      	mov	r2, r1
 800379c:	4911      	ldr	r1, [pc, #68]	@ (80037e4 <xTimerCreateTimerTask+0x88>)
 800379e:	4812      	ldr	r0, [pc, #72]	@ (80037e8 <xTimerCreateTimerTask+0x8c>)
 80037a0:	f7ff f8a2 	bl	80028e8 <xTaskCreateStatic>
 80037a4:	4603      	mov	r3, r0
 80037a6:	4a11      	ldr	r2, [pc, #68]	@ (80037ec <xTimerCreateTimerTask+0x90>)
 80037a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80037aa:	4b10      	ldr	r3, [pc, #64]	@ (80037ec <xTimerCreateTimerTask+0x90>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80037b2:	2301      	movs	r3, #1
 80037b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10b      	bne.n	80037d4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80037bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037c0:	f383 8811 	msr	BASEPRI, r3
 80037c4:	f3bf 8f6f 	isb	sy
 80037c8:	f3bf 8f4f 	dsb	sy
 80037cc:	613b      	str	r3, [r7, #16]
}
 80037ce:	bf00      	nop
 80037d0:	bf00      	nop
 80037d2:	e7fd      	b.n	80037d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80037d4:	697b      	ldr	r3, [r7, #20]
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3718      	adds	r7, #24
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	20000d98 	.word	0x20000d98
 80037e4:	080048bc 	.word	0x080048bc
 80037e8:	08003929 	.word	0x08003929
 80037ec:	20000d9c 	.word	0x20000d9c

080037f0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b08a      	sub	sp, #40	@ 0x28
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
 80037fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80037fe:	2300      	movs	r3, #0
 8003800:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d10b      	bne.n	8003820 <xTimerGenericCommand+0x30>
	__asm volatile
 8003808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800380c:	f383 8811 	msr	BASEPRI, r3
 8003810:	f3bf 8f6f 	isb	sy
 8003814:	f3bf 8f4f 	dsb	sy
 8003818:	623b      	str	r3, [r7, #32]
}
 800381a:	bf00      	nop
 800381c:	bf00      	nop
 800381e:	e7fd      	b.n	800381c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003820:	4b19      	ldr	r3, [pc, #100]	@ (8003888 <xTimerGenericCommand+0x98>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d02a      	beq.n	800387e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	2b05      	cmp	r3, #5
 8003838:	dc18      	bgt.n	800386c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800383a:	f7ff fead 	bl	8003598 <xTaskGetSchedulerState>
 800383e:	4603      	mov	r3, r0
 8003840:	2b02      	cmp	r3, #2
 8003842:	d109      	bne.n	8003858 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003844:	4b10      	ldr	r3, [pc, #64]	@ (8003888 <xTimerGenericCommand+0x98>)
 8003846:	6818      	ldr	r0, [r3, #0]
 8003848:	f107 0110 	add.w	r1, r7, #16
 800384c:	2300      	movs	r3, #0
 800384e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003850:	f7fe fc5a 	bl	8002108 <xQueueGenericSend>
 8003854:	6278      	str	r0, [r7, #36]	@ 0x24
 8003856:	e012      	b.n	800387e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003858:	4b0b      	ldr	r3, [pc, #44]	@ (8003888 <xTimerGenericCommand+0x98>)
 800385a:	6818      	ldr	r0, [r3, #0]
 800385c:	f107 0110 	add.w	r1, r7, #16
 8003860:	2300      	movs	r3, #0
 8003862:	2200      	movs	r2, #0
 8003864:	f7fe fc50 	bl	8002108 <xQueueGenericSend>
 8003868:	6278      	str	r0, [r7, #36]	@ 0x24
 800386a:	e008      	b.n	800387e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800386c:	4b06      	ldr	r3, [pc, #24]	@ (8003888 <xTimerGenericCommand+0x98>)
 800386e:	6818      	ldr	r0, [r3, #0]
 8003870:	f107 0110 	add.w	r1, r7, #16
 8003874:	2300      	movs	r3, #0
 8003876:	683a      	ldr	r2, [r7, #0]
 8003878:	f7fe fd48 	bl	800230c <xQueueGenericSendFromISR>
 800387c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800387e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003880:	4618      	mov	r0, r3
 8003882:	3728      	adds	r7, #40	@ 0x28
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	20000d98 	.word	0x20000d98

0800388c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b088      	sub	sp, #32
 8003890:	af02      	add	r7, sp, #8
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003896:	4b23      	ldr	r3, [pc, #140]	@ (8003924 <prvProcessExpiredTimer+0x98>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	3304      	adds	r3, #4
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7fe fafb 	bl	8001ea0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80038b0:	f003 0304 	and.w	r3, r3, #4
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d023      	beq.n	8003900 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	699a      	ldr	r2, [r3, #24]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	18d1      	adds	r1, r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	683a      	ldr	r2, [r7, #0]
 80038c4:	6978      	ldr	r0, [r7, #20]
 80038c6:	f000 f8d5 	bl	8003a74 <prvInsertTimerInActiveList>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d020      	beq.n	8003912 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80038d0:	2300      	movs	r3, #0
 80038d2:	9300      	str	r3, [sp, #0]
 80038d4:	2300      	movs	r3, #0
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	2100      	movs	r1, #0
 80038da:	6978      	ldr	r0, [r7, #20]
 80038dc:	f7ff ff88 	bl	80037f0 <xTimerGenericCommand>
 80038e0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d114      	bne.n	8003912 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80038e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038ec:	f383 8811 	msr	BASEPRI, r3
 80038f0:	f3bf 8f6f 	isb	sy
 80038f4:	f3bf 8f4f 	dsb	sy
 80038f8:	60fb      	str	r3, [r7, #12]
}
 80038fa:	bf00      	nop
 80038fc:	bf00      	nop
 80038fe:	e7fd      	b.n	80038fc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003906:	f023 0301 	bic.w	r3, r3, #1
 800390a:	b2da      	uxtb	r2, r3
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	6a1b      	ldr	r3, [r3, #32]
 8003916:	6978      	ldr	r0, [r7, #20]
 8003918:	4798      	blx	r3
}
 800391a:	bf00      	nop
 800391c:	3718      	adds	r7, #24
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	20000d90 	.word	0x20000d90

08003928 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003930:	f107 0308 	add.w	r3, r7, #8
 8003934:	4618      	mov	r0, r3
 8003936:	f000 f859 	bl	80039ec <prvGetNextExpireTime>
 800393a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	4619      	mov	r1, r3
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	f000 f805 	bl	8003950 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003946:	f000 f8d7 	bl	8003af8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800394a:	bf00      	nop
 800394c:	e7f0      	b.n	8003930 <prvTimerTask+0x8>
	...

08003950 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800395a:	f7ff fa29 	bl	8002db0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800395e:	f107 0308 	add.w	r3, r7, #8
 8003962:	4618      	mov	r0, r3
 8003964:	f000 f866 	bl	8003a34 <prvSampleTimeNow>
 8003968:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d130      	bne.n	80039d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10a      	bne.n	800398c <prvProcessTimerOrBlockTask+0x3c>
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	429a      	cmp	r2, r3
 800397c:	d806      	bhi.n	800398c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800397e:	f7ff fa25 	bl	8002dcc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003982:	68f9      	ldr	r1, [r7, #12]
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f7ff ff81 	bl	800388c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800398a:	e024      	b.n	80039d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d008      	beq.n	80039a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003992:	4b13      	ldr	r3, [pc, #76]	@ (80039e0 <prvProcessTimerOrBlockTask+0x90>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d101      	bne.n	80039a0 <prvProcessTimerOrBlockTask+0x50>
 800399c:	2301      	movs	r3, #1
 800399e:	e000      	b.n	80039a2 <prvProcessTimerOrBlockTask+0x52>
 80039a0:	2300      	movs	r3, #0
 80039a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80039a4:	4b0f      	ldr	r3, [pc, #60]	@ (80039e4 <prvProcessTimerOrBlockTask+0x94>)
 80039a6:	6818      	ldr	r0, [r3, #0]
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	683a      	ldr	r2, [r7, #0]
 80039b0:	4619      	mov	r1, r3
 80039b2:	f7fe ff65 	bl	8002880 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80039b6:	f7ff fa09 	bl	8002dcc <xTaskResumeAll>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10a      	bne.n	80039d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80039c0:	4b09      	ldr	r3, [pc, #36]	@ (80039e8 <prvProcessTimerOrBlockTask+0x98>)
 80039c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039c6:	601a      	str	r2, [r3, #0]
 80039c8:	f3bf 8f4f 	dsb	sy
 80039cc:	f3bf 8f6f 	isb	sy
}
 80039d0:	e001      	b.n	80039d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80039d2:	f7ff f9fb 	bl	8002dcc <xTaskResumeAll>
}
 80039d6:	bf00      	nop
 80039d8:	3710      	adds	r7, #16
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	20000d94 	.word	0x20000d94
 80039e4:	20000d98 	.word	0x20000d98
 80039e8:	e000ed04 	.word	0xe000ed04

080039ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80039f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003a30 <prvGetNextExpireTime+0x44>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d101      	bne.n	8003a02 <prvGetNextExpireTime+0x16>
 80039fe:	2201      	movs	r2, #1
 8003a00:	e000      	b.n	8003a04 <prvGetNextExpireTime+0x18>
 8003a02:	2200      	movs	r2, #0
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d105      	bne.n	8003a1c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003a10:	4b07      	ldr	r3, [pc, #28]	@ (8003a30 <prvGetNextExpireTime+0x44>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	60fb      	str	r3, [r7, #12]
 8003a1a:	e001      	b.n	8003a20 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003a20:	68fb      	ldr	r3, [r7, #12]
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3714      	adds	r7, #20
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	20000d90 	.word	0x20000d90

08003a34 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003a3c:	f7ff fa64 	bl	8002f08 <xTaskGetTickCount>
 8003a40:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003a42:	4b0b      	ldr	r3, [pc, #44]	@ (8003a70 <prvSampleTimeNow+0x3c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	68fa      	ldr	r2, [r7, #12]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d205      	bcs.n	8003a58 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003a4c:	f000 f93a 	bl	8003cc4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	e002      	b.n	8003a5e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003a5e:	4a04      	ldr	r2, [pc, #16]	@ (8003a70 <prvSampleTimeNow+0x3c>)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003a64:	68fb      	ldr	r3, [r7, #12]
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	20000da0 	.word	0x20000da0

08003a74 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b086      	sub	sp, #24
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
 8003a80:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003a82:	2300      	movs	r3, #0
 8003a84:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	68ba      	ldr	r2, [r7, #8]
 8003a8a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003a92:	68ba      	ldr	r2, [r7, #8]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d812      	bhi.n	8003ac0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	1ad2      	subs	r2, r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	699b      	ldr	r3, [r3, #24]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d302      	bcc.n	8003aae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	617b      	str	r3, [r7, #20]
 8003aac:	e01b      	b.n	8003ae6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003aae:	4b10      	ldr	r3, [pc, #64]	@ (8003af0 <prvInsertTimerInActiveList+0x7c>)
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	3304      	adds	r3, #4
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	4610      	mov	r0, r2
 8003aba:	f7fe f9b8 	bl	8001e2e <vListInsert>
 8003abe:	e012      	b.n	8003ae6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d206      	bcs.n	8003ad6 <prvInsertTimerInActiveList+0x62>
 8003ac8:	68ba      	ldr	r2, [r7, #8]
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d302      	bcc.n	8003ad6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	617b      	str	r3, [r7, #20]
 8003ad4:	e007      	b.n	8003ae6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003ad6:	4b07      	ldr	r3, [pc, #28]	@ (8003af4 <prvInsertTimerInActiveList+0x80>)
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	3304      	adds	r3, #4
 8003ade:	4619      	mov	r1, r3
 8003ae0:	4610      	mov	r0, r2
 8003ae2:	f7fe f9a4 	bl	8001e2e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003ae6:	697b      	ldr	r3, [r7, #20]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3718      	adds	r7, #24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	20000d94 	.word	0x20000d94
 8003af4:	20000d90 	.word	0x20000d90

08003af8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b08e      	sub	sp, #56	@ 0x38
 8003afc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003afe:	e0ce      	b.n	8003c9e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	da19      	bge.n	8003b3a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003b06:	1d3b      	adds	r3, r7, #4
 8003b08:	3304      	adds	r3, #4
 8003b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d10b      	bne.n	8003b2a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8003b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b16:	f383 8811 	msr	BASEPRI, r3
 8003b1a:	f3bf 8f6f 	isb	sy
 8003b1e:	f3bf 8f4f 	dsb	sy
 8003b22:	61fb      	str	r3, [r7, #28]
}
 8003b24:	bf00      	nop
 8003b26:	bf00      	nop
 8003b28:	e7fd      	b.n	8003b26 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b30:	6850      	ldr	r0, [r2, #4]
 8003b32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b34:	6892      	ldr	r2, [r2, #8]
 8003b36:	4611      	mov	r1, r2
 8003b38:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f2c0 80ae 	blt.w	8003c9e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d004      	beq.n	8003b58 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b50:	3304      	adds	r3, #4
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7fe f9a4 	bl	8001ea0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003b58:	463b      	mov	r3, r7
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7ff ff6a 	bl	8003a34 <prvSampleTimeNow>
 8003b60:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2b09      	cmp	r3, #9
 8003b66:	f200 8097 	bhi.w	8003c98 <prvProcessReceivedCommands+0x1a0>
 8003b6a:	a201      	add	r2, pc, #4	@ (adr r2, 8003b70 <prvProcessReceivedCommands+0x78>)
 8003b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b70:	08003b99 	.word	0x08003b99
 8003b74:	08003b99 	.word	0x08003b99
 8003b78:	08003b99 	.word	0x08003b99
 8003b7c:	08003c0f 	.word	0x08003c0f
 8003b80:	08003c23 	.word	0x08003c23
 8003b84:	08003c6f 	.word	0x08003c6f
 8003b88:	08003b99 	.word	0x08003b99
 8003b8c:	08003b99 	.word	0x08003b99
 8003b90:	08003c0f 	.word	0x08003c0f
 8003b94:	08003c23 	.word	0x08003c23
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b9a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b9e:	f043 0301 	orr.w	r3, r3, #1
 8003ba2:	b2da      	uxtb	r2, r3
 8003ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ba6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003baa:	68ba      	ldr	r2, [r7, #8]
 8003bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	18d1      	adds	r1, r2, r3
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003bb8:	f7ff ff5c 	bl	8003a74 <prvInsertTimerInActiveList>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d06c      	beq.n	8003c9c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bc4:	6a1b      	ldr	r3, [r3, #32]
 8003bc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003bc8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bcc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d061      	beq.n	8003c9c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003bd8:	68ba      	ldr	r2, [r7, #8]
 8003bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	441a      	add	r2, r3
 8003be0:	2300      	movs	r3, #0
 8003be2:	9300      	str	r3, [sp, #0]
 8003be4:	2300      	movs	r3, #0
 8003be6:	2100      	movs	r1, #0
 8003be8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003bea:	f7ff fe01 	bl	80037f0 <xTimerGenericCommand>
 8003bee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003bf0:	6a3b      	ldr	r3, [r7, #32]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d152      	bne.n	8003c9c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8003bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bfa:	f383 8811 	msr	BASEPRI, r3
 8003bfe:	f3bf 8f6f 	isb	sy
 8003c02:	f3bf 8f4f 	dsb	sy
 8003c06:	61bb      	str	r3, [r7, #24]
}
 8003c08:	bf00      	nop
 8003c0a:	bf00      	nop
 8003c0c:	e7fd      	b.n	8003c0a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003c14:	f023 0301 	bic.w	r3, r3, #1
 8003c18:	b2da      	uxtb	r2, r3
 8003c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003c20:	e03d      	b.n	8003c9e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003c28:	f043 0301 	orr.w	r3, r3, #1
 8003c2c:	b2da      	uxtb	r2, r3
 8003c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c30:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003c34:	68ba      	ldr	r2, [r7, #8]
 8003c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c38:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d10b      	bne.n	8003c5a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8003c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c46:	f383 8811 	msr	BASEPRI, r3
 8003c4a:	f3bf 8f6f 	isb	sy
 8003c4e:	f3bf 8f4f 	dsb	sy
 8003c52:	617b      	str	r3, [r7, #20]
}
 8003c54:	bf00      	nop
 8003c56:	bf00      	nop
 8003c58:	e7fd      	b.n	8003c56 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c5c:	699a      	ldr	r2, [r3, #24]
 8003c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c60:	18d1      	adds	r1, r2, r3
 8003c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c68:	f7ff ff04 	bl	8003a74 <prvInsertTimerInActiveList>
					break;
 8003c6c:	e017      	b.n	8003c9e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003c74:	f003 0302 	and.w	r3, r3, #2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d103      	bne.n	8003c84 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8003c7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c7e:	f000 fbeb 	bl	8004458 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003c82:	e00c      	b.n	8003c9e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c86:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003c8a:	f023 0301 	bic.w	r3, r3, #1
 8003c8e:	b2da      	uxtb	r2, r3
 8003c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c92:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003c96:	e002      	b.n	8003c9e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8003c98:	bf00      	nop
 8003c9a:	e000      	b.n	8003c9e <prvProcessReceivedCommands+0x1a6>
					break;
 8003c9c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003c9e:	4b08      	ldr	r3, [pc, #32]	@ (8003cc0 <prvProcessReceivedCommands+0x1c8>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	1d39      	adds	r1, r7, #4
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7fe fbce 	bl	8002448 <xQueueReceive>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f47f af26 	bne.w	8003b00 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003cb4:	bf00      	nop
 8003cb6:	bf00      	nop
 8003cb8:	3730      	adds	r7, #48	@ 0x30
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	20000d98 	.word	0x20000d98

08003cc4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b088      	sub	sp, #32
 8003cc8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003cca:	e049      	b.n	8003d60 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ccc:	4b2e      	ldr	r3, [pc, #184]	@ (8003d88 <prvSwitchTimerLists+0xc4>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cd6:	4b2c      	ldr	r3, [pc, #176]	@ (8003d88 <prvSwitchTimerLists+0xc4>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	3304      	adds	r3, #4
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7fe f8db 	bl	8001ea0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6a1b      	ldr	r3, [r3, #32]
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003cf8:	f003 0304 	and.w	r3, r3, #4
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d02f      	beq.n	8003d60 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	4413      	add	r3, r2
 8003d08:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d90e      	bls.n	8003d30 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	68ba      	ldr	r2, [r7, #8]
 8003d16:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	68fa      	ldr	r2, [r7, #12]
 8003d1c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8003d88 <prvSwitchTimerLists+0xc4>)
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	3304      	adds	r3, #4
 8003d26:	4619      	mov	r1, r3
 8003d28:	4610      	mov	r0, r2
 8003d2a:	f7fe f880 	bl	8001e2e <vListInsert>
 8003d2e:	e017      	b.n	8003d60 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003d30:	2300      	movs	r3, #0
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	2300      	movs	r3, #0
 8003d36:	693a      	ldr	r2, [r7, #16]
 8003d38:	2100      	movs	r1, #0
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f7ff fd58 	bl	80037f0 <xTimerGenericCommand>
 8003d40:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10b      	bne.n	8003d60 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8003d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d4c:	f383 8811 	msr	BASEPRI, r3
 8003d50:	f3bf 8f6f 	isb	sy
 8003d54:	f3bf 8f4f 	dsb	sy
 8003d58:	603b      	str	r3, [r7, #0]
}
 8003d5a:	bf00      	nop
 8003d5c:	bf00      	nop
 8003d5e:	e7fd      	b.n	8003d5c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003d60:	4b09      	ldr	r3, [pc, #36]	@ (8003d88 <prvSwitchTimerLists+0xc4>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d1b0      	bne.n	8003ccc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003d6a:	4b07      	ldr	r3, [pc, #28]	@ (8003d88 <prvSwitchTimerLists+0xc4>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003d70:	4b06      	ldr	r3, [pc, #24]	@ (8003d8c <prvSwitchTimerLists+0xc8>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a04      	ldr	r2, [pc, #16]	@ (8003d88 <prvSwitchTimerLists+0xc4>)
 8003d76:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003d78:	4a04      	ldr	r2, [pc, #16]	@ (8003d8c <prvSwitchTimerLists+0xc8>)
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	6013      	str	r3, [r2, #0]
}
 8003d7e:	bf00      	nop
 8003d80:	3718      	adds	r7, #24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	20000d90 	.word	0x20000d90
 8003d8c:	20000d94 	.word	0x20000d94

08003d90 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003d96:	f000 f96f 	bl	8004078 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003d9a:	4b15      	ldr	r3, [pc, #84]	@ (8003df0 <prvCheckForValidListAndQueue+0x60>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d120      	bne.n	8003de4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003da2:	4814      	ldr	r0, [pc, #80]	@ (8003df4 <prvCheckForValidListAndQueue+0x64>)
 8003da4:	f7fd fff2 	bl	8001d8c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003da8:	4813      	ldr	r0, [pc, #76]	@ (8003df8 <prvCheckForValidListAndQueue+0x68>)
 8003daa:	f7fd ffef 	bl	8001d8c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003dae:	4b13      	ldr	r3, [pc, #76]	@ (8003dfc <prvCheckForValidListAndQueue+0x6c>)
 8003db0:	4a10      	ldr	r2, [pc, #64]	@ (8003df4 <prvCheckForValidListAndQueue+0x64>)
 8003db2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003db4:	4b12      	ldr	r3, [pc, #72]	@ (8003e00 <prvCheckForValidListAndQueue+0x70>)
 8003db6:	4a10      	ldr	r2, [pc, #64]	@ (8003df8 <prvCheckForValidListAndQueue+0x68>)
 8003db8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003dba:	2300      	movs	r3, #0
 8003dbc:	9300      	str	r3, [sp, #0]
 8003dbe:	4b11      	ldr	r3, [pc, #68]	@ (8003e04 <prvCheckForValidListAndQueue+0x74>)
 8003dc0:	4a11      	ldr	r2, [pc, #68]	@ (8003e08 <prvCheckForValidListAndQueue+0x78>)
 8003dc2:	2110      	movs	r1, #16
 8003dc4:	200a      	movs	r0, #10
 8003dc6:	f7fe f8ff 	bl	8001fc8 <xQueueGenericCreateStatic>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	4a08      	ldr	r2, [pc, #32]	@ (8003df0 <prvCheckForValidListAndQueue+0x60>)
 8003dce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003dd0:	4b07      	ldr	r3, [pc, #28]	@ (8003df0 <prvCheckForValidListAndQueue+0x60>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d005      	beq.n	8003de4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003dd8:	4b05      	ldr	r3, [pc, #20]	@ (8003df0 <prvCheckForValidListAndQueue+0x60>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	490b      	ldr	r1, [pc, #44]	@ (8003e0c <prvCheckForValidListAndQueue+0x7c>)
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fe fd24 	bl	800282c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003de4:	f000 f97a 	bl	80040dc <vPortExitCritical>
}
 8003de8:	bf00      	nop
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	20000d98 	.word	0x20000d98
 8003df4:	20000d68 	.word	0x20000d68
 8003df8:	20000d7c 	.word	0x20000d7c
 8003dfc:	20000d90 	.word	0x20000d90
 8003e00:	20000d94 	.word	0x20000d94
 8003e04:	20000e44 	.word	0x20000e44
 8003e08:	20000da4 	.word	0x20000da4
 8003e0c:	080048c4 	.word	0x080048c4

08003e10 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	3b04      	subs	r3, #4
 8003e20:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003e28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	3b04      	subs	r3, #4
 8003e2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	f023 0201 	bic.w	r2, r3, #1
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	3b04      	subs	r3, #4
 8003e3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003e40:	4a0c      	ldr	r2, [pc, #48]	@ (8003e74 <pxPortInitialiseStack+0x64>)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	3b14      	subs	r3, #20
 8003e4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	3b04      	subs	r3, #4
 8003e56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f06f 0202 	mvn.w	r2, #2
 8003e5e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	3b20      	subs	r3, #32
 8003e64:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003e66:	68fb      	ldr	r3, [r7, #12]
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3714      	adds	r7, #20
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr
 8003e74:	08003e79 	.word	0x08003e79

08003e78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003e82:	4b13      	ldr	r3, [pc, #76]	@ (8003ed0 <prvTaskExitError+0x58>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e8a:	d00b      	beq.n	8003ea4 <prvTaskExitError+0x2c>
	__asm volatile
 8003e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e90:	f383 8811 	msr	BASEPRI, r3
 8003e94:	f3bf 8f6f 	isb	sy
 8003e98:	f3bf 8f4f 	dsb	sy
 8003e9c:	60fb      	str	r3, [r7, #12]
}
 8003e9e:	bf00      	nop
 8003ea0:	bf00      	nop
 8003ea2:	e7fd      	b.n	8003ea0 <prvTaskExitError+0x28>
	__asm volatile
 8003ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ea8:	f383 8811 	msr	BASEPRI, r3
 8003eac:	f3bf 8f6f 	isb	sy
 8003eb0:	f3bf 8f4f 	dsb	sy
 8003eb4:	60bb      	str	r3, [r7, #8]
}
 8003eb6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003eb8:	bf00      	nop
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d0fc      	beq.n	8003eba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003ec0:	bf00      	nop
 8003ec2:	bf00      	nop
 8003ec4:	3714      	adds	r7, #20
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	2000000c 	.word	0x2000000c
	...

08003ee0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003ee0:	4b07      	ldr	r3, [pc, #28]	@ (8003f00 <pxCurrentTCBConst2>)
 8003ee2:	6819      	ldr	r1, [r3, #0]
 8003ee4:	6808      	ldr	r0, [r1, #0]
 8003ee6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eea:	f380 8809 	msr	PSP, r0
 8003eee:	f3bf 8f6f 	isb	sy
 8003ef2:	f04f 0000 	mov.w	r0, #0
 8003ef6:	f380 8811 	msr	BASEPRI, r0
 8003efa:	4770      	bx	lr
 8003efc:	f3af 8000 	nop.w

08003f00 <pxCurrentTCBConst2>:
 8003f00:	20000868 	.word	0x20000868
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003f04:	bf00      	nop
 8003f06:	bf00      	nop

08003f08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003f08:	4808      	ldr	r0, [pc, #32]	@ (8003f2c <prvPortStartFirstTask+0x24>)
 8003f0a:	6800      	ldr	r0, [r0, #0]
 8003f0c:	6800      	ldr	r0, [r0, #0]
 8003f0e:	f380 8808 	msr	MSP, r0
 8003f12:	f04f 0000 	mov.w	r0, #0
 8003f16:	f380 8814 	msr	CONTROL, r0
 8003f1a:	b662      	cpsie	i
 8003f1c:	b661      	cpsie	f
 8003f1e:	f3bf 8f4f 	dsb	sy
 8003f22:	f3bf 8f6f 	isb	sy
 8003f26:	df00      	svc	0
 8003f28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003f2a:	bf00      	nop
 8003f2c:	e000ed08 	.word	0xe000ed08

08003f30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003f36:	4b47      	ldr	r3, [pc, #284]	@ (8004054 <xPortStartScheduler+0x124>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a47      	ldr	r2, [pc, #284]	@ (8004058 <xPortStartScheduler+0x128>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d10b      	bne.n	8003f58 <xPortStartScheduler+0x28>
	__asm volatile
 8003f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f44:	f383 8811 	msr	BASEPRI, r3
 8003f48:	f3bf 8f6f 	isb	sy
 8003f4c:	f3bf 8f4f 	dsb	sy
 8003f50:	60fb      	str	r3, [r7, #12]
}
 8003f52:	bf00      	nop
 8003f54:	bf00      	nop
 8003f56:	e7fd      	b.n	8003f54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003f58:	4b3e      	ldr	r3, [pc, #248]	@ (8004054 <xPortStartScheduler+0x124>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a3f      	ldr	r2, [pc, #252]	@ (800405c <xPortStartScheduler+0x12c>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d10b      	bne.n	8003f7a <xPortStartScheduler+0x4a>
	__asm volatile
 8003f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f66:	f383 8811 	msr	BASEPRI, r3
 8003f6a:	f3bf 8f6f 	isb	sy
 8003f6e:	f3bf 8f4f 	dsb	sy
 8003f72:	613b      	str	r3, [r7, #16]
}
 8003f74:	bf00      	nop
 8003f76:	bf00      	nop
 8003f78:	e7fd      	b.n	8003f76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003f7a:	4b39      	ldr	r3, [pc, #228]	@ (8004060 <xPortStartScheduler+0x130>)
 8003f7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	22ff      	movs	r2, #255	@ 0xff
 8003f8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003f94:	78fb      	ldrb	r3, [r7, #3]
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	4b31      	ldr	r3, [pc, #196]	@ (8004064 <xPortStartScheduler+0x134>)
 8003fa0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003fa2:	4b31      	ldr	r3, [pc, #196]	@ (8004068 <xPortStartScheduler+0x138>)
 8003fa4:	2207      	movs	r2, #7
 8003fa6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003fa8:	e009      	b.n	8003fbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8003faa:	4b2f      	ldr	r3, [pc, #188]	@ (8004068 <xPortStartScheduler+0x138>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	4a2d      	ldr	r2, [pc, #180]	@ (8004068 <xPortStartScheduler+0x138>)
 8003fb2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003fb4:	78fb      	ldrb	r3, [r7, #3]
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	005b      	lsls	r3, r3, #1
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003fbe:	78fb      	ldrb	r3, [r7, #3]
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fc6:	2b80      	cmp	r3, #128	@ 0x80
 8003fc8:	d0ef      	beq.n	8003faa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003fca:	4b27      	ldr	r3, [pc, #156]	@ (8004068 <xPortStartScheduler+0x138>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f1c3 0307 	rsb	r3, r3, #7
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d00b      	beq.n	8003fee <xPortStartScheduler+0xbe>
	__asm volatile
 8003fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fda:	f383 8811 	msr	BASEPRI, r3
 8003fde:	f3bf 8f6f 	isb	sy
 8003fe2:	f3bf 8f4f 	dsb	sy
 8003fe6:	60bb      	str	r3, [r7, #8]
}
 8003fe8:	bf00      	nop
 8003fea:	bf00      	nop
 8003fec:	e7fd      	b.n	8003fea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003fee:	4b1e      	ldr	r3, [pc, #120]	@ (8004068 <xPortStartScheduler+0x138>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	021b      	lsls	r3, r3, #8
 8003ff4:	4a1c      	ldr	r2, [pc, #112]	@ (8004068 <xPortStartScheduler+0x138>)
 8003ff6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003ff8:	4b1b      	ldr	r3, [pc, #108]	@ (8004068 <xPortStartScheduler+0x138>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004000:	4a19      	ldr	r2, [pc, #100]	@ (8004068 <xPortStartScheduler+0x138>)
 8004002:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	b2da      	uxtb	r2, r3
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800400c:	4b17      	ldr	r3, [pc, #92]	@ (800406c <xPortStartScheduler+0x13c>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a16      	ldr	r2, [pc, #88]	@ (800406c <xPortStartScheduler+0x13c>)
 8004012:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004016:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004018:	4b14      	ldr	r3, [pc, #80]	@ (800406c <xPortStartScheduler+0x13c>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a13      	ldr	r2, [pc, #76]	@ (800406c <xPortStartScheduler+0x13c>)
 800401e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004022:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004024:	f000 f8da 	bl	80041dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004028:	4b11      	ldr	r3, [pc, #68]	@ (8004070 <xPortStartScheduler+0x140>)
 800402a:	2200      	movs	r2, #0
 800402c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800402e:	f000 f8f9 	bl	8004224 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004032:	4b10      	ldr	r3, [pc, #64]	@ (8004074 <xPortStartScheduler+0x144>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a0f      	ldr	r2, [pc, #60]	@ (8004074 <xPortStartScheduler+0x144>)
 8004038:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800403c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800403e:	f7ff ff63 	bl	8003f08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004042:	f7ff f82b 	bl	800309c <vTaskSwitchContext>
	prvTaskExitError();
 8004046:	f7ff ff17 	bl	8003e78 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	e000ed00 	.word	0xe000ed00
 8004058:	410fc271 	.word	0x410fc271
 800405c:	410fc270 	.word	0x410fc270
 8004060:	e000e400 	.word	0xe000e400
 8004064:	20000e94 	.word	0x20000e94
 8004068:	20000e98 	.word	0x20000e98
 800406c:	e000ed20 	.word	0xe000ed20
 8004070:	2000000c 	.word	0x2000000c
 8004074:	e000ef34 	.word	0xe000ef34

08004078 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
	__asm volatile
 800407e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004082:	f383 8811 	msr	BASEPRI, r3
 8004086:	f3bf 8f6f 	isb	sy
 800408a:	f3bf 8f4f 	dsb	sy
 800408e:	607b      	str	r3, [r7, #4]
}
 8004090:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004092:	4b10      	ldr	r3, [pc, #64]	@ (80040d4 <vPortEnterCritical+0x5c>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	3301      	adds	r3, #1
 8004098:	4a0e      	ldr	r2, [pc, #56]	@ (80040d4 <vPortEnterCritical+0x5c>)
 800409a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800409c:	4b0d      	ldr	r3, [pc, #52]	@ (80040d4 <vPortEnterCritical+0x5c>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d110      	bne.n	80040c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80040a4:	4b0c      	ldr	r3, [pc, #48]	@ (80040d8 <vPortEnterCritical+0x60>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00b      	beq.n	80040c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80040ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040b2:	f383 8811 	msr	BASEPRI, r3
 80040b6:	f3bf 8f6f 	isb	sy
 80040ba:	f3bf 8f4f 	dsb	sy
 80040be:	603b      	str	r3, [r7, #0]
}
 80040c0:	bf00      	nop
 80040c2:	bf00      	nop
 80040c4:	e7fd      	b.n	80040c2 <vPortEnterCritical+0x4a>
	}
}
 80040c6:	bf00      	nop
 80040c8:	370c      	adds	r7, #12
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
 80040d4:	2000000c 	.word	0x2000000c
 80040d8:	e000ed04 	.word	0xe000ed04

080040dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80040e2:	4b12      	ldr	r3, [pc, #72]	@ (800412c <vPortExitCritical+0x50>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d10b      	bne.n	8004102 <vPortExitCritical+0x26>
	__asm volatile
 80040ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040ee:	f383 8811 	msr	BASEPRI, r3
 80040f2:	f3bf 8f6f 	isb	sy
 80040f6:	f3bf 8f4f 	dsb	sy
 80040fa:	607b      	str	r3, [r7, #4]
}
 80040fc:	bf00      	nop
 80040fe:	bf00      	nop
 8004100:	e7fd      	b.n	80040fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004102:	4b0a      	ldr	r3, [pc, #40]	@ (800412c <vPortExitCritical+0x50>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	3b01      	subs	r3, #1
 8004108:	4a08      	ldr	r2, [pc, #32]	@ (800412c <vPortExitCritical+0x50>)
 800410a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800410c:	4b07      	ldr	r3, [pc, #28]	@ (800412c <vPortExitCritical+0x50>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d105      	bne.n	8004120 <vPortExitCritical+0x44>
 8004114:	2300      	movs	r3, #0
 8004116:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	f383 8811 	msr	BASEPRI, r3
}
 800411e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004120:	bf00      	nop
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr
 800412c:	2000000c 	.word	0x2000000c

08004130 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004130:	f3ef 8009 	mrs	r0, PSP
 8004134:	f3bf 8f6f 	isb	sy
 8004138:	4b15      	ldr	r3, [pc, #84]	@ (8004190 <pxCurrentTCBConst>)
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	f01e 0f10 	tst.w	lr, #16
 8004140:	bf08      	it	eq
 8004142:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004146:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800414a:	6010      	str	r0, [r2, #0]
 800414c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004150:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004154:	f380 8811 	msr	BASEPRI, r0
 8004158:	f3bf 8f4f 	dsb	sy
 800415c:	f3bf 8f6f 	isb	sy
 8004160:	f7fe ff9c 	bl	800309c <vTaskSwitchContext>
 8004164:	f04f 0000 	mov.w	r0, #0
 8004168:	f380 8811 	msr	BASEPRI, r0
 800416c:	bc09      	pop	{r0, r3}
 800416e:	6819      	ldr	r1, [r3, #0]
 8004170:	6808      	ldr	r0, [r1, #0]
 8004172:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004176:	f01e 0f10 	tst.w	lr, #16
 800417a:	bf08      	it	eq
 800417c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004180:	f380 8809 	msr	PSP, r0
 8004184:	f3bf 8f6f 	isb	sy
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	f3af 8000 	nop.w

08004190 <pxCurrentTCBConst>:
 8004190:	20000868 	.word	0x20000868
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004194:	bf00      	nop
 8004196:	bf00      	nop

08004198 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
	__asm volatile
 800419e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041a2:	f383 8811 	msr	BASEPRI, r3
 80041a6:	f3bf 8f6f 	isb	sy
 80041aa:	f3bf 8f4f 	dsb	sy
 80041ae:	607b      	str	r3, [r7, #4]
}
 80041b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80041b2:	f7fe feb9 	bl	8002f28 <xTaskIncrementTick>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d003      	beq.n	80041c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80041bc:	4b06      	ldr	r3, [pc, #24]	@ (80041d8 <xPortSysTickHandler+0x40>)
 80041be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041c2:	601a      	str	r2, [r3, #0]
 80041c4:	2300      	movs	r3, #0
 80041c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	f383 8811 	msr	BASEPRI, r3
}
 80041ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80041d0:	bf00      	nop
 80041d2:	3708      	adds	r7, #8
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	e000ed04 	.word	0xe000ed04

080041dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80041dc:	b480      	push	{r7}
 80041de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80041e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004210 <vPortSetupTimerInterrupt+0x34>)
 80041e2:	2200      	movs	r2, #0
 80041e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80041e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004214 <vPortSetupTimerInterrupt+0x38>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80041ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004218 <vPortSetupTimerInterrupt+0x3c>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a0a      	ldr	r2, [pc, #40]	@ (800421c <vPortSetupTimerInterrupt+0x40>)
 80041f2:	fba2 2303 	umull	r2, r3, r2, r3
 80041f6:	099b      	lsrs	r3, r3, #6
 80041f8:	4a09      	ldr	r2, [pc, #36]	@ (8004220 <vPortSetupTimerInterrupt+0x44>)
 80041fa:	3b01      	subs	r3, #1
 80041fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80041fe:	4b04      	ldr	r3, [pc, #16]	@ (8004210 <vPortSetupTimerInterrupt+0x34>)
 8004200:	2207      	movs	r2, #7
 8004202:	601a      	str	r2, [r3, #0]
}
 8004204:	bf00      	nop
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	e000e010 	.word	0xe000e010
 8004214:	e000e018 	.word	0xe000e018
 8004218:	20000000 	.word	0x20000000
 800421c:	10624dd3 	.word	0x10624dd3
 8004220:	e000e014 	.word	0xe000e014

08004224 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004224:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004234 <vPortEnableVFP+0x10>
 8004228:	6801      	ldr	r1, [r0, #0]
 800422a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800422e:	6001      	str	r1, [r0, #0]
 8004230:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004232:	bf00      	nop
 8004234:	e000ed88 	.word	0xe000ed88

08004238 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800423e:	f3ef 8305 	mrs	r3, IPSR
 8004242:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2b0f      	cmp	r3, #15
 8004248:	d915      	bls.n	8004276 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800424a:	4a18      	ldr	r2, [pc, #96]	@ (80042ac <vPortValidateInterruptPriority+0x74>)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	4413      	add	r3, r2
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004254:	4b16      	ldr	r3, [pc, #88]	@ (80042b0 <vPortValidateInterruptPriority+0x78>)
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	7afa      	ldrb	r2, [r7, #11]
 800425a:	429a      	cmp	r2, r3
 800425c:	d20b      	bcs.n	8004276 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800425e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004262:	f383 8811 	msr	BASEPRI, r3
 8004266:	f3bf 8f6f 	isb	sy
 800426a:	f3bf 8f4f 	dsb	sy
 800426e:	607b      	str	r3, [r7, #4]
}
 8004270:	bf00      	nop
 8004272:	bf00      	nop
 8004274:	e7fd      	b.n	8004272 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004276:	4b0f      	ldr	r3, [pc, #60]	@ (80042b4 <vPortValidateInterruptPriority+0x7c>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800427e:	4b0e      	ldr	r3, [pc, #56]	@ (80042b8 <vPortValidateInterruptPriority+0x80>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	429a      	cmp	r2, r3
 8004284:	d90b      	bls.n	800429e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800428a:	f383 8811 	msr	BASEPRI, r3
 800428e:	f3bf 8f6f 	isb	sy
 8004292:	f3bf 8f4f 	dsb	sy
 8004296:	603b      	str	r3, [r7, #0]
}
 8004298:	bf00      	nop
 800429a:	bf00      	nop
 800429c:	e7fd      	b.n	800429a <vPortValidateInterruptPriority+0x62>
	}
 800429e:	bf00      	nop
 80042a0:	3714      	adds	r7, #20
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	e000e3f0 	.word	0xe000e3f0
 80042b0:	20000e94 	.word	0x20000e94
 80042b4:	e000ed0c 	.word	0xe000ed0c
 80042b8:	20000e98 	.word	0x20000e98

080042bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b08a      	sub	sp, #40	@ 0x28
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80042c4:	2300      	movs	r3, #0
 80042c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80042c8:	f7fe fd72 	bl	8002db0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80042cc:	4b5c      	ldr	r3, [pc, #368]	@ (8004440 <pvPortMalloc+0x184>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80042d4:	f000 f924 	bl	8004520 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80042d8:	4b5a      	ldr	r3, [pc, #360]	@ (8004444 <pvPortMalloc+0x188>)
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4013      	ands	r3, r2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	f040 8095 	bne.w	8004410 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d01e      	beq.n	800432a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80042ec:	2208      	movs	r2, #8
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4413      	add	r3, r2
 80042f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f003 0307 	and.w	r3, r3, #7
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d015      	beq.n	800432a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f023 0307 	bic.w	r3, r3, #7
 8004304:	3308      	adds	r3, #8
 8004306:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f003 0307 	and.w	r3, r3, #7
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00b      	beq.n	800432a <pvPortMalloc+0x6e>
	__asm volatile
 8004312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004316:	f383 8811 	msr	BASEPRI, r3
 800431a:	f3bf 8f6f 	isb	sy
 800431e:	f3bf 8f4f 	dsb	sy
 8004322:	617b      	str	r3, [r7, #20]
}
 8004324:	bf00      	nop
 8004326:	bf00      	nop
 8004328:	e7fd      	b.n	8004326 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d06f      	beq.n	8004410 <pvPortMalloc+0x154>
 8004330:	4b45      	ldr	r3, [pc, #276]	@ (8004448 <pvPortMalloc+0x18c>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	429a      	cmp	r2, r3
 8004338:	d86a      	bhi.n	8004410 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800433a:	4b44      	ldr	r3, [pc, #272]	@ (800444c <pvPortMalloc+0x190>)
 800433c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800433e:	4b43      	ldr	r3, [pc, #268]	@ (800444c <pvPortMalloc+0x190>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004344:	e004      	b.n	8004350 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004348:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800434a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	429a      	cmp	r2, r3
 8004358:	d903      	bls.n	8004362 <pvPortMalloc+0xa6>
 800435a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1f1      	bne.n	8004346 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004362:	4b37      	ldr	r3, [pc, #220]	@ (8004440 <pvPortMalloc+0x184>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004368:	429a      	cmp	r2, r3
 800436a:	d051      	beq.n	8004410 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800436c:	6a3b      	ldr	r3, [r7, #32]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2208      	movs	r2, #8
 8004372:	4413      	add	r3, r2
 8004374:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	6a3b      	ldr	r3, [r7, #32]
 800437c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800437e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	1ad2      	subs	r2, r2, r3
 8004386:	2308      	movs	r3, #8
 8004388:	005b      	lsls	r3, r3, #1
 800438a:	429a      	cmp	r2, r3
 800438c:	d920      	bls.n	80043d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800438e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4413      	add	r3, r2
 8004394:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	f003 0307 	and.w	r3, r3, #7
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00b      	beq.n	80043b8 <pvPortMalloc+0xfc>
	__asm volatile
 80043a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043a4:	f383 8811 	msr	BASEPRI, r3
 80043a8:	f3bf 8f6f 	isb	sy
 80043ac:	f3bf 8f4f 	dsb	sy
 80043b0:	613b      	str	r3, [r7, #16]
}
 80043b2:	bf00      	nop
 80043b4:	bf00      	nop
 80043b6:	e7fd      	b.n	80043b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80043b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	1ad2      	subs	r2, r2, r3
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80043c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80043ca:	69b8      	ldr	r0, [r7, #24]
 80043cc:	f000 f90a 	bl	80045e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80043d0:	4b1d      	ldr	r3, [pc, #116]	@ (8004448 <pvPortMalloc+0x18c>)
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	4a1b      	ldr	r2, [pc, #108]	@ (8004448 <pvPortMalloc+0x18c>)
 80043dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80043de:	4b1a      	ldr	r3, [pc, #104]	@ (8004448 <pvPortMalloc+0x18c>)
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004450 <pvPortMalloc+0x194>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d203      	bcs.n	80043f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80043ea:	4b17      	ldr	r3, [pc, #92]	@ (8004448 <pvPortMalloc+0x18c>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a18      	ldr	r2, [pc, #96]	@ (8004450 <pvPortMalloc+0x194>)
 80043f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80043f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f4:	685a      	ldr	r2, [r3, #4]
 80043f6:	4b13      	ldr	r3, [pc, #76]	@ (8004444 <pvPortMalloc+0x188>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	431a      	orrs	r2, r3
 80043fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004402:	2200      	movs	r2, #0
 8004404:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004406:	4b13      	ldr	r3, [pc, #76]	@ (8004454 <pvPortMalloc+0x198>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	3301      	adds	r3, #1
 800440c:	4a11      	ldr	r2, [pc, #68]	@ (8004454 <pvPortMalloc+0x198>)
 800440e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004410:	f7fe fcdc 	bl	8002dcc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	f003 0307 	and.w	r3, r3, #7
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00b      	beq.n	8004436 <pvPortMalloc+0x17a>
	__asm volatile
 800441e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004422:	f383 8811 	msr	BASEPRI, r3
 8004426:	f3bf 8f6f 	isb	sy
 800442a:	f3bf 8f4f 	dsb	sy
 800442e:	60fb      	str	r3, [r7, #12]
}
 8004430:	bf00      	nop
 8004432:	bf00      	nop
 8004434:	e7fd      	b.n	8004432 <pvPortMalloc+0x176>
	return pvReturn;
 8004436:	69fb      	ldr	r3, [r7, #28]
}
 8004438:	4618      	mov	r0, r3
 800443a:	3728      	adds	r7, #40	@ 0x28
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	20004aa4 	.word	0x20004aa4
 8004444:	20004ab8 	.word	0x20004ab8
 8004448:	20004aa8 	.word	0x20004aa8
 800444c:	20004a9c 	.word	0x20004a9c
 8004450:	20004aac 	.word	0x20004aac
 8004454:	20004ab0 	.word	0x20004ab0

08004458 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d04f      	beq.n	800450a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800446a:	2308      	movs	r3, #8
 800446c:	425b      	negs	r3, r3
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	4413      	add	r3, r2
 8004472:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	685a      	ldr	r2, [r3, #4]
 800447c:	4b25      	ldr	r3, [pc, #148]	@ (8004514 <vPortFree+0xbc>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4013      	ands	r3, r2
 8004482:	2b00      	cmp	r3, #0
 8004484:	d10b      	bne.n	800449e <vPortFree+0x46>
	__asm volatile
 8004486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800448a:	f383 8811 	msr	BASEPRI, r3
 800448e:	f3bf 8f6f 	isb	sy
 8004492:	f3bf 8f4f 	dsb	sy
 8004496:	60fb      	str	r3, [r7, #12]
}
 8004498:	bf00      	nop
 800449a:	bf00      	nop
 800449c:	e7fd      	b.n	800449a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00b      	beq.n	80044be <vPortFree+0x66>
	__asm volatile
 80044a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044aa:	f383 8811 	msr	BASEPRI, r3
 80044ae:	f3bf 8f6f 	isb	sy
 80044b2:	f3bf 8f4f 	dsb	sy
 80044b6:	60bb      	str	r3, [r7, #8]
}
 80044b8:	bf00      	nop
 80044ba:	bf00      	nop
 80044bc:	e7fd      	b.n	80044ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	685a      	ldr	r2, [r3, #4]
 80044c2:	4b14      	ldr	r3, [pc, #80]	@ (8004514 <vPortFree+0xbc>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4013      	ands	r3, r2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d01e      	beq.n	800450a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d11a      	bne.n	800450a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	685a      	ldr	r2, [r3, #4]
 80044d8:	4b0e      	ldr	r3, [pc, #56]	@ (8004514 <vPortFree+0xbc>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	43db      	mvns	r3, r3
 80044de:	401a      	ands	r2, r3
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80044e4:	f7fe fc64 	bl	8002db0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	685a      	ldr	r2, [r3, #4]
 80044ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004518 <vPortFree+0xc0>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4413      	add	r3, r2
 80044f2:	4a09      	ldr	r2, [pc, #36]	@ (8004518 <vPortFree+0xc0>)
 80044f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80044f6:	6938      	ldr	r0, [r7, #16]
 80044f8:	f000 f874 	bl	80045e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80044fc:	4b07      	ldr	r3, [pc, #28]	@ (800451c <vPortFree+0xc4>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	3301      	adds	r3, #1
 8004502:	4a06      	ldr	r2, [pc, #24]	@ (800451c <vPortFree+0xc4>)
 8004504:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004506:	f7fe fc61 	bl	8002dcc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800450a:	bf00      	nop
 800450c:	3718      	adds	r7, #24
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	20004ab8 	.word	0x20004ab8
 8004518:	20004aa8 	.word	0x20004aa8
 800451c:	20004ab4 	.word	0x20004ab4

08004520 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004520:	b480      	push	{r7}
 8004522:	b085      	sub	sp, #20
 8004524:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004526:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800452a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800452c:	4b27      	ldr	r3, [pc, #156]	@ (80045cc <prvHeapInit+0xac>)
 800452e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f003 0307 	and.w	r3, r3, #7
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00c      	beq.n	8004554 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	3307      	adds	r3, #7
 800453e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f023 0307 	bic.w	r3, r3, #7
 8004546:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	4a1f      	ldr	r2, [pc, #124]	@ (80045cc <prvHeapInit+0xac>)
 8004550:	4413      	add	r3, r2
 8004552:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004558:	4a1d      	ldr	r2, [pc, #116]	@ (80045d0 <prvHeapInit+0xb0>)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800455e:	4b1c      	ldr	r3, [pc, #112]	@ (80045d0 <prvHeapInit+0xb0>)
 8004560:	2200      	movs	r2, #0
 8004562:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	68ba      	ldr	r2, [r7, #8]
 8004568:	4413      	add	r3, r2
 800456a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800456c:	2208      	movs	r2, #8
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	1a9b      	subs	r3, r3, r2
 8004572:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f023 0307 	bic.w	r3, r3, #7
 800457a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	4a15      	ldr	r2, [pc, #84]	@ (80045d4 <prvHeapInit+0xb4>)
 8004580:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004582:	4b14      	ldr	r3, [pc, #80]	@ (80045d4 <prvHeapInit+0xb4>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2200      	movs	r2, #0
 8004588:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800458a:	4b12      	ldr	r3, [pc, #72]	@ (80045d4 <prvHeapInit+0xb4>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2200      	movs	r2, #0
 8004590:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	68fa      	ldr	r2, [r7, #12]
 800459a:	1ad2      	subs	r2, r2, r3
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80045a0:	4b0c      	ldr	r3, [pc, #48]	@ (80045d4 <prvHeapInit+0xb4>)
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	4a0a      	ldr	r2, [pc, #40]	@ (80045d8 <prvHeapInit+0xb8>)
 80045ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	4a09      	ldr	r2, [pc, #36]	@ (80045dc <prvHeapInit+0xbc>)
 80045b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80045b8:	4b09      	ldr	r3, [pc, #36]	@ (80045e0 <prvHeapInit+0xc0>)
 80045ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80045be:	601a      	str	r2, [r3, #0]
}
 80045c0:	bf00      	nop
 80045c2:	3714      	adds	r7, #20
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	20000e9c 	.word	0x20000e9c
 80045d0:	20004a9c 	.word	0x20004a9c
 80045d4:	20004aa4 	.word	0x20004aa4
 80045d8:	20004aac 	.word	0x20004aac
 80045dc:	20004aa8 	.word	0x20004aa8
 80045e0:	20004ab8 	.word	0x20004ab8

080045e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80045e4:	b480      	push	{r7}
 80045e6:	b085      	sub	sp, #20
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80045ec:	4b28      	ldr	r3, [pc, #160]	@ (8004690 <prvInsertBlockIntoFreeList+0xac>)
 80045ee:	60fb      	str	r3, [r7, #12]
 80045f0:	e002      	b.n	80045f8 <prvInsertBlockIntoFreeList+0x14>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	60fb      	str	r3, [r7, #12]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d8f7      	bhi.n	80045f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	68ba      	ldr	r2, [r7, #8]
 800460c:	4413      	add	r3, r2
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	429a      	cmp	r2, r3
 8004612:	d108      	bne.n	8004626 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	685a      	ldr	r2, [r3, #4]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	441a      	add	r2, r3
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	68ba      	ldr	r2, [r7, #8]
 8004630:	441a      	add	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	429a      	cmp	r2, r3
 8004638:	d118      	bne.n	800466c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	4b15      	ldr	r3, [pc, #84]	@ (8004694 <prvInsertBlockIntoFreeList+0xb0>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	429a      	cmp	r2, r3
 8004644:	d00d      	beq.n	8004662 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	685a      	ldr	r2, [r3, #4]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	441a      	add	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	601a      	str	r2, [r3, #0]
 8004660:	e008      	b.n	8004674 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004662:	4b0c      	ldr	r3, [pc, #48]	@ (8004694 <prvInsertBlockIntoFreeList+0xb0>)
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	601a      	str	r2, [r3, #0]
 800466a:	e003      	b.n	8004674 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	429a      	cmp	r2, r3
 800467a:	d002      	beq.n	8004682 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004682:	bf00      	nop
 8004684:	3714      	adds	r7, #20
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	20004a9c 	.word	0x20004a9c
 8004694:	20004aa4 	.word	0x20004aa4

08004698 <memset>:
 8004698:	4402      	add	r2, r0
 800469a:	4603      	mov	r3, r0
 800469c:	4293      	cmp	r3, r2
 800469e:	d100      	bne.n	80046a2 <memset+0xa>
 80046a0:	4770      	bx	lr
 80046a2:	f803 1b01 	strb.w	r1, [r3], #1
 80046a6:	e7f9      	b.n	800469c <memset+0x4>

080046a8 <_reclaim_reent>:
 80046a8:	4b2d      	ldr	r3, [pc, #180]	@ (8004760 <_reclaim_reent+0xb8>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4283      	cmp	r3, r0
 80046ae:	b570      	push	{r4, r5, r6, lr}
 80046b0:	4604      	mov	r4, r0
 80046b2:	d053      	beq.n	800475c <_reclaim_reent+0xb4>
 80046b4:	69c3      	ldr	r3, [r0, #28]
 80046b6:	b31b      	cbz	r3, 8004700 <_reclaim_reent+0x58>
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	b163      	cbz	r3, 80046d6 <_reclaim_reent+0x2e>
 80046bc:	2500      	movs	r5, #0
 80046be:	69e3      	ldr	r3, [r4, #28]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	5959      	ldr	r1, [r3, r5]
 80046c4:	b9b1      	cbnz	r1, 80046f4 <_reclaim_reent+0x4c>
 80046c6:	3504      	adds	r5, #4
 80046c8:	2d80      	cmp	r5, #128	@ 0x80
 80046ca:	d1f8      	bne.n	80046be <_reclaim_reent+0x16>
 80046cc:	69e3      	ldr	r3, [r4, #28]
 80046ce:	4620      	mov	r0, r4
 80046d0:	68d9      	ldr	r1, [r3, #12]
 80046d2:	f000 f87b 	bl	80047cc <_free_r>
 80046d6:	69e3      	ldr	r3, [r4, #28]
 80046d8:	6819      	ldr	r1, [r3, #0]
 80046da:	b111      	cbz	r1, 80046e2 <_reclaim_reent+0x3a>
 80046dc:	4620      	mov	r0, r4
 80046de:	f000 f875 	bl	80047cc <_free_r>
 80046e2:	69e3      	ldr	r3, [r4, #28]
 80046e4:	689d      	ldr	r5, [r3, #8]
 80046e6:	b15d      	cbz	r5, 8004700 <_reclaim_reent+0x58>
 80046e8:	4629      	mov	r1, r5
 80046ea:	4620      	mov	r0, r4
 80046ec:	682d      	ldr	r5, [r5, #0]
 80046ee:	f000 f86d 	bl	80047cc <_free_r>
 80046f2:	e7f8      	b.n	80046e6 <_reclaim_reent+0x3e>
 80046f4:	680e      	ldr	r6, [r1, #0]
 80046f6:	4620      	mov	r0, r4
 80046f8:	f000 f868 	bl	80047cc <_free_r>
 80046fc:	4631      	mov	r1, r6
 80046fe:	e7e1      	b.n	80046c4 <_reclaim_reent+0x1c>
 8004700:	6961      	ldr	r1, [r4, #20]
 8004702:	b111      	cbz	r1, 800470a <_reclaim_reent+0x62>
 8004704:	4620      	mov	r0, r4
 8004706:	f000 f861 	bl	80047cc <_free_r>
 800470a:	69e1      	ldr	r1, [r4, #28]
 800470c:	b111      	cbz	r1, 8004714 <_reclaim_reent+0x6c>
 800470e:	4620      	mov	r0, r4
 8004710:	f000 f85c 	bl	80047cc <_free_r>
 8004714:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004716:	b111      	cbz	r1, 800471e <_reclaim_reent+0x76>
 8004718:	4620      	mov	r0, r4
 800471a:	f000 f857 	bl	80047cc <_free_r>
 800471e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004720:	b111      	cbz	r1, 8004728 <_reclaim_reent+0x80>
 8004722:	4620      	mov	r0, r4
 8004724:	f000 f852 	bl	80047cc <_free_r>
 8004728:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800472a:	b111      	cbz	r1, 8004732 <_reclaim_reent+0x8a>
 800472c:	4620      	mov	r0, r4
 800472e:	f000 f84d 	bl	80047cc <_free_r>
 8004732:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004734:	b111      	cbz	r1, 800473c <_reclaim_reent+0x94>
 8004736:	4620      	mov	r0, r4
 8004738:	f000 f848 	bl	80047cc <_free_r>
 800473c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800473e:	b111      	cbz	r1, 8004746 <_reclaim_reent+0x9e>
 8004740:	4620      	mov	r0, r4
 8004742:	f000 f843 	bl	80047cc <_free_r>
 8004746:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004748:	b111      	cbz	r1, 8004750 <_reclaim_reent+0xa8>
 800474a:	4620      	mov	r0, r4
 800474c:	f000 f83e 	bl	80047cc <_free_r>
 8004750:	6a23      	ldr	r3, [r4, #32]
 8004752:	b11b      	cbz	r3, 800475c <_reclaim_reent+0xb4>
 8004754:	4620      	mov	r0, r4
 8004756:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800475a:	4718      	bx	r3
 800475c:	bd70      	pop	{r4, r5, r6, pc}
 800475e:	bf00      	nop
 8004760:	20000010 	.word	0x20000010

08004764 <__libc_init_array>:
 8004764:	b570      	push	{r4, r5, r6, lr}
 8004766:	4d0d      	ldr	r5, [pc, #52]	@ (800479c <__libc_init_array+0x38>)
 8004768:	4c0d      	ldr	r4, [pc, #52]	@ (80047a0 <__libc_init_array+0x3c>)
 800476a:	1b64      	subs	r4, r4, r5
 800476c:	10a4      	asrs	r4, r4, #2
 800476e:	2600      	movs	r6, #0
 8004770:	42a6      	cmp	r6, r4
 8004772:	d109      	bne.n	8004788 <__libc_init_array+0x24>
 8004774:	4d0b      	ldr	r5, [pc, #44]	@ (80047a4 <__libc_init_array+0x40>)
 8004776:	4c0c      	ldr	r4, [pc, #48]	@ (80047a8 <__libc_init_array+0x44>)
 8004778:	f000 f87e 	bl	8004878 <_init>
 800477c:	1b64      	subs	r4, r4, r5
 800477e:	10a4      	asrs	r4, r4, #2
 8004780:	2600      	movs	r6, #0
 8004782:	42a6      	cmp	r6, r4
 8004784:	d105      	bne.n	8004792 <__libc_init_array+0x2e>
 8004786:	bd70      	pop	{r4, r5, r6, pc}
 8004788:	f855 3b04 	ldr.w	r3, [r5], #4
 800478c:	4798      	blx	r3
 800478e:	3601      	adds	r6, #1
 8004790:	e7ee      	b.n	8004770 <__libc_init_array+0xc>
 8004792:	f855 3b04 	ldr.w	r3, [r5], #4
 8004796:	4798      	blx	r3
 8004798:	3601      	adds	r6, #1
 800479a:	e7f2      	b.n	8004782 <__libc_init_array+0x1e>
 800479c:	08004910 	.word	0x08004910
 80047a0:	08004910 	.word	0x08004910
 80047a4:	08004910 	.word	0x08004910
 80047a8:	08004914 	.word	0x08004914

080047ac <__retarget_lock_acquire_recursive>:
 80047ac:	4770      	bx	lr

080047ae <__retarget_lock_release_recursive>:
 80047ae:	4770      	bx	lr

080047b0 <memcpy>:
 80047b0:	440a      	add	r2, r1
 80047b2:	4291      	cmp	r1, r2
 80047b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80047b8:	d100      	bne.n	80047bc <memcpy+0xc>
 80047ba:	4770      	bx	lr
 80047bc:	b510      	push	{r4, lr}
 80047be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047c6:	4291      	cmp	r1, r2
 80047c8:	d1f9      	bne.n	80047be <memcpy+0xe>
 80047ca:	bd10      	pop	{r4, pc}

080047cc <_free_r>:
 80047cc:	b538      	push	{r3, r4, r5, lr}
 80047ce:	4605      	mov	r5, r0
 80047d0:	2900      	cmp	r1, #0
 80047d2:	d041      	beq.n	8004858 <_free_r+0x8c>
 80047d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047d8:	1f0c      	subs	r4, r1, #4
 80047da:	2b00      	cmp	r3, #0
 80047dc:	bfb8      	it	lt
 80047de:	18e4      	addlt	r4, r4, r3
 80047e0:	f000 f83e 	bl	8004860 <__malloc_lock>
 80047e4:	4a1d      	ldr	r2, [pc, #116]	@ (800485c <_free_r+0x90>)
 80047e6:	6813      	ldr	r3, [r2, #0]
 80047e8:	b933      	cbnz	r3, 80047f8 <_free_r+0x2c>
 80047ea:	6063      	str	r3, [r4, #4]
 80047ec:	6014      	str	r4, [r2, #0]
 80047ee:	4628      	mov	r0, r5
 80047f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047f4:	f000 b83a 	b.w	800486c <__malloc_unlock>
 80047f8:	42a3      	cmp	r3, r4
 80047fa:	d908      	bls.n	800480e <_free_r+0x42>
 80047fc:	6820      	ldr	r0, [r4, #0]
 80047fe:	1821      	adds	r1, r4, r0
 8004800:	428b      	cmp	r3, r1
 8004802:	bf01      	itttt	eq
 8004804:	6819      	ldreq	r1, [r3, #0]
 8004806:	685b      	ldreq	r3, [r3, #4]
 8004808:	1809      	addeq	r1, r1, r0
 800480a:	6021      	streq	r1, [r4, #0]
 800480c:	e7ed      	b.n	80047ea <_free_r+0x1e>
 800480e:	461a      	mov	r2, r3
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	b10b      	cbz	r3, 8004818 <_free_r+0x4c>
 8004814:	42a3      	cmp	r3, r4
 8004816:	d9fa      	bls.n	800480e <_free_r+0x42>
 8004818:	6811      	ldr	r1, [r2, #0]
 800481a:	1850      	adds	r0, r2, r1
 800481c:	42a0      	cmp	r0, r4
 800481e:	d10b      	bne.n	8004838 <_free_r+0x6c>
 8004820:	6820      	ldr	r0, [r4, #0]
 8004822:	4401      	add	r1, r0
 8004824:	1850      	adds	r0, r2, r1
 8004826:	4283      	cmp	r3, r0
 8004828:	6011      	str	r1, [r2, #0]
 800482a:	d1e0      	bne.n	80047ee <_free_r+0x22>
 800482c:	6818      	ldr	r0, [r3, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	6053      	str	r3, [r2, #4]
 8004832:	4408      	add	r0, r1
 8004834:	6010      	str	r0, [r2, #0]
 8004836:	e7da      	b.n	80047ee <_free_r+0x22>
 8004838:	d902      	bls.n	8004840 <_free_r+0x74>
 800483a:	230c      	movs	r3, #12
 800483c:	602b      	str	r3, [r5, #0]
 800483e:	e7d6      	b.n	80047ee <_free_r+0x22>
 8004840:	6820      	ldr	r0, [r4, #0]
 8004842:	1821      	adds	r1, r4, r0
 8004844:	428b      	cmp	r3, r1
 8004846:	bf04      	itt	eq
 8004848:	6819      	ldreq	r1, [r3, #0]
 800484a:	685b      	ldreq	r3, [r3, #4]
 800484c:	6063      	str	r3, [r4, #4]
 800484e:	bf04      	itt	eq
 8004850:	1809      	addeq	r1, r1, r0
 8004852:	6021      	streq	r1, [r4, #0]
 8004854:	6054      	str	r4, [r2, #4]
 8004856:	e7ca      	b.n	80047ee <_free_r+0x22>
 8004858:	bd38      	pop	{r3, r4, r5, pc}
 800485a:	bf00      	nop
 800485c:	20004bf8 	.word	0x20004bf8

08004860 <__malloc_lock>:
 8004860:	4801      	ldr	r0, [pc, #4]	@ (8004868 <__malloc_lock+0x8>)
 8004862:	f7ff bfa3 	b.w	80047ac <__retarget_lock_acquire_recursive>
 8004866:	bf00      	nop
 8004868:	20004bf4 	.word	0x20004bf4

0800486c <__malloc_unlock>:
 800486c:	4801      	ldr	r0, [pc, #4]	@ (8004874 <__malloc_unlock+0x8>)
 800486e:	f7ff bf9e 	b.w	80047ae <__retarget_lock_release_recursive>
 8004872:	bf00      	nop
 8004874:	20004bf4 	.word	0x20004bf4

08004878 <_init>:
 8004878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800487a:	bf00      	nop
 800487c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800487e:	bc08      	pop	{r3}
 8004880:	469e      	mov	lr, r3
 8004882:	4770      	bx	lr

08004884 <_fini>:
 8004884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004886:	bf00      	nop
 8004888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800488a:	bc08      	pop	{r3}
 800488c:	469e      	mov	lr, r3
 800488e:	4770      	bx	lr
