# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../minisys.srcs/sources_1/ip/clock" \
"../../../../minisys.srcs/sources_1/ip/clock/clock_sim_netlist.v" \
"../../../../minisys.srcs/sim_1/new/clock_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
