// Mem file initialization records.
//
// SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
// Vivado v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// Created on Thursday September 05, 2024 - 04:56:47 pm, from:
//
//     Map file     - /home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/AlohaHE.bmm
//     Data file(s) - /home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_microblaze_1_0/data/mb_bootloop_le.elf
//
// Address space 'AlohaHE_i_microblaze_1.AlohaHE_i_microblaze_1_local_memory_lmb_bram_4K_3_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
