// Seed: 1882141693
module module_0 #(
    parameter id_1 = 32'd0
);
  logic _id_1;
  logic [7:0][-1 : id_1] id_2;
  assign id_1 = {id_2{id_2}};
  final $clog2(id_1);
  ;
  wire id_3;
  logic [1 : id_1  -  -1] id_4 = id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd20,
    parameter id_6 = 32'd63,
    parameter id_8 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    _id_8
);
  input wire _id_8;
  inout wire id_7;
  output wire _id_6;
  input wire _id_5;
  input wire id_4;
  inout tri id_3;
  inout logic [7:0] id_2;
  output tri id_1;
  module_0 modCall_1 ();
  assign id_3#(
      .id_8(1),
      .id_5(-1'b0),
      .id_5(-1),
      .id_4(1)
  ) = 1'b0;
  initial begin : LABEL_0
    id_2[-1'b0] <= 1;
  end
  localparam id_9 = 1 & 1;
  assign id_2[1||-1] = id_9;
  assign id_1 = (1);
  wire id_10;
  logic [-1 : id_6] id_11 = ~id_11, id_12;
  assign id_12[1] = 1'b0;
  assign id_11 = id_12[{id_5, -1} : id_8];
endmodule
