module majority_voter(
    input wire a,
    input wire b,
    input wire c,
    output wire y
);

    assign y = (a & b) | (a & c) | (b & c);
endmodule