
<html>
<head>

  <meta http-equiv="Content-Type" content="text/html; charset=US-ASCII" />
  <title>crtc.c</title>

  <link rel="stylesheet" href="../style.css"/>
  <script src="../jquery-3.2.1.min.js"></script>
</head>
<body>

<pre><code class = "cpp">
<a name="ln1">/* CTRC functionality */</a>
<a name="ln2">/* Author:</a>
<a name="ln3">   Rudolf Cornelissen 11/2002-9/2005</a>
<a name="ln4">*/</a>
<a name="ln5"> </a>
<a name="ln6">#define MODULE_BIT 0x00040000</a>
<a name="ln7"> </a>
<a name="ln8">#include &quot;std.h&quot;</a>
<a name="ln9"> </a>
<a name="ln10">/*Adjust passed parameters to a valid mode line*/</a>
<a name="ln11">status_t eng_crtc_validate_timing(</a>
<a name="ln12">	uint16 *hd_e,uint16 *hs_s,uint16 *hs_e,uint16 *ht,</a>
<a name="ln13">	uint16 *vd_e,uint16 *vs_s,uint16 *vs_e,uint16 *vt</a>
<a name="ln14">)</a>
<a name="ln15">{</a>
<a name="ln16">/* horizontal */</a>
<a name="ln17">	/* make all parameters multiples of 8 */</a>
<a name="ln18">	*hd_e &amp;= 0xfff8;</a>
<a name="ln19">	*hs_s &amp;= 0xfff8;</a>
<a name="ln20">	*hs_e &amp;= 0xfff8;</a>
<a name="ln21">	*ht   &amp;= 0xfff8;</a>
<a name="ln22"> </a>
<a name="ln23">	/* confine to required number of bits, taking logic into account */</a>
<a name="ln24">	if (*hd_e &gt; ((0x00ff - 2) &lt;&lt; 3)) *hd_e = ((0x00ff - 2) &lt;&lt; 3);</a>
<a name="ln25">	if (*hs_s &gt; ((0x01ff - 1) &lt;&lt; 3)) *hs_s = ((0x01ff - 1) &lt;&lt; 3);</a>
<a name="ln26">	if (*hs_e &gt; ( 0x01ff      &lt;&lt; 3)) *hs_e = ( 0x01ff      &lt;&lt; 3);</a>
<a name="ln27">	if (*ht   &gt; ((0x01ff + 5) &lt;&lt; 3)) *ht   = ((0x01ff + 5) &lt;&lt; 3);</a>
<a name="ln28"> </a>
<a name="ln29">	/* NOTE: keep horizontal timing at multiples of 8! */</a>
<a name="ln30">	/* confine to a reasonable width */</a>
<a name="ln31">	if (*hd_e &lt; 640) *hd_e = 640;</a>
<a name="ln32">	/* assuming all VIA unichrome cards to have same max. constraint.. */</a>
<a name="ln33">	//fixme: checkout correct max...</a>
<a name="ln34">	if (*hd_e &gt; 1600) *hd_e = 1600;</a>
<a name="ln35"> </a>
<a name="ln36">	/* if hor. total does not leave room for a sensible sync pulse, increase it! */</a>
<a name="ln37">	if (*ht &lt; (*hd_e + 80)) *ht = (*hd_e + 80);</a>
<a name="ln38"> </a>
<a name="ln39">	/* if hor. total does not adhere to max. blanking pulse width, decrease it! */</a>
<a name="ln40">	if (*ht &gt; (*hd_e + 0x3f8)) *ht = (*hd_e + 0x3f8);</a>
<a name="ln41"> </a>
<a name="ln42">	/* make sure sync pulse is not during display */</a>
<a name="ln43">	if (*hs_e &gt; (*ht - 8)) *hs_e = (*ht - 8);</a>
<a name="ln44">	if (*hs_s &lt; (*hd_e + 8)) *hs_s = (*hd_e + 8);</a>
<a name="ln45"> </a>
<a name="ln46">	/* correct sync pulse if it is too long:</a>
<a name="ln47">	 * there are only 5 bits available to save this in the card registers! */</a>
<a name="ln48">	if (*hs_e &gt; (*hs_s + 0xf8)) *hs_e = (*hs_s + 0xf8);</a>
<a name="ln49"> </a>
<a name="ln50">/*vertical*/</a>
<a name="ln51">	/* confine to required number of bits, taking logic into account */</a>
<a name="ln52">	if (*vd_e &gt; (0x7ff - 2)) *vd_e = (0x7ff - 2);</a>
<a name="ln53">	if (*vs_s &gt; (0x7ff - 1)) *vs_s = (0x7ff - 1);</a>
<a name="ln54">	if (*vs_e &gt;  0x7ff     ) *vs_e =  0x7ff     ;</a>
<a name="ln55">	if (*vt   &gt; (0x7ff + 2)) *vt   = (0x7ff + 2);</a>
<a name="ln56"> </a>
<a name="ln57">	/* confine to a reasonable height */</a>
<a name="ln58">	if (*vd_e &lt; 480) *vd_e = 480;</a>
<a name="ln59">	/* assuming all VIA unichrome cards to have same max. constraint.. */</a>
<a name="ln60">	//fixme: checkout correct max...</a>
<a name="ln61">	if (*vd_e &gt; 1200) *vd_e = 1200;</a>
<a name="ln62"> </a>
<a name="ln63">	/*if vertical total does not leave room for a sync pulse, increase it!*/</a>
<a name="ln64">	if (*vt &lt; (*vd_e + 3)) *vt = (*vd_e + 3);</a>
<a name="ln65"> </a>
<a name="ln66">	/* if vert. total does not adhere to max. blanking pulse width, decrease it! */</a>
<a name="ln67">	if (*vt &gt; (*vd_e + 0xff)) *vt = (*vd_e + 0xff);</a>
<a name="ln68"> </a>
<a name="ln69">	/* make sure sync pulse is not during display */</a>
<a name="ln70">	if (*vs_e &gt; (*vt - 1)) *vs_e = (*vt - 1);</a>
<a name="ln71">	if (*vs_s &lt; (*vd_e + 1)) *vs_s = (*vd_e + 1);</a>
<a name="ln72"> </a>
<a name="ln73">	/* correct sync pulse if it is too long:</a>
<a name="ln74">	 * there are only 4 bits available to save this in the card registers! */</a>
<a name="ln75">	if (*vs_e &gt; (*vs_s + 0x0f)) *vs_e = (*vs_s + 0x0f);</a>
<a name="ln76"> </a>
<a name="ln77">	return B_OK;</a>
<a name="ln78">}</a>
<a name="ln79"> </a>
<a name="ln80">/*set a mode line - inputs are in pixels*/</a>
<a name="ln81">status_t eng_crtc_set_timing(display_mode target)</a>
<a name="ln82">{</a>
<a name="ln83">	uint16 fifolimit = 0;</a>
<a name="ln84">	uint8 temp;</a>
<a name="ln85"> </a>
<a name="ln86">	uint32 htotal;		/*total horizontal total VCLKs*/</a>
<a name="ln87">	uint32 hdisp_e;            /*end of horizontal display (begins at 0)*/</a>
<a name="ln88">	uint32 hsync_s;            /*begin of horizontal sync pulse*/</a>
<a name="ln89">	uint32 hsync_e;            /*end of horizontal sync pulse*/</a>
<a name="ln90">	uint32 hblnk_s;            /*begin horizontal blanking*/</a>
<a name="ln91">	uint32 hblnk_e;            /*end horizontal blanking*/</a>
<a name="ln92"> </a>
<a name="ln93">	uint32 vtotal;		/*total vertical total scanlines*/</a>
<a name="ln94">	uint32 vdisp_e;            /*end of vertical display*/</a>
<a name="ln95">	uint32 vsync_s;            /*begin of vertical sync pulse*/</a>
<a name="ln96">	uint32 vsync_e;            /*end of vertical sync pulse*/</a>
<a name="ln97">	uint32 vblnk_s;            /*begin vertical blanking*/</a>
<a name="ln98">	uint32 vblnk_e;            /*end vertical blanking*/</a>
<a name="ln99"> </a>
<a name="ln100">	uint32 linecomp;	/*split screen and vdisp_e interrupt*/</a>
<a name="ln101"> </a>
<a name="ln102">	LOG(4,(&quot;CRTC: setting timing\n&quot;));</a>
<a name="ln103"> </a>
<a name="ln104">	/* setup tuned internal modeline for flatpanel if connected and active */</a>
<a name="ln105">	/* notes:</a>
<a name="ln106">	 * - the CRTC modeline must end earlier than the panel modeline to keep correct</a>
<a name="ln107">	 *   sync going;</a>
<a name="ln108">	 * - if the CRTC modeline ends too soon, pixelnoise will occur in 8 (or so) pixel</a>
<a name="ln109">	 *   wide horizontal stripes. This can be observed earliest on fullscreen overlay,</a>
<a name="ln110">	 *   and if it gets worse, also normal desktop output will suffer. The stripes</a>
<a name="ln111">	 *   are mainly visible at the left of the screen, over the entire screen height. */</a>
<a name="ln112">	if (0)//si-&gt;ps.tmds1_active)</a>
<a name="ln113">	{</a>
<a name="ln114">		LOG(2,(&quot;CRTC: DFP active: tuning modeline\n&quot;));</a>
<a name="ln115"> </a>
<a name="ln116">		/* horizontal timing */</a>
<a name="ln117">		target.timing.h_sync_start =</a>
<a name="ln118">			((uint16)((si-&gt;ps.p1_timing.h_sync_start / ((float)si-&gt;ps.p1_timing.h_display)) *</a>
<a name="ln119">			target.timing.h_display)) &amp; 0xfff8;</a>
<a name="ln120"> </a>
<a name="ln121">		target.timing.h_sync_end =</a>
<a name="ln122">			((uint16)((si-&gt;ps.p1_timing.h_sync_end / ((float)si-&gt;ps.p1_timing.h_display)) *</a>
<a name="ln123">			target.timing.h_display)) &amp; 0xfff8;</a>
<a name="ln124"> </a>
<a name="ln125">		target.timing.h_total =</a>
<a name="ln126">			(((uint16)((si-&gt;ps.p1_timing.h_total / ((float)si-&gt;ps.p1_timing.h_display)) *</a>
<a name="ln127">			target.timing.h_display)) &amp; 0xfff8) - 8;</a>
<a name="ln128"> </a>
<a name="ln129">		/* in native mode the CRTC needs some extra time to keep synced correctly;</a>
<a name="ln130">		 * OTOH the overlay unit distorts if we reserve too much time! */</a>
<a name="ln131">		if (target.timing.h_display == si-&gt;ps.p1_timing.h_display)</a>
<a name="ln132">		{</a>
<a name="ln133">			/* NV11 timing has different constraints than later cards */</a>
<a name="ln134">			if (si-&gt;ps.card_type == NV11)</a>
<a name="ln135">				target.timing.h_total -= 56;</a>
<a name="ln136">			else</a>
<a name="ln137">				/* confirmed NV34 with 1680x1050 panel */</a>
<a name="ln138">				target.timing.h_total -= 32;</a>
<a name="ln139">		}</a>
<a name="ln140"> </a>
<a name="ln141">		if (target.timing.h_sync_start == target.timing.h_display)</a>
<a name="ln142">			target.timing.h_sync_start += 8;</a>
<a name="ln143">		if (target.timing.h_sync_end == target.timing.h_total)</a>
<a name="ln144">			target.timing.h_sync_end -= 8;</a>
<a name="ln145"> </a>
<a name="ln146">		/* vertical timing */</a>
<a name="ln147">		target.timing.v_sync_start =</a>
<a name="ln148">			((uint16)((si-&gt;ps.p1_timing.v_sync_start / ((float)si-&gt;ps.p1_timing.v_display)) *</a>
<a name="ln149">			target.timing.v_display));</a>
<a name="ln150"> </a>
<a name="ln151">		target.timing.v_sync_end =</a>
<a name="ln152">			((uint16)((si-&gt;ps.p1_timing.v_sync_end / ((float)si-&gt;ps.p1_timing.v_display)) *</a>
<a name="ln153">			target.timing.v_display));</a>
<a name="ln154"> </a>
<a name="ln155">		target.timing.v_total =</a>
<a name="ln156">			((uint16)((si-&gt;ps.p1_timing.v_total / ((float)si-&gt;ps.p1_timing.v_display)) *</a>
<a name="ln157">			target.timing.v_display)) - 1;</a>
<a name="ln158"> </a>
<a name="ln159">		if (target.timing.v_sync_start == target.timing.v_display)</a>
<a name="ln160">			target.timing.v_sync_start += 1;</a>
<a name="ln161">		if (target.timing.v_sync_end == target.timing.v_total)</a>
<a name="ln162">			target.timing.v_sync_end -= 1;</a>
<a name="ln163"> </a>
<a name="ln164">		/* disable GPU scaling testmode so automatic scaling will be done */</a>
<a name="ln165">		DACW(FP_DEBUG1, 0);</a>
<a name="ln166">	}</a>
<a name="ln167"> </a>
<a name="ln168">	/* Modify parameters as required by standard VGA */</a>
<a name="ln169">	htotal = ((target.timing.h_total &gt;&gt; 3) - 5);</a>
<a name="ln170">	hdisp_e = ((target.timing.h_display &gt;&gt; 3) - 1);</a>
<a name="ln171">	hblnk_s = hdisp_e;</a>
<a name="ln172">	hblnk_e = (htotal + 4);//0;</a>
<a name="ln173">	hsync_s = (target.timing.h_sync_start &gt;&gt; 3);</a>
<a name="ln174">	hsync_e = (target.timing.h_sync_end &gt;&gt; 3);</a>
<a name="ln175"> </a>
<a name="ln176">	vtotal = target.timing.v_total - 2;</a>
<a name="ln177">	vdisp_e = target.timing.v_display - 1;</a>
<a name="ln178">	vblnk_s = vdisp_e;</a>
<a name="ln179">	vblnk_e = (vtotal + 1);</a>
<a name="ln180">	vsync_s = target.timing.v_sync_start;//-1;</a>
<a name="ln181">	vsync_e = target.timing.v_sync_end;//-1;</a>
<a name="ln182"> </a>
<a name="ln183">	/* prevent memory adress counter from being reset (linecomp may not occur).</a>
<a name="ln184">	 * set all bits, otherwise distortion stripes may appear onscreen (VIA) */</a>
<a name="ln185">	linecomp = 0xffff;</a>
<a name="ln186"> </a>
<a name="ln187">	/* Note for laptop and DVI flatpanels:</a>
<a name="ln188">	 * CRTC timing has a seperate set of registers from flatpanel timing.</a>
<a name="ln189">	 * The flatpanel timing registers have scaling registers that are used to match</a>
<a name="ln190">	 * these two modelines. */</a>
<a name="ln191">	{</a>
<a name="ln192">		LOG(4,(&quot;CRTC: Setting full timing...\n&quot;));</a>
<a name="ln193"> </a>
<a name="ln194">		/* log the mode that will be set */</a>
<a name="ln195">		LOG(2,(&quot;CRTC:\n\tHTOT:%x\n\tHDISPEND:%x\n\tHBLNKS:%x\n\tHBLNKE:%x\n\tHSYNCS:%x\n\tHSYNCE:%x\n\t&quot;,htotal,hdisp_e,hblnk_s,hblnk_e,hsync_s,hsync_e));</a>
<a name="ln196">		LOG(2,(&quot;VTOT:%x\n\tVDISPEND:%x\n\tVBLNKS:%x\n\tVBLNKE:%x\n\tVSYNCS:%x\n\tVSYNCE:%x\n&quot;,vtotal,vdisp_e,vblnk_s,vblnk_e,vsync_s,vsync_e));</a>
<a name="ln197"> </a>
<a name="ln198">		/* actually program the card! */</a>
<a name="ln199">		/* unlock CRTC registers at index 0-7 */</a>
<a name="ln200">		CRTCW(VSYNCE, (CRTCR(VSYNCE) &amp; 0x7f));</a>
<a name="ln201">		/* horizontal standard VGA regs */</a>
<a name="ln202">		CRTCW(HTOTAL, (htotal &amp; 0xff));</a>
<a name="ln203">		CRTCW(HDISPE, (hdisp_e &amp; 0xff));</a>
<a name="ln204">		CRTCW(HBLANKS, (hblnk_s &amp; 0xff));</a>
<a name="ln205">		/* also unlock vertical retrace registers in advance */</a>
<a name="ln206">		CRTCW(HBLANKE, ((hblnk_e &amp; 0x1f) | 0x80));</a>
<a name="ln207">		CRTCW(HSYNCS, (hsync_s &amp; 0xff));</a>
<a name="ln208">		CRTCW(HSYNCE, ((hsync_e &amp; 0x1f) | ((hblnk_e &amp; 0x20) &lt;&lt; 2)));</a>
<a name="ln209"> </a>
<a name="ln210">		/* vertical standard VGA regs */</a>
<a name="ln211">		CRTCW(VTOTAL, (vtotal &amp; 0xff));</a>
<a name="ln212">		CRTCW(OVERFLOW,</a>
<a name="ln213">		(</a>
<a name="ln214">			((vtotal &amp; 0x100) &gt;&gt; (8 - 0)) | ((vtotal &amp; 0x200) &gt;&gt; (9 - 5)) |</a>
<a name="ln215">			((vdisp_e &amp; 0x100) &gt;&gt; (8 - 1)) | ((vdisp_e &amp; 0x200) &gt;&gt; (9 - 6)) |</a>
<a name="ln216">			((vsync_s &amp; 0x100) &gt;&gt; (8 - 2)) | ((vsync_s &amp; 0x200) &gt;&gt; (9 - 7)) |</a>
<a name="ln217">			((vblnk_s &amp; 0x100) &gt;&gt; (8 - 3)) | ((linecomp &amp; 0x0100) &gt;&gt; (8 - 4))</a>
<a name="ln218">		));</a>
<a name="ln219">		CRTCW(PRROWSCN, 0x00); /* not used */</a>
<a name="ln220">		CRTCW(MAXSCLIN, (((vblnk_s &amp; 0x200) &gt;&gt; (9 - 5)) | ((linecomp &amp; 0x0200) &gt;&gt; (9 - 6))));</a>
<a name="ln221">		CRTCW(VSYNCS, (vsync_s &amp; 0xff));</a>
<a name="ln222">		CRTCW(VSYNCE, ((CRTCR(VSYNCE) &amp; 0xf0) | (vsync_e &amp; 0x0f)));</a>
<a name="ln223">		CRTCW(VDISPE, (vdisp_e &amp; 0xff));</a>
<a name="ln224">		CRTCW(VBLANKS, (vblnk_s &amp; 0xff));</a>
<a name="ln225">		CRTCW(VBLANKE, (vblnk_e &amp; 0xff));</a>
<a name="ln226">		CRTCW(LINECOMP, (linecomp &amp; 0xff));</a>
<a name="ln227"> </a>
<a name="ln228">		/* horizontal extended regs */</a>
<a name="ln229">		CRTCW(HTIMEXT1, (CRTCR(HTIMEXT1) &amp; 0xc8) |</a>
<a name="ln230">			(</a>
<a name="ln231">		 	((linecomp &amp; 0x1c00) &gt;&gt; (10 - 0)) |</a>
<a name="ln232">			((hblnk_e &amp; 0x040) &gt;&gt; (6 - 5)) |</a>
<a name="ln233">			((hsync_s &amp; 0x100) &gt;&gt; (8 - 4))</a>
<a name="ln234">			));</a>
<a name="ln235">		CRTCW(HTIMEXT2, (CRTCR(HTIMEXT2) &amp; 0xf7) | ((htotal &amp; 0x100) &gt;&gt; (8 - 3)));</a>
<a name="ln236"> </a>
<a name="ln237">		/* vertical extended regs */</a>
<a name="ln238">		CRTCW(VTIMEXT_PIT, (CRTCR(VTIMEXT_PIT) &amp; 0xe0) |</a>
<a name="ln239">			(</a>
<a name="ln240">		 	((vtotal &amp; 0x400) &gt;&gt; (10 - 0)) |</a>
<a name="ln241">			((vsync_s &amp; 0x400) &gt;&gt; (10 - 1)) |</a>
<a name="ln242">			((vdisp_e &amp; 0x400) &gt;&gt; (10 - 2)) |</a>
<a name="ln243">			((vblnk_s &amp; 0x400) &gt;&gt; (10 - 3)) |</a>
<a name="ln244">			((linecomp &amp; 0x2000) &gt;&gt; (13 - 4))</a>
<a name="ln245">			));</a>
<a name="ln246"> </a>
<a name="ln247">		/* setup HSYNC &amp; VSYNC polarity */</a>
<a name="ln248">		LOG(2,(&quot;CRTC: sync polarity: &quot;));</a>
<a name="ln249">		temp = ENG_REG8(RG8_MISCR);</a>
<a name="ln250">		if (target.timing.flags &amp; B_POSITIVE_HSYNC)</a>
<a name="ln251">		{</a>
<a name="ln252">			LOG(2,(&quot;H:pos &quot;));</a>
<a name="ln253">			temp &amp;= ~0x40;</a>
<a name="ln254">		}</a>
<a name="ln255">		else</a>
<a name="ln256">		{</a>
<a name="ln257">			LOG(2,(&quot;H:neg &quot;));</a>
<a name="ln258">			temp |= 0x40;</a>
<a name="ln259">		}</a>
<a name="ln260">		if (target.timing.flags &amp; B_POSITIVE_VSYNC)</a>
<a name="ln261">		{</a>
<a name="ln262">			LOG(2,(&quot;V:pos &quot;));</a>
<a name="ln263">			temp &amp;= ~0x80;</a>
<a name="ln264">		}</a>
<a name="ln265">		else</a>
<a name="ln266">		{</a>
<a name="ln267">			LOG(2,(&quot;V:neg &quot;));</a>
<a name="ln268">			temp |= 0x80;</a>
<a name="ln269">		}</a>
<a name="ln270">		ENG_REG8(RG8_MISCW) = temp;</a>
<a name="ln271"> </a>
<a name="ln272">		LOG(2,(&quot;, MISC reg readback: $%02x\n&quot;, ENG_REG8(RG8_MISCR)));</a>
<a name="ln273"> </a>
<a name="ln274">		/* setup CRTC FIFO depth, method 'extrapolated' from VBE BIOS behaviour */</a>
<a name="ln275">		switch (target.space)</a>
<a name="ln276">		{</a>
<a name="ln277">		case B_CMAP8:</a>
<a name="ln278">			fifolimit = 0x0001;</a>
<a name="ln279">			break;</a>
<a name="ln280">		case B_RGB15_LITTLE:</a>
<a name="ln281">		case B_RGB16_LITTLE:</a>
<a name="ln282">			fifolimit = 0x0002;</a>
<a name="ln283">			break;</a>
<a name="ln284">		case B_RGB24_LITTLE:</a>
<a name="ln285">			fifolimit = 0x0003;</a>
<a name="ln286">			break;</a>
<a name="ln287">		case B_RGB32_LITTLE:</a>
<a name="ln288">			fifolimit = 0x0004;</a>
<a name="ln289">			break;</a>
<a name="ln290">		}</a>
<a name="ln291">		fifolimit *= target.timing.h_display;</a>
<a name="ln292">		fifolimit &gt;&gt;= 4;</a>
<a name="ln293">		fifolimit += 4;</a>
<a name="ln294">		SEQW(FETCHCNTLO, (fifolimit &amp; 0x00fe));</a>
<a name="ln295">		SEQW(FETCHCNTHI, (((SEQR(FETCHCNTHI)) &amp; 0xfc) | ((fifolimit &amp; 0x0300) &gt;&gt; 8)));</a>
<a name="ln296">	}</a>
<a name="ln297"> </a>
<a name="ln298">	/* always disable interlaced operation */</a>
<a name="ln299">	/* (interlace is supported on upto and including NV10, NV15, and NV30 and up) */</a>
<a name="ln300">//	CRTCW(INTERLACE, 0xff);</a>
<a name="ln301"> </a>
<a name="ln302">	/* disable CRTC slaved mode unless a panel is in use */</a>
<a name="ln303">	// fixme: this kills TVout when it was in use...</a>
<a name="ln304">//	if (!si-&gt;ps.tmds1_active) CRTCW(PIXEL, (CRTCR(PIXEL) &amp; 0x7f));</a>
<a name="ln305"> </a>
<a name="ln306">	/* setup flatpanel if connected and active */</a>
<a name="ln307">	if (0)//si-&gt;ps.tmds1_active)</a>
<a name="ln308">	{</a>
<a name="ln309">		uint32 iscale_x, iscale_y;</a>
<a name="ln310"> </a>
<a name="ln311">		/* calculate inverse scaling factors used by hardware in 20.12 format */</a>
<a name="ln312">		iscale_x = (((1 &lt;&lt; 12) * target.timing.h_display) / si-&gt;ps.p1_timing.h_display);</a>
<a name="ln313">		iscale_y = (((1 &lt;&lt; 12) * target.timing.v_display) / si-&gt;ps.p1_timing.v_display);</a>
<a name="ln314"> </a>
<a name="ln315">		/* unblock flatpanel timing programming (or something like that..) */</a>
<a name="ln316">		CRTCW(FP_HTIMING, 0);</a>
<a name="ln317">		CRTCW(FP_VTIMING, 0);</a>
<a name="ln318">		LOG(2,(&quot;CRTC: FP_HTIMING reg readback: $%02x\n&quot;, CRTCR(FP_HTIMING)));</a>
<a name="ln319">		LOG(2,(&quot;CRTC: FP_VTIMING reg readback: $%02x\n&quot;, CRTCR(FP_VTIMING)));</a>
<a name="ln320"> </a>
<a name="ln321">		/* enable full width visibility on flatpanel */</a>
<a name="ln322">		DACW(FP_HVALID_S, 0);</a>
<a name="ln323">		DACW(FP_HVALID_E, (si-&gt;ps.p1_timing.h_display - 1));</a>
<a name="ln324">		/* enable full height visibility on flatpanel */</a>
<a name="ln325">		DACW(FP_VVALID_S, 0);</a>
<a name="ln326">		DACW(FP_VVALID_E, (si-&gt;ps.p1_timing.v_display - 1));</a>
<a name="ln327"> </a>
<a name="ln328">		/* nVidia cards support upscaling except on ??? */</a>
<a name="ln329">		/* NV11 cards can upscale after all! */</a>
<a name="ln330">		if (0)//si-&gt;ps.card_type == NV11)</a>
<a name="ln331">		{</a>
<a name="ln332">			/* disable last fetched line limiting */</a>
<a name="ln333">			DACW(FP_DEBUG2, 0x00000000);</a>
<a name="ln334">			/* inform panel to scale if needed */</a>
<a name="ln335">			if ((iscale_x != (1 &lt;&lt; 12)) || (iscale_y != (1 &lt;&lt; 12)))</a>
<a name="ln336">			{</a>
<a name="ln337">				LOG(2,(&quot;CRTC: DFP needs to do scaling\n&quot;));</a>
<a name="ln338">				DACW(FP_TG_CTRL, (DACR(FP_TG_CTRL) | 0x00000100));</a>
<a name="ln339">			}</a>
<a name="ln340">			else</a>
<a name="ln341">			{</a>
<a name="ln342">				LOG(2,(&quot;CRTC: no scaling for DFP needed\n&quot;));</a>
<a name="ln343">				DACW(FP_TG_CTRL, (DACR(FP_TG_CTRL) &amp; 0xfffffeff));</a>
<a name="ln344">			}</a>
<a name="ln345">		}</a>
<a name="ln346">		else</a>
<a name="ln347">		{</a>
<a name="ln348">			float dm_aspect;</a>
<a name="ln349"> </a>
<a name="ln350">			LOG(2,(&quot;CRTC: GPU scales for DFP if needed\n&quot;));</a>
<a name="ln351"> </a>
<a name="ln352">			/* calculate display mode aspect */</a>
<a name="ln353">			dm_aspect = (target.timing.h_display / ((float)target.timing.v_display));</a>
<a name="ln354"> </a>
<a name="ln355">			/* limit last fetched line if vertical scaling is done */</a>
<a name="ln356">			if (iscale_y != (1 &lt;&lt; 12))</a>
<a name="ln357">				DACW(FP_DEBUG2, ((1 &lt;&lt; 28) | ((target.timing.v_display - 1) &lt;&lt; 16)));</a>
<a name="ln358">			else</a>
<a name="ln359">				DACW(FP_DEBUG2, 0x00000000);</a>
<a name="ln360"> </a>
<a name="ln361">			/* inform panel not to scale */</a>
<a name="ln362">			DACW(FP_TG_CTRL, (DACR(FP_TG_CTRL) &amp; 0xfffffeff));</a>
<a name="ln363"> </a>
<a name="ln364">			/* GPU scaling is automatically setup by hardware, so only modify this</a>
<a name="ln365">			 * scalingfactor for non 4:3 (1.33) aspect panels;</a>
<a name="ln366">			 * let's consider 1280x1024 1:33 aspect (it's 1.25 aspect actually!) */</a>
<a name="ln367"> </a>
<a name="ln368">			/* correct for widescreen panels relative to mode...</a>
<a name="ln369">			 * (so if panel is more widescreen than mode being set) */</a>
<a name="ln370">			/* BTW: known widescreen panels:</a>
<a name="ln371">			 * 1280 x  800 (1.60),</a>
<a name="ln372">			 * 1440 x  900 (1.60),</a>
<a name="ln373">			 * 1680 x 1050 (1.60),</a>
<a name="ln374">			 * 1920 x 1200 (1.60). */</a>
<a name="ln375">			/* known 4:3 aspect non-standard resolution panels:</a>
<a name="ln376">			 * 1400 x 1050 (1.33). */</a>
<a name="ln377">			/* NOTE:</a>
<a name="ln378">			 * allow 0.10 difference so 1280x1024 panels will be used fullscreen! */</a>
<a name="ln379">			if ((iscale_x != (1 &lt;&lt; 12)) &amp;&amp; (si-&gt;ps.panel1_aspect &gt; (dm_aspect + 0.10)))</a>
<a name="ln380">			{</a>
<a name="ln381">				uint16 diff;</a>
<a name="ln382"> </a>
<a name="ln383">				LOG(2,(&quot;CRTC: (relative) widescreen panel: tuning horizontal scaling\n&quot;));</a>
<a name="ln384"> </a>
<a name="ln385">				/* X-scaling should be the same as Y-scaling */</a>
<a name="ln386">				iscale_x = iscale_y;</a>
<a name="ln387">				/* enable testmode (b12) and program modified X-scaling factor */</a>
<a name="ln388">				DACW(FP_DEBUG1, (((iscale_x &gt;&gt; 1) &amp; 0x00000fff) | (1 &lt;&lt; 12)));</a>
<a name="ln389">				/* center/cut-off left and right side of screen */</a>
<a name="ln390">				diff = ((si-&gt;ps.p1_timing.h_display -</a>
<a name="ln391">						(target.timing.h_display * ((1 &lt;&lt; 12) / ((float)iscale_x))))</a>
<a name="ln392">						/ 2);</a>
<a name="ln393">				DACW(FP_HVALID_S, diff);</a>
<a name="ln394">				DACW(FP_HVALID_E, ((si-&gt;ps.p1_timing.h_display - diff) - 1));</a>
<a name="ln395">			}</a>
<a name="ln396">			/* correct for portrait panels... */</a>
<a name="ln397">			/* NOTE:</a>
<a name="ln398">			 * allow 0.10 difference so 1280x1024 panels will be used fullscreen! */</a>
<a name="ln399">			if ((iscale_y != (1 &lt;&lt; 12)) &amp;&amp; (si-&gt;ps.panel1_aspect &lt; (dm_aspect - 0.10)))</a>
<a name="ln400">			{</a>
<a name="ln401">				LOG(2,(&quot;CRTC: (relative) portrait panel: should tune vertical scaling\n&quot;));</a>
<a name="ln402">				/* fixme: implement if this kind of portrait panels exist on nVidia... */</a>
<a name="ln403">			}</a>
<a name="ln404">		}</a>
<a name="ln405"> </a>
<a name="ln406">		/* do some logging.. */</a>
<a name="ln407">		LOG(2,(&quot;CRTC: FP_HVALID_S reg readback: $%08x\n&quot;, DACR(FP_HVALID_S)));</a>
<a name="ln408">		LOG(2,(&quot;CRTC: FP_HVALID_E reg readback: $%08x\n&quot;, DACR(FP_HVALID_E)));</a>
<a name="ln409">		LOG(2,(&quot;CRTC: FP_VVALID_S reg readback: $%08x\n&quot;, DACR(FP_VVALID_S)));</a>
<a name="ln410">		LOG(2,(&quot;CRTC: FP_VVALID_E reg readback: $%08x\n&quot;, DACR(FP_VVALID_E)));</a>
<a name="ln411">		LOG(2,(&quot;CRTC: FP_DEBUG0 reg readback: $%08x\n&quot;, DACR(FP_DEBUG0)));</a>
<a name="ln412">		LOG(2,(&quot;CRTC: FP_DEBUG1 reg readback: $%08x\n&quot;, DACR(FP_DEBUG1)));</a>
<a name="ln413">		LOG(2,(&quot;CRTC: FP_DEBUG2 reg readback: $%08x\n&quot;, DACR(FP_DEBUG2)));</a>
<a name="ln414">		LOG(2,(&quot;CRTC: FP_DEBUG3 reg readback: $%08x\n&quot;, DACR(FP_DEBUG3)));</a>
<a name="ln415">		LOG(2,(&quot;CRTC: FP_TG_CTRL reg readback: $%08x\n&quot;, DACR(FP_TG_CTRL)));</a>
<a name="ln416">	}</a>
<a name="ln417"> </a>
<a name="ln418">	return B_OK;</a>
<a name="ln419">}</a>
<a name="ln420"> </a>
<a name="ln421">status_t eng_crtc_depth(int mode)</a>
<a name="ln422">{</a>
<a name="ln423">	uint8 genctrl = 0;</a>
<a name="ln424"> </a>
<a name="ln425">	/* set VCLK scaling */</a>
<a name="ln426">	/* genctrl bit use:</a>
<a name="ln427">		b7:	 %0 = PAL is 6-bit wide (on b0-5)</a>
<a name="ln428">			 %1 = PAL is 8-bit wide</a>
<a name="ln429">			Note:</a>
<a name="ln430">				3123Ax chips only support 6-bits. If we support that chip,</a>
<a name="ln431">				update PAL programming!</a>
<a name="ln432">		b6:	 ?</a>
<a name="ln433">		b5:	 %0 = distortions (stripes) only (tested 8-bit mode)</a>
<a name="ln434">			 %1 = OK</a>
<a name="ln435">		b4:  %0 = 15-bit color in 2 bytes/pixel mode;</a>
<a name="ln436">			 %1 = 16-bit color in 2 bytes/pixel mode.</a>
<a name="ln437">		b3-2:%00 = 1 byte /pixel;</a>
<a name="ln438">			 %01 = 2 bytes/pixel;</a>
<a name="ln439">			 %10 = 3 bytes/pixel; (assumed)</a>
<a name="ln440">			 %11 = 4 bytes/pixel.</a>
<a name="ln441">		b1:	 %0 = 4 bits/pixel;</a>
<a name="ln442">			 %1 = b3-2 scheme above.</a>
<a name="ln443">		b0:  ?</a>
<a name="ln444">	 */</a>
<a name="ln445">	switch(mode)</a>
<a name="ln446">	{</a>
<a name="ln447">	case BPP8:</a>
<a name="ln448">		/* indexed mode */</a>
<a name="ln449">		genctrl = 0xa2; //%1010 0010</a>
<a name="ln450">		break;</a>
<a name="ln451">	case BPP15:</a>
<a name="ln452">		/* direct mode */</a>
<a name="ln453">		genctrl = 0xa6; //%1010 0110</a>
<a name="ln454">		break;</a>
<a name="ln455">	case BPP16:</a>
<a name="ln456">		/* direct mode */</a>
<a name="ln457">		genctrl = 0xb6; //%1011 0110</a>
<a name="ln458">		break;</a>
<a name="ln459">	case BPP24:</a>
<a name="ln460">		/* direct mode */</a>
<a name="ln461">		//fixme? this is a guess..</a>
<a name="ln462">		genctrl = 0xaa; //%1010 1010</a>
<a name="ln463">		break;</a>
<a name="ln464">	case BPP32:</a>
<a name="ln465">		/* direct mode */</a>
<a name="ln466">		genctrl = 0xae; //%1010 1110</a>
<a name="ln467">		break;</a>
<a name="ln468">	}</a>
<a name="ln469">	/* setup bytes per pixel, and direct/indirect mode */</a>
<a name="ln470">	SEQW(COLDEPTH, genctrl);</a>
<a name="ln471"> </a>
<a name="ln472">	return B_OK;</a>
<a name="ln473">}</a>
<a name="ln474"> </a>
<a name="ln475">status_t eng_crtc_dpms(bool display, bool h, bool v)</a>
<a name="ln476">{</a>
<a name="ln477">	uint8 temp;</a>
<a name="ln478"> </a>
<a name="ln479">	LOG(4,(&quot;CRTC: setting DPMS: &quot;));</a>
<a name="ln480"> </a>
<a name="ln481">	/* start synchronous reset: required before turning screen off! */</a>
<a name="ln482">	SEQW(RESET, 0x01);</a>
<a name="ln483"> </a>
<a name="ln484">	/* turn screen off */</a>
<a name="ln485">	temp = SEQR(CLKMODE);</a>
<a name="ln486">	if (display)</a>
<a name="ln487">	{</a>
<a name="ln488">		SEQW(CLKMODE, (temp &amp; ~0x20));</a>
<a name="ln489"> </a>
<a name="ln490">		/* end synchronous reset if display should be enabled */</a>
<a name="ln491">		SEQW(RESET, 0x03);</a>
<a name="ln492"> </a>
<a name="ln493">		//'safe mode' test! feedback needed with this 'setting'!</a>
<a name="ln494">		if (0)//si-&gt;ps.tmds1_active)</a>
<a name="ln495">		{</a>
<a name="ln496">			/* powerup both LVDS (laptop panellink) and TMDS (DVI panellink)</a>
<a name="ln497">			 * internal transmitters... */</a>
<a name="ln498">			/* note:</a>
<a name="ln499">			 * the powerbits in this register are hardwired to the DVI connectors,</a>
<a name="ln500">			 * instead of to the DACs! (confirmed NV34) */</a>
<a name="ln501">			//fixme...</a>
<a name="ln502">			DACW(FP_DEBUG0, (DACR(FP_DEBUG0) &amp; 0xcfffffff));</a>
<a name="ln503">			/* ... and powerup external TMDS transmitter if it exists */</a>
<a name="ln504">			/* (confirmed OK on NV28 and NV34) */</a>
<a name="ln505">			CRTCW(0x59, (CRTCR(0x59) | 0x01));</a>
<a name="ln506">		}</a>
<a name="ln507"> </a>
<a name="ln508">		LOG(4,(&quot;display on, &quot;));</a>
<a name="ln509">	}</a>
<a name="ln510">	else</a>
<a name="ln511">	{</a>
<a name="ln512">		SEQW(CLKMODE, (temp | 0x20));</a>
<a name="ln513"> </a>
<a name="ln514">		//'safe mode' test! feedback needed with this 'setting'!</a>
<a name="ln515">		if (0)//si-&gt;ps.tmds1_active)</a>
<a name="ln516">		{</a>
<a name="ln517">			/* powerdown both LVDS (laptop panellink) and TMDS (DVI panellink)</a>
<a name="ln518">			 * internal transmitters... */</a>
<a name="ln519">			/* note:</a>
<a name="ln520">			 * the powerbits in this register are hardwired to the DVI connectors,</a>
<a name="ln521">			 * instead of to the DACs! (confirmed NV34) */</a>
<a name="ln522">			//fixme...</a>
<a name="ln523">			DACW(FP_DEBUG0, (DACR(FP_DEBUG0) | 0x30000000));</a>
<a name="ln524">			/* ... and powerdown external TMDS transmitter if it exists */</a>
<a name="ln525">			/* (confirmed OK on NV28 and NV34) */</a>
<a name="ln526">			CRTCW(0x59, (CRTCR(0x59) &amp; 0xfe));</a>
<a name="ln527">		}</a>
<a name="ln528"> </a>
<a name="ln529">		LOG(4,(&quot;display off, &quot;));</a>
<a name="ln530">	}</a>
<a name="ln531"> </a>
<a name="ln532">	if (h)</a>
<a name="ln533">	{</a>
<a name="ln534">		CRTCW(HTIMEXT2, (CRTCR(HTIMEXT2) &amp; 0xef));</a>
<a name="ln535">		LOG(4,(&quot;hsync enabled, &quot;));</a>
<a name="ln536">	}</a>
<a name="ln537">	else</a>
<a name="ln538">	{</a>
<a name="ln539">		CRTCW(HTIMEXT2, (CRTCR(HTIMEXT2) | 0x10));</a>
<a name="ln540">		LOG(4,(&quot;hsync disabled, &quot;));</a>
<a name="ln541">	}</a>
<a name="ln542">	if (v)</a>
<a name="ln543">	{</a>
<a name="ln544">		CRTCW(HTIMEXT2, (CRTCR(HTIMEXT2) &amp; 0xdf));</a>
<a name="ln545">		LOG(4,(&quot;vsync enabled\n&quot;));</a>
<a name="ln546">	}</a>
<a name="ln547">	else</a>
<a name="ln548">	{</a>
<a name="ln549">		CRTCW(HTIMEXT2, (CRTCR(HTIMEXT2) | 0x20));</a>
<a name="ln550">		LOG(4,(&quot;vsync disabled\n&quot;));</a>
<a name="ln551">	}</a>
<a name="ln552"> </a>
<a name="ln553">	return B_OK;</a>
<a name="ln554">}</a>
<a name="ln555"> </a>
<a name="ln556">status_t eng_crtc_dpms_fetch(bool *display, bool *h, bool *v)</a>
<a name="ln557">{</a>
<a name="ln558">	*display = !(SEQR(CLKMODE) &amp; 0x20);</a>
<a name="ln559">	*h = !(CRTCR(HTIMEXT2) &amp; 0x10);</a>
<a name="ln560">	*v = !(CRTCR(HTIMEXT2) &amp; 0x20);</a>
<a name="ln561"> </a>
<a name="ln562">	LOG(4,(&quot;CTRC: fetched DPMS state: &quot;));</a>
<a name="ln563">	if (*display) LOG(4,(&quot;display on, &quot;));</a>
<a name="ln564">	else LOG(4,(&quot;display off, &quot;));</a>
<a name="ln565">	if (*h) LOG(4,(&quot;hsync enabled, &quot;));</a>
<a name="ln566">	else LOG(4,(&quot;hsync disabled, &quot;));</a>
<a name="ln567">	if (*v) LOG(4,(&quot;vsync enabled\n&quot;));</a>
<a name="ln568">	else LOG(4,(&quot;vsync disabled\n&quot;));</a>
<a name="ln569"> </a>
<a name="ln570">	return B_OK;</a>
<a name="ln571">}</a>
<a name="ln572"> </a>
<a name="ln573">status_t eng_crtc_set_display_pitch() </a>
<a name="ln574">{</a>
<a name="ln575">	uint16 offset;</a>
<a name="ln576"> </a>
<a name="ln577">	LOG(4,(&quot;CRTC: setting card pitch (offset between lines)\n&quot;));</a>
<a name="ln578"> </a>
<a name="ln579">	/* figure out offset value hardware needs */</a>
<a name="ln580">	offset = si-&gt;fbc.bytes_per_row &gt;&gt; 3;</a>
<a name="ln581"> </a>
<a name="ln582">	LOG(2,(&quot;CRTC: offset register set to: $%04x\n&quot;, offset));</a>
<a name="ln583"> </a>
<a name="ln584">	/* program the card */</a>
<a name="ln585">	CRTCW(PITCHL, (offset &amp; 0x00ff));</a>
<a name="ln586">	CRTCW(VTIMEXT_PIT, (((CRTCR(VTIMEXT_PIT)) &amp; 0x1f) | ((offset &amp; 0x0700) &gt;&gt; 3)));</a>
<a name="ln587"> </a>
<a name="ln588">	return B_OK;</a>
<a name="ln589">}</a>
<a name="ln590"> </a>
<a name="ln591">status_t eng_crtc_set_display_start(uint32 startadd,uint8 bpp) </a>
<a name="ln592">{</a>
<a name="ln593">	LOG(4,(&quot;CRTC: setting card RAM to be displayed bpp %d\n&quot;, bpp));</a>
<a name="ln594"> </a>
<a name="ln595">	LOG(2,(&quot;CRTC: startadd: $%08x\n&quot;, startadd));</a>
<a name="ln596">	LOG(2,(&quot;CRTC: frameRAM: $%08x\n&quot;, si-&gt;framebuffer));</a>
<a name="ln597">	LOG(2,(&quot;CRTC: framebuffer: $%08x\n&quot;, si-&gt;fbc.frame_buffer));</a>
<a name="ln598"> </a>
<a name="ln599">	/* VIA: upto 32Mb RAM can be adressed */</a>
<a name="ln600"> </a>
<a name="ln601">	/* set standard registers */</a>
<a name="ln602">	/* (VIA: startadress in 64bit words (b3 - b16): checked CLE266) */</a>
<a name="ln603">	CRTCW(FBSTADDL, ((startadd &amp; 0x000001f8) &gt;&gt; 1));</a>
<a name="ln604">	CRTCW(FBSTADDH, ((startadd &amp; 0x0001fe00) &gt;&gt; 9));</a>
<a name="ln605">	/* set extended bits: (b17-24) */</a>
<a name="ln606">	CRTCW(FBSTADDE, ((startadd &amp; 0x01fe0000) &gt;&gt; 17));</a>
<a name="ln607"> </a>
<a name="ln608">	/* VIA doesn't support pixelpanning (checked CLE266). */</a>
<a name="ln609"> </a>
<a name="ln610">	return B_OK;</a>
<a name="ln611">}</a>
<a name="ln612"> </a>
<a name="ln613">status_t eng_crtc_cursor_init()</a>
<a name="ln614">{</a>
<a name="ln615">	int i;</a>
<a name="ln616">	uint32 * fb;</a>
<a name="ln617">	/* cursor bitmap will be stored at the start of the framebuffer */</a>
<a name="ln618">	const uint32 curadd = 0;</a>
<a name="ln619"> </a>
<a name="ln620">	/* background is white */</a>
<a name="ln621">	CRTCDW(CURSOR_BG, 0xffffffff);</a>
<a name="ln622">	/* foreground is black */</a>
<a name="ln623">	CRTCDW(CURSOR_FG, 0x00000000);</a>
<a name="ln624">	/* set cursor bitmap adress */</a>
<a name="ln625">	CRTCDW(CURSOR_MODE, (curadd &amp; 0xfffffffc));</a>
<a name="ln626"> </a>
<a name="ln627">	/* clear cursor (via cursor uses 4kb max) */</a>
<a name="ln628">	fb = (uint32 *) si-&gt;framebuffer + curadd;</a>
<a name="ln629">	for (i = 0; i &lt; (4096/4); i += 2)</a>
<a name="ln630">	{</a>
<a name="ln631">		fb[i + 0] = 0x00000000;</a>
<a name="ln632">		fb[i + 1] = 0xffffffff;</a>
<a name="ln633">	}</a>
<a name="ln634"> </a>
<a name="ln635">	/* activate hardware cursor */</a>
<a name="ln636">	eng_crtc_cursor_show();</a>
<a name="ln637"> </a>
<a name="ln638">	return B_OK;</a>
<a name="ln639">}</a>
<a name="ln640"> </a>
<a name="ln641">status_t eng_crtc_cursor_show()</a>
<a name="ln642">{</a>
<a name="ln643">	LOG(4,(&quot;CRTC: enabling cursor\n&quot;));</a>
<a name="ln644">	/* b1 = 0 shows a 64x64 pixel map, b1 = 1 shows a 32x32 pixel map;</a>
<a name="ln645">	 * b0 = 0 disables the cursor, b0 = 1 enables the cursor. */</a>
<a name="ln646">	CRTCDW(CURSOR_MODE, (CRTCDR(CURSOR_MODE) | 0x00000003));</a>
<a name="ln647"> </a>
<a name="ln648">	return B_OK;</a>
<a name="ln649">}</a>
<a name="ln650"> </a>
<a name="ln651">status_t eng_crtc_cursor_hide()</a>
<a name="ln652">{</a>
<a name="ln653">	LOG(4,(&quot;CRTC: disabling cursor\n&quot;));</a>
<a name="ln654">	CRTCDW(CURSOR_MODE, (CRTCDR(CURSOR_MODE) &amp; 0xfffffffc));</a>
<a name="ln655"> </a>
<a name="ln656">	return B_OK;</a>
<a name="ln657">}</a>
<a name="ln658"> </a>
<a name="ln659">/*set up cursor shape*/</a>
<a name="ln660">status_t eng_crtc_cursor_define(uint8* andMask,uint8* xorMask)</a>
<a name="ln661">{</a>
<a name="ln662">	int y;</a>
<a name="ln663">	uint8 *cursor;</a>
<a name="ln664"> </a>
<a name="ln665">	/* get a pointer to the cursor */</a>
<a name="ln666">	cursor = (uint8*) si-&gt;framebuffer;</a>
<a name="ln667"> </a>
<a name="ln668">	/* pixmap is 4 bytes per row, two rows form pixeldata for one pixel in height */</a>
<a name="ln669">	for (y = 0; y &lt; 16; y++)</a>
<a name="ln670">	{</a>
<a name="ln671">		cursor[0 + (y * 8)] = *xorMask++;</a>
<a name="ln672">		cursor[1 + (y * 8)] = *xorMask++;</a>
<a name="ln673">		cursor[4 + (y * 8)] = *andMask++;</a>
<a name="ln674">		cursor[5 + (y * 8)] = *andMask++;</a>
<a name="ln675">	}</a>
<a name="ln676"> </a>
<a name="ln677">	return B_OK;</a>
<a name="ln678">//</a>
<a name="ln679">/*	for (y = 0; y &lt; 1; y++)//hele hoogte invert</a>
<a name="ln680">	{</a>
<a name="ln681">		cursor[0 + (y*4)] = 0xff;//linker helft invert</a>
<a name="ln682">		cursor[0 + (1*4)] = 0xff;//rechter helft invert</a>
<a name="ln683">//invert = %11</a>
<a name="ln684">//black = %00</a>
<a name="ln685"> </a>
<a name="ln686">//		cursor[0  + (y * 4)] = *xorMask++;</a>
<a name="ln687">//		cursor[32 + (y * 4)] = *xorMask++;</a>
<a name="ln688">//		cursor[64 + (y * 4)] = *xorMask++;</a>
<a name="ln689">//		cursor[96 + (y * 4)] = *xorMask++;</a>
<a name="ln690">	}</a>
<a name="ln691">*/</a>
<a name="ln692">}</a>
<a name="ln693"> </a>
<a name="ln694">/* position the cursor */</a>
<a name="ln695">status_t eng_crtc_cursor_position(uint16 x, uint16 y)</a>
<a name="ln696">{</a>
<a name="ln697">	/* set cursor origin, b1-7 = Y offset; b17-23 = X offset</a>
<a name="ln698">	 * (? linux seems non-consistent) */</a>
<a name="ln699">	CRTCDW(CURSOR_ORG, 0x00000000);</a>
<a name="ln700">	/* update cursorposition */</a>
<a name="ln701">	CRTCDW(CURSOR_POS, (((x &amp; 0x07ff) &lt;&lt; 16) | (y &amp; 0x07ff)));</a>
<a name="ln702"> </a>
<a name="ln703">	return B_OK;</a>
<a name="ln704">}</a>

</code></pre>
<div class="balloon" rel="625"><p><span style="font-size:18px">&uarr;</span> <a href="https://www.viva64.com/en/w/v616/" target="_blank">V616</a> The 'curadd' named constant with the value of 0 is used in the bitwise operation.</p></div>

<link rel="stylesheet" href="highlight.css">
<script src="highlight.pack.js"></script>
<script src="highlightjs-line-numbers.js"></script>
<script>hljs.initHighlightingOnLoad();</script>
<script>hljs.initLineNumbersOnLoad();</script>
<script>
  $(document).ready(function() {
      $('.balloon').each(function () {
          var bl = $(this);
          var line = bl.attr('rel');
          var text = $('a[name="ln'+line+'"]').text();

          var space_count = 0;
          for(var i = 0; i<text.length; i++){
              var char = text[i];
              if((char !== ' ')&&(char !== '\t'))break;
              if(char === '\t')space_count++;
              space_count++;
          }

          bl.css('margin-left', space_count*8);
          $('a[name="ln'+line+'"]').after(bl);
      });

      window.location = window.location;
  });
</script>
</body>
</html>
