INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/DP_PL_PS_BRAM/sim/DP_PL_PS_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_PL_PS_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/DP_PL_PS_BRAM/hdl/DP_PL_PS_BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_PL_PS_BRAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_AXI_Native_bram
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/rtl/image_loader_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/tb/image_loader_module_tb_dad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module_dad
