
`timescale 1ns / 1ns

module test;


wire  cmp_eq_out, cmp_lt_out;

reg  cmp_eq_in, cmp_lt_in, cmp_mux_out, rs1_rdata;



cmp top(cmp_eq_out, cmp_lt_out, cmp_eq_in, cmp_lt_in, cmp_mux_out, 
     rs1_rdata); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/maxma2/Documents/Coursework/ece425/mp2/lib/cmp_run1/testfixture.verilog file
`include "/home/maxma2/Documents/Coursework/ece425/mp2/lib/cmp_run1/testfixture.verilog"

`endif

endmodule 
