

================================================================
== Vivado HLS Report for 'offload_Loop_offload_s0_y_yi_proc'
================================================================
* Date:           Thu Mar  2 19:23:22 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.71|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10301|  10301|  10301|  10301|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- _offload_s0_y_yi   |  10300|  10300|       103|          -|          -|   100|    no    |
        | + _offload_s0_x_xi  |    100|    100|         2|          1|          1|   100|    yes   |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     50|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     30|
|Register         |        -|      -|      71|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      71|     80|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |next_mul_fu_103_p2             |     +    |      0|  0|  14|          14|           7|
    |p_273_fu_137_p2                |     +    |      0|  0|  14|          14|          14|
    |p_offload_s0_x_xi_1_fu_131_p2  |     +    |      0|  0|   7|           7|           1|
    |p_offload_s0_y_yi_1_fu_115_p2  |     +    |      0|  0|   7|           7|           1|
    |ap_sig_75                      |    and   |      0|  0|   1|           1|           1|
    |exitcond4_fu_109_p2            |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_fu_125_p2             |   icmp   |      0|  0|   3|           7|           6|
    |ap_sig_105                     |    or    |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  50|          58|          37|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |   1|          5|    1|          5|
    |p_offload_s0_x_xi_reg_92           |   7|          2|    7|         14|
    |p_offload_s0_y_yi_reg_69           |   7|          2|    7|         14|
    |p_p0_to_offload_s0_stream_V_blk_n  |   1|          2|    1|          2|
    |phi_mul_reg_80                     |  14|          2|   14|         28|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  30|         13|   30|         63|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1        |   1|   0|    1|          0|
    |exitcond_reg_161             |   1|   0|    1|          0|
    |next_mul_reg_147             |  14|   0|   14|          0|
    |p_273_reg_170                |  14|   0|   14|          0|
    |p_offload_s0_x_xi_reg_92     |   7|   0|    7|          0|
    |p_offload_s0_y_yi_1_reg_156  |   7|   0|    7|          0|
    |p_offload_s0_y_yi_reg_69     |   7|   0|    7|          0|
    |phi_mul_reg_80               |  14|   0|   14|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  71|   0|   71|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                               |  in |    1| ap_ctrl_hs | offload_Loop__offload_s0_y_yi_proc | return value |
|ap_rst                               |  in |    1| ap_ctrl_hs | offload_Loop__offload_s0_y_yi_proc | return value |
|ap_start                             |  in |    1| ap_ctrl_hs | offload_Loop__offload_s0_y_yi_proc | return value |
|ap_done                              | out |    1| ap_ctrl_hs | offload_Loop__offload_s0_y_yi_proc | return value |
|ap_continue                          |  in |    1| ap_ctrl_hs | offload_Loop__offload_s0_y_yi_proc | return value |
|ap_idle                              | out |    1| ap_ctrl_hs | offload_Loop__offload_s0_y_yi_proc | return value |
|ap_ready                             | out |    1| ap_ctrl_hs | offload_Loop__offload_s0_y_yi_proc | return value |
|p_p0_to_offload_s0_stream_V_dout     |  in |    8|   ap_fifo  |     p_p0_to_offload_s0_stream_V    |    pointer   |
|p_p0_to_offload_s0_stream_V_empty_n  |  in |    1|   ap_fifo  |     p_p0_to_offload_s0_stream_V    |    pointer   |
|p_p0_to_offload_s0_stream_V_read     | out |    1|   ap_fifo  |     p_p0_to_offload_s0_stream_V    |    pointer   |
|p_offload_address0                   | out |   14|  ap_memory |              p_offload             |     array    |
|p_offload_ce0                        | out |    1|  ap_memory |              p_offload             |     array    |
|p_offload_we0                        | out |    1|  ap_memory |              p_offload             |     array    |
|p_offload_d0                         | out |    8|  ap_memory |              p_offload             |     array    |
+-------------------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
newFuncRoot:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_p0_to_offload_s0_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_7 [1/1] 1.57ns
newFuncRoot:1  br label %.preheader


 <State 2>: 3.34ns
ST_2: p_offload_s0_y_yi [1/1] 0.00ns
.preheader:0  %p_offload_s0_y_yi = phi i7 [ %p_offload_s0_y_yi_1, %0 ], [ 0, %newFuncRoot ]

ST_2: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i14 [ %next_mul, %0 ], [ 0, %newFuncRoot ]

ST_2: next_mul [1/1] 1.96ns
.preheader:2  %next_mul = add i14 %phi_mul, 100

ST_2: exitcond4 [1/1] 1.97ns
.preheader:3  %exitcond4 = icmp eq i7 %p_offload_s0_y_yi, -28

ST_2: empty_5 [1/1] 0.00ns
.preheader:4  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: p_offload_s0_y_yi_1 [1/1] 1.72ns
.preheader:5  %p_offload_s0_y_yi_1 = add i7 %p_offload_s0_y_yi, 1

ST_2: stg_14 [1/1] 0.00ns
.preheader:6  br i1 %exitcond4, label %.exitStub, label %2

ST_2: stg_15 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1810) nounwind

ST_2: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1810) nounwind

ST_2: stg_17 [1/1] 1.57ns
:2  br label %1

ST_2: stg_18 [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 3.34ns
ST_3: p_offload_s0_x_xi [1/1] 0.00ns
:0  %p_offload_s0_x_xi = phi i7 [ 0, %2 ], [ %p_offload_s0_x_xi_1, %3 ]

ST_3: p_offload_s0_x_xi_cast8 [1/1] 0.00ns
:1  %p_offload_s0_x_xi_cast8 = zext i7 %p_offload_s0_x_xi to i14

ST_3: exitcond [1/1] 1.97ns
:2  %exitcond = icmp eq i7 %p_offload_s0_x_xi, -28

ST_3: empty_7 [1/1] 0.00ns
:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_3: p_offload_s0_x_xi_1 [1/1] 1.72ns
:4  %p_offload_s0_x_xi_1 = add i7 %p_offload_s0_x_xi, 1

ST_3: stg_24 [1/1] 0.00ns
:5  br i1 %exitcond, label %0, label %3

ST_3: p_273 [1/1] 1.96ns
:4  %p_273 = add i14 %phi_mul, %p_offload_s0_x_xi_cast8


 <State 4>: 3.71ns
ST_4: stg_26 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1811) nounwind

ST_4: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1811) nounwind

ST_4: stg_28 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

ST_4: p_271 [1/1] 1.00ns
:3  %p_271 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_p0_to_offload_s0_stream_V)

ST_4: tmp_6 [1/1] 0.00ns
:5  %tmp_6 = zext i14 %p_273 to i64

ST_4: p_offload_addr [1/1] 0.00ns
:6  %p_offload_addr = getelementptr [10000 x i8]* %p_offload, i64 0, i64 %tmp_6

ST_4: stg_32 [1/1] 2.71ns
:7  store i8 %p_271, i8* %p_offload_addr, align 1

ST_4: empty_8 [1/1] 0.00ns
:8  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1811, i32 %tmp_8) nounwind

ST_4: stg_34 [1/1] 0.00ns
:9  br label %1


 <State 5>: 0.00ns
ST_5: empty_6 [1/1] 0.00ns
:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1810, i32 %tmp_2) nounwind

ST_5: stg_36 [1/1] 0.00ns
:1  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_p0_to_offload_s0_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_offload]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                   (specinterface    ) [ 000000]
stg_7                   (br               ) [ 011111]
p_offload_s0_y_yi       (phi              ) [ 001000]
phi_mul                 (phi              ) [ 001110]
next_mul                (add              ) [ 011111]
exitcond4               (icmp             ) [ 001111]
empty_5                 (speclooptripcount) [ 000000]
p_offload_s0_y_yi_1     (add              ) [ 011111]
stg_14                  (br               ) [ 000000]
stg_15                  (specloopname     ) [ 000000]
tmp_2                   (specregionbegin  ) [ 000111]
stg_17                  (br               ) [ 001111]
stg_18                  (ret              ) [ 000000]
p_offload_s0_x_xi       (phi              ) [ 000100]
p_offload_s0_x_xi_cast8 (zext             ) [ 000000]
exitcond                (icmp             ) [ 001111]
empty_7                 (speclooptripcount) [ 000000]
p_offload_s0_x_xi_1     (add              ) [ 001111]
stg_24                  (br               ) [ 000000]
p_273                   (add              ) [ 000110]
stg_26                  (specloopname     ) [ 000000]
tmp_8                   (specregionbegin  ) [ 000000]
stg_28                  (specpipeline     ) [ 000000]
p_271                   (read             ) [ 000000]
tmp_6                   (zext             ) [ 000000]
p_offload_addr          (getelementptr    ) [ 000000]
stg_32                  (store            ) [ 000000]
empty_8                 (specregionend    ) [ 000000]
stg_34                  (br               ) [ 001111]
empty_6                 (specregionend    ) [ 000000]
stg_36                  (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_p0_to_offload_s0_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_p0_to_offload_s0_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_offload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_offload"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="p_271_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_271/4 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_offload_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="14" slack="0"/>
<pin id="60" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_offload_addr/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="stg_32_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="14" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="0"/>
<pin id="66" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_32/4 "/>
</bind>
</comp>

<comp id="69" class="1005" name="p_offload_s0_y_yi_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="1"/>
<pin id="71" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_offload_s0_y_yi (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="p_offload_s0_y_yi_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="7" slack="0"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="1" slack="1"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_offload_s0_y_yi/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="phi_mul_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="1"/>
<pin id="82" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="phi_mul_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="0"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="1" slack="1"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="p_offload_s0_x_xi_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="1"/>
<pin id="94" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_offload_s0_x_xi (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_offload_s0_x_xi_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_offload_s0_x_xi/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="next_mul_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="0"/>
<pin id="106" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="exitcond4_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="7" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="p_offload_s0_y_yi_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_offload_s0_y_yi_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_offload_s0_x_xi_cast8_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_offload_s0_x_xi_cast8/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="exitcond_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="0" index="1" bw="7" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_offload_s0_x_xi_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_offload_s0_x_xi_1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_273_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="1"/>
<pin id="139" dir="0" index="1" bw="7" slack="0"/>
<pin id="140" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_273/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_6_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="147" class="1005" name="next_mul_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="14" slack="0"/>
<pin id="149" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="152" class="1005" name="exitcond4_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="p_offload_s0_y_yi_1_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="p_offload_s0_y_yi_1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="exitcond_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="165" class="1005" name="p_offload_s0_x_xi_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="p_offload_s0_x_xi_1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="p_273_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="1"/>
<pin id="172" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_273 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="44" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="46" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="50" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="91"><net_src comp="84" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="84" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="73" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="73" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="96" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="96" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="96" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="80" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="121" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="143" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="150"><net_src comp="103" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="155"><net_src comp="109" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="115" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="164"><net_src comp="125" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="131" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="173"><net_src comp="137" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_offload | {4 }
 - Input state : 
	Port: offload_Loop__offload_s0_y_yi_proc : p_p0_to_offload_s0_stream_V | {4 }
	Port: offload_Loop__offload_s0_y_yi_proc : p_offload | {}
  - Chain level:
	State 1
	State 2
		next_mul : 1
		exitcond4 : 1
		p_offload_s0_y_yi_1 : 1
		stg_14 : 2
	State 3
		p_offload_s0_x_xi_cast8 : 1
		exitcond : 1
		p_offload_s0_x_xi_1 : 1
		stg_24 : 2
		p_273 : 2
	State 4
		p_offload_addr : 1
		stg_32 : 2
		empty_8 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         next_mul_fu_103        |    0    |    14   |
|    add   |   p_offload_s0_y_yi_1_fu_115   |    0    |    7    |
|          |   p_offload_s0_x_xi_1_fu_131   |    0    |    7    |
|          |          p_273_fu_137          |    0    |    14   |
|----------|--------------------------------|---------|---------|
|   icmp   |        exitcond4_fu_109        |    0    |    3    |
|          |         exitcond_fu_125        |    0    |    3    |
|----------|--------------------------------|---------|---------|
|   read   |        p_271_read_fu_50        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   | p_offload_s0_x_xi_cast8_fu_121 |    0    |    0    |
|          |          tmp_6_fu_143          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    48   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     exitcond4_reg_152     |    1   |
|      exitcond_reg_161     |    1   |
|      next_mul_reg_147     |   14   |
|       p_273_reg_170       |   14   |
|p_offload_s0_x_xi_1_reg_165|    7   |
|  p_offload_s0_x_xi_reg_92 |    7   |
|p_offload_s0_y_yi_1_reg_156|    7   |
|  p_offload_s0_y_yi_reg_69 |    7   |
|       phi_mul_reg_80      |   14   |
+---------------------------+--------+
|           Total           |   72   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| phi_mul_reg_80 |  p0  |   2  |  14  |   28   ||    14   |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   28   ||  1.571  ||    14   |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   48   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   14   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   72   |   62   |
+-----------+--------+--------+--------+
