
VERILOG_SOURCES = $(PWD)/../hdl/fdce_wrapper.v 
TOPLEVEL=fdce_wrapper

MODULE=test_fdce_wrapper


include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
