
Pro3E_RT_Mikrocotroller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007eb4  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007a8  08007f74  08007f74  00017f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800871c  0800871c  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  0800871c  0800871c  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800871c  0800871c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800871c  0800871c  0001871c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008720  08008720  00018720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08008724  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002394  2000007c  080087a0  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002410  080087a0  00022410  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bd0f  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b66  00000000  00000000  0003bdb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001618  00000000  00000000  0003f920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001458  00000000  00000000  00040f38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013bab  00000000  00000000  00042390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000194bd  00000000  00000000  00055f3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000737e4  00000000  00000000  0006f3f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e2bdc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000548c  00000000  00000000  000e2c30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007f5c 	.word	0x08007f5c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	08007f5c 	.word	0x08007f5c

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_cfrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	1c08      	adds	r0, r1, #0
 8000238:	4661      	mov	r1, ip
 800023a:	e7ff      	b.n	800023c <__aeabi_cfcmpeq>

0800023c <__aeabi_cfcmpeq>:
 800023c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800023e:	f000 f9cb 	bl	80005d8 <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	d401      	bmi.n	800024a <__aeabi_cfcmpeq+0xe>
 8000246:	2100      	movs	r1, #0
 8000248:	42c8      	cmn	r0, r1
 800024a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800024c <__aeabi_fcmpeq>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 f94f 	bl	80004f0 <__eqsf2>
 8000252:	4240      	negs	r0, r0
 8000254:	3001      	adds	r0, #1
 8000256:	bd10      	pop	{r4, pc}

08000258 <__aeabi_fcmplt>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 f9bd 	bl	80005d8 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	db01      	blt.n	8000266 <__aeabi_fcmplt+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_fcmple>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 f9b3 	bl	80005d8 <__lesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dd01      	ble.n	800027a <__aeabi_fcmple+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_fcmpgt>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 f95d 	bl	8000540 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	dc01      	bgt.n	800028e <__aeabi_fcmpgt+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__aeabi_fcmpge>:
 8000294:	b510      	push	{r4, lr}
 8000296:	f000 f953 	bl	8000540 <__gesf2>
 800029a:	2800      	cmp	r0, #0
 800029c:	da01      	bge.n	80002a2 <__aeabi_fcmpge+0xe>
 800029e:	2000      	movs	r0, #0
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	2001      	movs	r0, #1
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)

080002a8 <__aeabi_f2uiz>:
 80002a8:	219e      	movs	r1, #158	; 0x9e
 80002aa:	b510      	push	{r4, lr}
 80002ac:	05c9      	lsls	r1, r1, #23
 80002ae:	1c04      	adds	r4, r0, #0
 80002b0:	f7ff fff0 	bl	8000294 <__aeabi_fcmpge>
 80002b4:	2800      	cmp	r0, #0
 80002b6:	d103      	bne.n	80002c0 <__aeabi_f2uiz+0x18>
 80002b8:	1c20      	adds	r0, r4, #0
 80002ba:	f000 fcb9 	bl	8000c30 <__aeabi_f2iz>
 80002be:	bd10      	pop	{r4, pc}
 80002c0:	219e      	movs	r1, #158	; 0x9e
 80002c2:	1c20      	adds	r0, r4, #0
 80002c4:	05c9      	lsls	r1, r1, #23
 80002c6:	f000 faeb 	bl	80008a0 <__aeabi_fsub>
 80002ca:	f000 fcb1 	bl	8000c30 <__aeabi_f2iz>
 80002ce:	2380      	movs	r3, #128	; 0x80
 80002d0:	061b      	lsls	r3, r3, #24
 80002d2:	469c      	mov	ip, r3
 80002d4:	4460      	add	r0, ip
 80002d6:	e7f2      	b.n	80002be <__aeabi_f2uiz+0x16>

080002d8 <__aeabi_fdiv>:
 80002d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002da:	464f      	mov	r7, r9
 80002dc:	4646      	mov	r6, r8
 80002de:	46d6      	mov	lr, sl
 80002e0:	0245      	lsls	r5, r0, #9
 80002e2:	b5c0      	push	{r6, r7, lr}
 80002e4:	0047      	lsls	r7, r0, #1
 80002e6:	1c0c      	adds	r4, r1, #0
 80002e8:	0a6d      	lsrs	r5, r5, #9
 80002ea:	0e3f      	lsrs	r7, r7, #24
 80002ec:	0fc6      	lsrs	r6, r0, #31
 80002ee:	2f00      	cmp	r7, #0
 80002f0:	d066      	beq.n	80003c0 <__aeabi_fdiv+0xe8>
 80002f2:	2fff      	cmp	r7, #255	; 0xff
 80002f4:	d06c      	beq.n	80003d0 <__aeabi_fdiv+0xf8>
 80002f6:	2300      	movs	r3, #0
 80002f8:	00ea      	lsls	r2, r5, #3
 80002fa:	2580      	movs	r5, #128	; 0x80
 80002fc:	4699      	mov	r9, r3
 80002fe:	469a      	mov	sl, r3
 8000300:	04ed      	lsls	r5, r5, #19
 8000302:	4315      	orrs	r5, r2
 8000304:	3f7f      	subs	r7, #127	; 0x7f
 8000306:	0260      	lsls	r0, r4, #9
 8000308:	0061      	lsls	r1, r4, #1
 800030a:	0a43      	lsrs	r3, r0, #9
 800030c:	4698      	mov	r8, r3
 800030e:	0e09      	lsrs	r1, r1, #24
 8000310:	0fe4      	lsrs	r4, r4, #31
 8000312:	2900      	cmp	r1, #0
 8000314:	d048      	beq.n	80003a8 <__aeabi_fdiv+0xd0>
 8000316:	29ff      	cmp	r1, #255	; 0xff
 8000318:	d010      	beq.n	800033c <__aeabi_fdiv+0x64>
 800031a:	2280      	movs	r2, #128	; 0x80
 800031c:	00d8      	lsls	r0, r3, #3
 800031e:	04d2      	lsls	r2, r2, #19
 8000320:	4302      	orrs	r2, r0
 8000322:	4690      	mov	r8, r2
 8000324:	2000      	movs	r0, #0
 8000326:	397f      	subs	r1, #127	; 0x7f
 8000328:	464a      	mov	r2, r9
 800032a:	0033      	movs	r3, r6
 800032c:	1a7f      	subs	r7, r7, r1
 800032e:	4302      	orrs	r2, r0
 8000330:	496c      	ldr	r1, [pc, #432]	; (80004e4 <__aeabi_fdiv+0x20c>)
 8000332:	0092      	lsls	r2, r2, #2
 8000334:	588a      	ldr	r2, [r1, r2]
 8000336:	4063      	eors	r3, r4
 8000338:	b2db      	uxtb	r3, r3
 800033a:	4697      	mov	pc, r2
 800033c:	2b00      	cmp	r3, #0
 800033e:	d16d      	bne.n	800041c <__aeabi_fdiv+0x144>
 8000340:	2002      	movs	r0, #2
 8000342:	3fff      	subs	r7, #255	; 0xff
 8000344:	e033      	b.n	80003ae <__aeabi_fdiv+0xd6>
 8000346:	2300      	movs	r3, #0
 8000348:	4698      	mov	r8, r3
 800034a:	0026      	movs	r6, r4
 800034c:	4645      	mov	r5, r8
 800034e:	4682      	mov	sl, r0
 8000350:	4653      	mov	r3, sl
 8000352:	2b02      	cmp	r3, #2
 8000354:	d100      	bne.n	8000358 <__aeabi_fdiv+0x80>
 8000356:	e07f      	b.n	8000458 <__aeabi_fdiv+0x180>
 8000358:	2b03      	cmp	r3, #3
 800035a:	d100      	bne.n	800035e <__aeabi_fdiv+0x86>
 800035c:	e094      	b.n	8000488 <__aeabi_fdiv+0x1b0>
 800035e:	2b01      	cmp	r3, #1
 8000360:	d017      	beq.n	8000392 <__aeabi_fdiv+0xba>
 8000362:	0038      	movs	r0, r7
 8000364:	307f      	adds	r0, #127	; 0x7f
 8000366:	2800      	cmp	r0, #0
 8000368:	dd5f      	ble.n	800042a <__aeabi_fdiv+0x152>
 800036a:	076b      	lsls	r3, r5, #29
 800036c:	d004      	beq.n	8000378 <__aeabi_fdiv+0xa0>
 800036e:	230f      	movs	r3, #15
 8000370:	402b      	ands	r3, r5
 8000372:	2b04      	cmp	r3, #4
 8000374:	d000      	beq.n	8000378 <__aeabi_fdiv+0xa0>
 8000376:	3504      	adds	r5, #4
 8000378:	012b      	lsls	r3, r5, #4
 800037a:	d503      	bpl.n	8000384 <__aeabi_fdiv+0xac>
 800037c:	0038      	movs	r0, r7
 800037e:	4b5a      	ldr	r3, [pc, #360]	; (80004e8 <__aeabi_fdiv+0x210>)
 8000380:	3080      	adds	r0, #128	; 0x80
 8000382:	401d      	ands	r5, r3
 8000384:	28fe      	cmp	r0, #254	; 0xfe
 8000386:	dc67      	bgt.n	8000458 <__aeabi_fdiv+0x180>
 8000388:	01ad      	lsls	r5, r5, #6
 800038a:	0a6d      	lsrs	r5, r5, #9
 800038c:	b2c0      	uxtb	r0, r0
 800038e:	e002      	b.n	8000396 <__aeabi_fdiv+0xbe>
 8000390:	001e      	movs	r6, r3
 8000392:	2000      	movs	r0, #0
 8000394:	2500      	movs	r5, #0
 8000396:	05c0      	lsls	r0, r0, #23
 8000398:	4328      	orrs	r0, r5
 800039a:	07f6      	lsls	r6, r6, #31
 800039c:	4330      	orrs	r0, r6
 800039e:	bce0      	pop	{r5, r6, r7}
 80003a0:	46ba      	mov	sl, r7
 80003a2:	46b1      	mov	r9, r6
 80003a4:	46a8      	mov	r8, r5
 80003a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d12b      	bne.n	8000404 <__aeabi_fdiv+0x12c>
 80003ac:	2001      	movs	r0, #1
 80003ae:	464a      	mov	r2, r9
 80003b0:	0033      	movs	r3, r6
 80003b2:	494e      	ldr	r1, [pc, #312]	; (80004ec <__aeabi_fdiv+0x214>)
 80003b4:	4302      	orrs	r2, r0
 80003b6:	0092      	lsls	r2, r2, #2
 80003b8:	588a      	ldr	r2, [r1, r2]
 80003ba:	4063      	eors	r3, r4
 80003bc:	b2db      	uxtb	r3, r3
 80003be:	4697      	mov	pc, r2
 80003c0:	2d00      	cmp	r5, #0
 80003c2:	d113      	bne.n	80003ec <__aeabi_fdiv+0x114>
 80003c4:	2304      	movs	r3, #4
 80003c6:	4699      	mov	r9, r3
 80003c8:	3b03      	subs	r3, #3
 80003ca:	2700      	movs	r7, #0
 80003cc:	469a      	mov	sl, r3
 80003ce:	e79a      	b.n	8000306 <__aeabi_fdiv+0x2e>
 80003d0:	2d00      	cmp	r5, #0
 80003d2:	d105      	bne.n	80003e0 <__aeabi_fdiv+0x108>
 80003d4:	2308      	movs	r3, #8
 80003d6:	4699      	mov	r9, r3
 80003d8:	3b06      	subs	r3, #6
 80003da:	27ff      	movs	r7, #255	; 0xff
 80003dc:	469a      	mov	sl, r3
 80003de:	e792      	b.n	8000306 <__aeabi_fdiv+0x2e>
 80003e0:	230c      	movs	r3, #12
 80003e2:	4699      	mov	r9, r3
 80003e4:	3b09      	subs	r3, #9
 80003e6:	27ff      	movs	r7, #255	; 0xff
 80003e8:	469a      	mov	sl, r3
 80003ea:	e78c      	b.n	8000306 <__aeabi_fdiv+0x2e>
 80003ec:	0028      	movs	r0, r5
 80003ee:	f000 fcc1 	bl	8000d74 <__clzsi2>
 80003f2:	2776      	movs	r7, #118	; 0x76
 80003f4:	1f43      	subs	r3, r0, #5
 80003f6:	409d      	lsls	r5, r3
 80003f8:	2300      	movs	r3, #0
 80003fa:	427f      	negs	r7, r7
 80003fc:	4699      	mov	r9, r3
 80003fe:	469a      	mov	sl, r3
 8000400:	1a3f      	subs	r7, r7, r0
 8000402:	e780      	b.n	8000306 <__aeabi_fdiv+0x2e>
 8000404:	0018      	movs	r0, r3
 8000406:	f000 fcb5 	bl	8000d74 <__clzsi2>
 800040a:	4642      	mov	r2, r8
 800040c:	1f43      	subs	r3, r0, #5
 800040e:	2176      	movs	r1, #118	; 0x76
 8000410:	409a      	lsls	r2, r3
 8000412:	4249      	negs	r1, r1
 8000414:	1a09      	subs	r1, r1, r0
 8000416:	4690      	mov	r8, r2
 8000418:	2000      	movs	r0, #0
 800041a:	e785      	b.n	8000328 <__aeabi_fdiv+0x50>
 800041c:	21ff      	movs	r1, #255	; 0xff
 800041e:	2003      	movs	r0, #3
 8000420:	e782      	b.n	8000328 <__aeabi_fdiv+0x50>
 8000422:	001e      	movs	r6, r3
 8000424:	20ff      	movs	r0, #255	; 0xff
 8000426:	2500      	movs	r5, #0
 8000428:	e7b5      	b.n	8000396 <__aeabi_fdiv+0xbe>
 800042a:	2301      	movs	r3, #1
 800042c:	1a1b      	subs	r3, r3, r0
 800042e:	2b1b      	cmp	r3, #27
 8000430:	dcaf      	bgt.n	8000392 <__aeabi_fdiv+0xba>
 8000432:	379e      	adds	r7, #158	; 0x9e
 8000434:	0029      	movs	r1, r5
 8000436:	40bd      	lsls	r5, r7
 8000438:	40d9      	lsrs	r1, r3
 800043a:	1e6a      	subs	r2, r5, #1
 800043c:	4195      	sbcs	r5, r2
 800043e:	430d      	orrs	r5, r1
 8000440:	076b      	lsls	r3, r5, #29
 8000442:	d004      	beq.n	800044e <__aeabi_fdiv+0x176>
 8000444:	230f      	movs	r3, #15
 8000446:	402b      	ands	r3, r5
 8000448:	2b04      	cmp	r3, #4
 800044a:	d000      	beq.n	800044e <__aeabi_fdiv+0x176>
 800044c:	3504      	adds	r5, #4
 800044e:	016b      	lsls	r3, r5, #5
 8000450:	d544      	bpl.n	80004dc <__aeabi_fdiv+0x204>
 8000452:	2001      	movs	r0, #1
 8000454:	2500      	movs	r5, #0
 8000456:	e79e      	b.n	8000396 <__aeabi_fdiv+0xbe>
 8000458:	20ff      	movs	r0, #255	; 0xff
 800045a:	2500      	movs	r5, #0
 800045c:	e79b      	b.n	8000396 <__aeabi_fdiv+0xbe>
 800045e:	2580      	movs	r5, #128	; 0x80
 8000460:	2600      	movs	r6, #0
 8000462:	20ff      	movs	r0, #255	; 0xff
 8000464:	03ed      	lsls	r5, r5, #15
 8000466:	e796      	b.n	8000396 <__aeabi_fdiv+0xbe>
 8000468:	2300      	movs	r3, #0
 800046a:	4698      	mov	r8, r3
 800046c:	2080      	movs	r0, #128	; 0x80
 800046e:	03c0      	lsls	r0, r0, #15
 8000470:	4205      	tst	r5, r0
 8000472:	d009      	beq.n	8000488 <__aeabi_fdiv+0x1b0>
 8000474:	4643      	mov	r3, r8
 8000476:	4203      	tst	r3, r0
 8000478:	d106      	bne.n	8000488 <__aeabi_fdiv+0x1b0>
 800047a:	4645      	mov	r5, r8
 800047c:	4305      	orrs	r5, r0
 800047e:	026d      	lsls	r5, r5, #9
 8000480:	0026      	movs	r6, r4
 8000482:	20ff      	movs	r0, #255	; 0xff
 8000484:	0a6d      	lsrs	r5, r5, #9
 8000486:	e786      	b.n	8000396 <__aeabi_fdiv+0xbe>
 8000488:	2080      	movs	r0, #128	; 0x80
 800048a:	03c0      	lsls	r0, r0, #15
 800048c:	4305      	orrs	r5, r0
 800048e:	026d      	lsls	r5, r5, #9
 8000490:	20ff      	movs	r0, #255	; 0xff
 8000492:	0a6d      	lsrs	r5, r5, #9
 8000494:	e77f      	b.n	8000396 <__aeabi_fdiv+0xbe>
 8000496:	4641      	mov	r1, r8
 8000498:	016a      	lsls	r2, r5, #5
 800049a:	0148      	lsls	r0, r1, #5
 800049c:	4282      	cmp	r2, r0
 800049e:	d219      	bcs.n	80004d4 <__aeabi_fdiv+0x1fc>
 80004a0:	211b      	movs	r1, #27
 80004a2:	2500      	movs	r5, #0
 80004a4:	3f01      	subs	r7, #1
 80004a6:	2601      	movs	r6, #1
 80004a8:	0014      	movs	r4, r2
 80004aa:	006d      	lsls	r5, r5, #1
 80004ac:	0052      	lsls	r2, r2, #1
 80004ae:	2c00      	cmp	r4, #0
 80004b0:	db01      	blt.n	80004b6 <__aeabi_fdiv+0x1de>
 80004b2:	4290      	cmp	r0, r2
 80004b4:	d801      	bhi.n	80004ba <__aeabi_fdiv+0x1e2>
 80004b6:	1a12      	subs	r2, r2, r0
 80004b8:	4335      	orrs	r5, r6
 80004ba:	3901      	subs	r1, #1
 80004bc:	2900      	cmp	r1, #0
 80004be:	d1f3      	bne.n	80004a8 <__aeabi_fdiv+0x1d0>
 80004c0:	1e50      	subs	r0, r2, #1
 80004c2:	4182      	sbcs	r2, r0
 80004c4:	0038      	movs	r0, r7
 80004c6:	307f      	adds	r0, #127	; 0x7f
 80004c8:	001e      	movs	r6, r3
 80004ca:	4315      	orrs	r5, r2
 80004cc:	2800      	cmp	r0, #0
 80004ce:	dd00      	ble.n	80004d2 <__aeabi_fdiv+0x1fa>
 80004d0:	e74b      	b.n	800036a <__aeabi_fdiv+0x92>
 80004d2:	e7aa      	b.n	800042a <__aeabi_fdiv+0x152>
 80004d4:	211a      	movs	r1, #26
 80004d6:	2501      	movs	r5, #1
 80004d8:	1a12      	subs	r2, r2, r0
 80004da:	e7e4      	b.n	80004a6 <__aeabi_fdiv+0x1ce>
 80004dc:	01ad      	lsls	r5, r5, #6
 80004de:	2000      	movs	r0, #0
 80004e0:	0a6d      	lsrs	r5, r5, #9
 80004e2:	e758      	b.n	8000396 <__aeabi_fdiv+0xbe>
 80004e4:	08007fdc 	.word	0x08007fdc
 80004e8:	f7ffffff 	.word	0xf7ffffff
 80004ec:	0800801c 	.word	0x0800801c

080004f0 <__eqsf2>:
 80004f0:	b570      	push	{r4, r5, r6, lr}
 80004f2:	0042      	lsls	r2, r0, #1
 80004f4:	024e      	lsls	r6, r1, #9
 80004f6:	004c      	lsls	r4, r1, #1
 80004f8:	0245      	lsls	r5, r0, #9
 80004fa:	0a6d      	lsrs	r5, r5, #9
 80004fc:	0e12      	lsrs	r2, r2, #24
 80004fe:	0fc3      	lsrs	r3, r0, #31
 8000500:	0a76      	lsrs	r6, r6, #9
 8000502:	0e24      	lsrs	r4, r4, #24
 8000504:	0fc9      	lsrs	r1, r1, #31
 8000506:	2aff      	cmp	r2, #255	; 0xff
 8000508:	d00f      	beq.n	800052a <__eqsf2+0x3a>
 800050a:	2cff      	cmp	r4, #255	; 0xff
 800050c:	d011      	beq.n	8000532 <__eqsf2+0x42>
 800050e:	2001      	movs	r0, #1
 8000510:	42a2      	cmp	r2, r4
 8000512:	d000      	beq.n	8000516 <__eqsf2+0x26>
 8000514:	bd70      	pop	{r4, r5, r6, pc}
 8000516:	42b5      	cmp	r5, r6
 8000518:	d1fc      	bne.n	8000514 <__eqsf2+0x24>
 800051a:	428b      	cmp	r3, r1
 800051c:	d00d      	beq.n	800053a <__eqsf2+0x4a>
 800051e:	2a00      	cmp	r2, #0
 8000520:	d1f8      	bne.n	8000514 <__eqsf2+0x24>
 8000522:	0028      	movs	r0, r5
 8000524:	1e45      	subs	r5, r0, #1
 8000526:	41a8      	sbcs	r0, r5
 8000528:	e7f4      	b.n	8000514 <__eqsf2+0x24>
 800052a:	2001      	movs	r0, #1
 800052c:	2d00      	cmp	r5, #0
 800052e:	d1f1      	bne.n	8000514 <__eqsf2+0x24>
 8000530:	e7eb      	b.n	800050a <__eqsf2+0x1a>
 8000532:	2001      	movs	r0, #1
 8000534:	2e00      	cmp	r6, #0
 8000536:	d1ed      	bne.n	8000514 <__eqsf2+0x24>
 8000538:	e7e9      	b.n	800050e <__eqsf2+0x1e>
 800053a:	2000      	movs	r0, #0
 800053c:	e7ea      	b.n	8000514 <__eqsf2+0x24>
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__gesf2>:
 8000540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000542:	0042      	lsls	r2, r0, #1
 8000544:	0246      	lsls	r6, r0, #9
 8000546:	024d      	lsls	r5, r1, #9
 8000548:	004c      	lsls	r4, r1, #1
 800054a:	0fc3      	lsrs	r3, r0, #31
 800054c:	0a76      	lsrs	r6, r6, #9
 800054e:	0e12      	lsrs	r2, r2, #24
 8000550:	0a6d      	lsrs	r5, r5, #9
 8000552:	0e24      	lsrs	r4, r4, #24
 8000554:	0fc8      	lsrs	r0, r1, #31
 8000556:	2aff      	cmp	r2, #255	; 0xff
 8000558:	d01f      	beq.n	800059a <__gesf2+0x5a>
 800055a:	2cff      	cmp	r4, #255	; 0xff
 800055c:	d010      	beq.n	8000580 <__gesf2+0x40>
 800055e:	2a00      	cmp	r2, #0
 8000560:	d11f      	bne.n	80005a2 <__gesf2+0x62>
 8000562:	4271      	negs	r1, r6
 8000564:	4171      	adcs	r1, r6
 8000566:	2c00      	cmp	r4, #0
 8000568:	d101      	bne.n	800056e <__gesf2+0x2e>
 800056a:	2d00      	cmp	r5, #0
 800056c:	d01e      	beq.n	80005ac <__gesf2+0x6c>
 800056e:	2900      	cmp	r1, #0
 8000570:	d10e      	bne.n	8000590 <__gesf2+0x50>
 8000572:	4283      	cmp	r3, r0
 8000574:	d01e      	beq.n	80005b4 <__gesf2+0x74>
 8000576:	2102      	movs	r1, #2
 8000578:	1e58      	subs	r0, r3, #1
 800057a:	4008      	ands	r0, r1
 800057c:	3801      	subs	r0, #1
 800057e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000580:	2d00      	cmp	r5, #0
 8000582:	d126      	bne.n	80005d2 <__gesf2+0x92>
 8000584:	2a00      	cmp	r2, #0
 8000586:	d1f4      	bne.n	8000572 <__gesf2+0x32>
 8000588:	4271      	negs	r1, r6
 800058a:	4171      	adcs	r1, r6
 800058c:	2900      	cmp	r1, #0
 800058e:	d0f0      	beq.n	8000572 <__gesf2+0x32>
 8000590:	2800      	cmp	r0, #0
 8000592:	d1f4      	bne.n	800057e <__gesf2+0x3e>
 8000594:	2001      	movs	r0, #1
 8000596:	4240      	negs	r0, r0
 8000598:	e7f1      	b.n	800057e <__gesf2+0x3e>
 800059a:	2e00      	cmp	r6, #0
 800059c:	d119      	bne.n	80005d2 <__gesf2+0x92>
 800059e:	2cff      	cmp	r4, #255	; 0xff
 80005a0:	d0ee      	beq.n	8000580 <__gesf2+0x40>
 80005a2:	2c00      	cmp	r4, #0
 80005a4:	d1e5      	bne.n	8000572 <__gesf2+0x32>
 80005a6:	2d00      	cmp	r5, #0
 80005a8:	d1e3      	bne.n	8000572 <__gesf2+0x32>
 80005aa:	e7e4      	b.n	8000576 <__gesf2+0x36>
 80005ac:	2000      	movs	r0, #0
 80005ae:	2e00      	cmp	r6, #0
 80005b0:	d0e5      	beq.n	800057e <__gesf2+0x3e>
 80005b2:	e7e0      	b.n	8000576 <__gesf2+0x36>
 80005b4:	42a2      	cmp	r2, r4
 80005b6:	dc05      	bgt.n	80005c4 <__gesf2+0x84>
 80005b8:	dbea      	blt.n	8000590 <__gesf2+0x50>
 80005ba:	42ae      	cmp	r6, r5
 80005bc:	d802      	bhi.n	80005c4 <__gesf2+0x84>
 80005be:	d3e7      	bcc.n	8000590 <__gesf2+0x50>
 80005c0:	2000      	movs	r0, #0
 80005c2:	e7dc      	b.n	800057e <__gesf2+0x3e>
 80005c4:	4241      	negs	r1, r0
 80005c6:	4141      	adcs	r1, r0
 80005c8:	4248      	negs	r0, r1
 80005ca:	2102      	movs	r1, #2
 80005cc:	4008      	ands	r0, r1
 80005ce:	3801      	subs	r0, #1
 80005d0:	e7d5      	b.n	800057e <__gesf2+0x3e>
 80005d2:	2002      	movs	r0, #2
 80005d4:	4240      	negs	r0, r0
 80005d6:	e7d2      	b.n	800057e <__gesf2+0x3e>

080005d8 <__lesf2>:
 80005d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005da:	0042      	lsls	r2, r0, #1
 80005dc:	0246      	lsls	r6, r0, #9
 80005de:	024d      	lsls	r5, r1, #9
 80005e0:	004c      	lsls	r4, r1, #1
 80005e2:	0fc3      	lsrs	r3, r0, #31
 80005e4:	0a76      	lsrs	r6, r6, #9
 80005e6:	0e12      	lsrs	r2, r2, #24
 80005e8:	0a6d      	lsrs	r5, r5, #9
 80005ea:	0e24      	lsrs	r4, r4, #24
 80005ec:	0fc8      	lsrs	r0, r1, #31
 80005ee:	2aff      	cmp	r2, #255	; 0xff
 80005f0:	d00d      	beq.n	800060e <__lesf2+0x36>
 80005f2:	2cff      	cmp	r4, #255	; 0xff
 80005f4:	d00f      	beq.n	8000616 <__lesf2+0x3e>
 80005f6:	2a00      	cmp	r2, #0
 80005f8:	d123      	bne.n	8000642 <__lesf2+0x6a>
 80005fa:	4271      	negs	r1, r6
 80005fc:	4171      	adcs	r1, r6
 80005fe:	2c00      	cmp	r4, #0
 8000600:	d10f      	bne.n	8000622 <__lesf2+0x4a>
 8000602:	2d00      	cmp	r5, #0
 8000604:	d10d      	bne.n	8000622 <__lesf2+0x4a>
 8000606:	2000      	movs	r0, #0
 8000608:	2e00      	cmp	r6, #0
 800060a:	d014      	beq.n	8000636 <__lesf2+0x5e>
 800060c:	e00d      	b.n	800062a <__lesf2+0x52>
 800060e:	2e00      	cmp	r6, #0
 8000610:	d110      	bne.n	8000634 <__lesf2+0x5c>
 8000612:	2cff      	cmp	r4, #255	; 0xff
 8000614:	d115      	bne.n	8000642 <__lesf2+0x6a>
 8000616:	2d00      	cmp	r5, #0
 8000618:	d10c      	bne.n	8000634 <__lesf2+0x5c>
 800061a:	2a00      	cmp	r2, #0
 800061c:	d103      	bne.n	8000626 <__lesf2+0x4e>
 800061e:	4271      	negs	r1, r6
 8000620:	4171      	adcs	r1, r6
 8000622:	2900      	cmp	r1, #0
 8000624:	d108      	bne.n	8000638 <__lesf2+0x60>
 8000626:	4283      	cmp	r3, r0
 8000628:	d010      	beq.n	800064c <__lesf2+0x74>
 800062a:	2102      	movs	r1, #2
 800062c:	1e58      	subs	r0, r3, #1
 800062e:	4008      	ands	r0, r1
 8000630:	3801      	subs	r0, #1
 8000632:	e000      	b.n	8000636 <__lesf2+0x5e>
 8000634:	2002      	movs	r0, #2
 8000636:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000638:	2800      	cmp	r0, #0
 800063a:	d1fc      	bne.n	8000636 <__lesf2+0x5e>
 800063c:	2001      	movs	r0, #1
 800063e:	4240      	negs	r0, r0
 8000640:	e7f9      	b.n	8000636 <__lesf2+0x5e>
 8000642:	2c00      	cmp	r4, #0
 8000644:	d1ef      	bne.n	8000626 <__lesf2+0x4e>
 8000646:	2d00      	cmp	r5, #0
 8000648:	d1ed      	bne.n	8000626 <__lesf2+0x4e>
 800064a:	e7ee      	b.n	800062a <__lesf2+0x52>
 800064c:	42a2      	cmp	r2, r4
 800064e:	dc05      	bgt.n	800065c <__lesf2+0x84>
 8000650:	dbf2      	blt.n	8000638 <__lesf2+0x60>
 8000652:	42ae      	cmp	r6, r5
 8000654:	d802      	bhi.n	800065c <__lesf2+0x84>
 8000656:	d3ef      	bcc.n	8000638 <__lesf2+0x60>
 8000658:	2000      	movs	r0, #0
 800065a:	e7ec      	b.n	8000636 <__lesf2+0x5e>
 800065c:	4241      	negs	r1, r0
 800065e:	4141      	adcs	r1, r0
 8000660:	4248      	negs	r0, r1
 8000662:	2102      	movs	r1, #2
 8000664:	4008      	ands	r0, r1
 8000666:	3801      	subs	r0, #1
 8000668:	e7e5      	b.n	8000636 <__lesf2+0x5e>
 800066a:	46c0      	nop			; (mov r8, r8)

0800066c <__aeabi_fmul>:
 800066c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800066e:	4657      	mov	r7, sl
 8000670:	464e      	mov	r6, r9
 8000672:	4645      	mov	r5, r8
 8000674:	46de      	mov	lr, fp
 8000676:	0244      	lsls	r4, r0, #9
 8000678:	b5e0      	push	{r5, r6, r7, lr}
 800067a:	0045      	lsls	r5, r0, #1
 800067c:	1c0f      	adds	r7, r1, #0
 800067e:	0a64      	lsrs	r4, r4, #9
 8000680:	0e2d      	lsrs	r5, r5, #24
 8000682:	0fc6      	lsrs	r6, r0, #31
 8000684:	2d00      	cmp	r5, #0
 8000686:	d047      	beq.n	8000718 <__aeabi_fmul+0xac>
 8000688:	2dff      	cmp	r5, #255	; 0xff
 800068a:	d04d      	beq.n	8000728 <__aeabi_fmul+0xbc>
 800068c:	2300      	movs	r3, #0
 800068e:	2080      	movs	r0, #128	; 0x80
 8000690:	469a      	mov	sl, r3
 8000692:	469b      	mov	fp, r3
 8000694:	00e4      	lsls	r4, r4, #3
 8000696:	04c0      	lsls	r0, r0, #19
 8000698:	4304      	orrs	r4, r0
 800069a:	3d7f      	subs	r5, #127	; 0x7f
 800069c:	0278      	lsls	r0, r7, #9
 800069e:	0a43      	lsrs	r3, r0, #9
 80006a0:	4699      	mov	r9, r3
 80006a2:	007a      	lsls	r2, r7, #1
 80006a4:	0ffb      	lsrs	r3, r7, #31
 80006a6:	4698      	mov	r8, r3
 80006a8:	0e12      	lsrs	r2, r2, #24
 80006aa:	464b      	mov	r3, r9
 80006ac:	d044      	beq.n	8000738 <__aeabi_fmul+0xcc>
 80006ae:	2aff      	cmp	r2, #255	; 0xff
 80006b0:	d011      	beq.n	80006d6 <__aeabi_fmul+0x6a>
 80006b2:	00d8      	lsls	r0, r3, #3
 80006b4:	2380      	movs	r3, #128	; 0x80
 80006b6:	04db      	lsls	r3, r3, #19
 80006b8:	4303      	orrs	r3, r0
 80006ba:	4699      	mov	r9, r3
 80006bc:	2000      	movs	r0, #0
 80006be:	3a7f      	subs	r2, #127	; 0x7f
 80006c0:	18ad      	adds	r5, r5, r2
 80006c2:	4647      	mov	r7, r8
 80006c4:	4653      	mov	r3, sl
 80006c6:	4077      	eors	r7, r6
 80006c8:	1c69      	adds	r1, r5, #1
 80006ca:	2b0f      	cmp	r3, #15
 80006cc:	d83f      	bhi.n	800074e <__aeabi_fmul+0xe2>
 80006ce:	4a72      	ldr	r2, [pc, #456]	; (8000898 <__aeabi_fmul+0x22c>)
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	58d3      	ldr	r3, [r2, r3]
 80006d4:	469f      	mov	pc, r3
 80006d6:	35ff      	adds	r5, #255	; 0xff
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d000      	beq.n	80006de <__aeabi_fmul+0x72>
 80006dc:	e079      	b.n	80007d2 <__aeabi_fmul+0x166>
 80006de:	4652      	mov	r2, sl
 80006e0:	2302      	movs	r3, #2
 80006e2:	431a      	orrs	r2, r3
 80006e4:	4692      	mov	sl, r2
 80006e6:	2002      	movs	r0, #2
 80006e8:	e7eb      	b.n	80006c2 <__aeabi_fmul+0x56>
 80006ea:	4647      	mov	r7, r8
 80006ec:	464c      	mov	r4, r9
 80006ee:	4683      	mov	fp, r0
 80006f0:	465b      	mov	r3, fp
 80006f2:	2b02      	cmp	r3, #2
 80006f4:	d028      	beq.n	8000748 <__aeabi_fmul+0xdc>
 80006f6:	2b03      	cmp	r3, #3
 80006f8:	d100      	bne.n	80006fc <__aeabi_fmul+0x90>
 80006fa:	e0c6      	b.n	800088a <__aeabi_fmul+0x21e>
 80006fc:	2b01      	cmp	r3, #1
 80006fe:	d14f      	bne.n	80007a0 <__aeabi_fmul+0x134>
 8000700:	2000      	movs	r0, #0
 8000702:	2400      	movs	r4, #0
 8000704:	05c0      	lsls	r0, r0, #23
 8000706:	07ff      	lsls	r7, r7, #31
 8000708:	4320      	orrs	r0, r4
 800070a:	4338      	orrs	r0, r7
 800070c:	bcf0      	pop	{r4, r5, r6, r7}
 800070e:	46bb      	mov	fp, r7
 8000710:	46b2      	mov	sl, r6
 8000712:	46a9      	mov	r9, r5
 8000714:	46a0      	mov	r8, r4
 8000716:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000718:	2c00      	cmp	r4, #0
 800071a:	d171      	bne.n	8000800 <__aeabi_fmul+0x194>
 800071c:	2304      	movs	r3, #4
 800071e:	469a      	mov	sl, r3
 8000720:	3b03      	subs	r3, #3
 8000722:	2500      	movs	r5, #0
 8000724:	469b      	mov	fp, r3
 8000726:	e7b9      	b.n	800069c <__aeabi_fmul+0x30>
 8000728:	2c00      	cmp	r4, #0
 800072a:	d163      	bne.n	80007f4 <__aeabi_fmul+0x188>
 800072c:	2308      	movs	r3, #8
 800072e:	469a      	mov	sl, r3
 8000730:	3b06      	subs	r3, #6
 8000732:	25ff      	movs	r5, #255	; 0xff
 8000734:	469b      	mov	fp, r3
 8000736:	e7b1      	b.n	800069c <__aeabi_fmul+0x30>
 8000738:	2b00      	cmp	r3, #0
 800073a:	d150      	bne.n	80007de <__aeabi_fmul+0x172>
 800073c:	4652      	mov	r2, sl
 800073e:	3301      	adds	r3, #1
 8000740:	431a      	orrs	r2, r3
 8000742:	4692      	mov	sl, r2
 8000744:	2001      	movs	r0, #1
 8000746:	e7bc      	b.n	80006c2 <__aeabi_fmul+0x56>
 8000748:	20ff      	movs	r0, #255	; 0xff
 800074a:	2400      	movs	r4, #0
 800074c:	e7da      	b.n	8000704 <__aeabi_fmul+0x98>
 800074e:	4648      	mov	r0, r9
 8000750:	0c26      	lsrs	r6, r4, #16
 8000752:	0424      	lsls	r4, r4, #16
 8000754:	0c22      	lsrs	r2, r4, #16
 8000756:	0404      	lsls	r4, r0, #16
 8000758:	0c24      	lsrs	r4, r4, #16
 800075a:	464b      	mov	r3, r9
 800075c:	0020      	movs	r0, r4
 800075e:	0c1b      	lsrs	r3, r3, #16
 8000760:	4350      	muls	r0, r2
 8000762:	4374      	muls	r4, r6
 8000764:	435a      	muls	r2, r3
 8000766:	435e      	muls	r6, r3
 8000768:	1912      	adds	r2, r2, r4
 800076a:	0c03      	lsrs	r3, r0, #16
 800076c:	189b      	adds	r3, r3, r2
 800076e:	429c      	cmp	r4, r3
 8000770:	d903      	bls.n	800077a <__aeabi_fmul+0x10e>
 8000772:	2280      	movs	r2, #128	; 0x80
 8000774:	0252      	lsls	r2, r2, #9
 8000776:	4694      	mov	ip, r2
 8000778:	4466      	add	r6, ip
 800077a:	0400      	lsls	r0, r0, #16
 800077c:	041a      	lsls	r2, r3, #16
 800077e:	0c00      	lsrs	r0, r0, #16
 8000780:	1812      	adds	r2, r2, r0
 8000782:	0194      	lsls	r4, r2, #6
 8000784:	1e60      	subs	r0, r4, #1
 8000786:	4184      	sbcs	r4, r0
 8000788:	0c1b      	lsrs	r3, r3, #16
 800078a:	0e92      	lsrs	r2, r2, #26
 800078c:	199b      	adds	r3, r3, r6
 800078e:	4314      	orrs	r4, r2
 8000790:	019b      	lsls	r3, r3, #6
 8000792:	431c      	orrs	r4, r3
 8000794:	011b      	lsls	r3, r3, #4
 8000796:	d572      	bpl.n	800087e <__aeabi_fmul+0x212>
 8000798:	2001      	movs	r0, #1
 800079a:	0863      	lsrs	r3, r4, #1
 800079c:	4004      	ands	r4, r0
 800079e:	431c      	orrs	r4, r3
 80007a0:	0008      	movs	r0, r1
 80007a2:	307f      	adds	r0, #127	; 0x7f
 80007a4:	2800      	cmp	r0, #0
 80007a6:	dd3c      	ble.n	8000822 <__aeabi_fmul+0x1b6>
 80007a8:	0763      	lsls	r3, r4, #29
 80007aa:	d004      	beq.n	80007b6 <__aeabi_fmul+0x14a>
 80007ac:	230f      	movs	r3, #15
 80007ae:	4023      	ands	r3, r4
 80007b0:	2b04      	cmp	r3, #4
 80007b2:	d000      	beq.n	80007b6 <__aeabi_fmul+0x14a>
 80007b4:	3404      	adds	r4, #4
 80007b6:	0123      	lsls	r3, r4, #4
 80007b8:	d503      	bpl.n	80007c2 <__aeabi_fmul+0x156>
 80007ba:	3180      	adds	r1, #128	; 0x80
 80007bc:	0008      	movs	r0, r1
 80007be:	4b37      	ldr	r3, [pc, #220]	; (800089c <__aeabi_fmul+0x230>)
 80007c0:	401c      	ands	r4, r3
 80007c2:	28fe      	cmp	r0, #254	; 0xfe
 80007c4:	dcc0      	bgt.n	8000748 <__aeabi_fmul+0xdc>
 80007c6:	01a4      	lsls	r4, r4, #6
 80007c8:	0a64      	lsrs	r4, r4, #9
 80007ca:	b2c0      	uxtb	r0, r0
 80007cc:	e79a      	b.n	8000704 <__aeabi_fmul+0x98>
 80007ce:	0037      	movs	r7, r6
 80007d0:	e78e      	b.n	80006f0 <__aeabi_fmul+0x84>
 80007d2:	4652      	mov	r2, sl
 80007d4:	2303      	movs	r3, #3
 80007d6:	431a      	orrs	r2, r3
 80007d8:	4692      	mov	sl, r2
 80007da:	2003      	movs	r0, #3
 80007dc:	e771      	b.n	80006c2 <__aeabi_fmul+0x56>
 80007de:	4648      	mov	r0, r9
 80007e0:	f000 fac8 	bl	8000d74 <__clzsi2>
 80007e4:	464a      	mov	r2, r9
 80007e6:	1f43      	subs	r3, r0, #5
 80007e8:	409a      	lsls	r2, r3
 80007ea:	1a2d      	subs	r5, r5, r0
 80007ec:	4691      	mov	r9, r2
 80007ee:	2000      	movs	r0, #0
 80007f0:	3d76      	subs	r5, #118	; 0x76
 80007f2:	e766      	b.n	80006c2 <__aeabi_fmul+0x56>
 80007f4:	230c      	movs	r3, #12
 80007f6:	469a      	mov	sl, r3
 80007f8:	3b09      	subs	r3, #9
 80007fa:	25ff      	movs	r5, #255	; 0xff
 80007fc:	469b      	mov	fp, r3
 80007fe:	e74d      	b.n	800069c <__aeabi_fmul+0x30>
 8000800:	0020      	movs	r0, r4
 8000802:	f000 fab7 	bl	8000d74 <__clzsi2>
 8000806:	2576      	movs	r5, #118	; 0x76
 8000808:	1f43      	subs	r3, r0, #5
 800080a:	409c      	lsls	r4, r3
 800080c:	2300      	movs	r3, #0
 800080e:	426d      	negs	r5, r5
 8000810:	469a      	mov	sl, r3
 8000812:	469b      	mov	fp, r3
 8000814:	1a2d      	subs	r5, r5, r0
 8000816:	e741      	b.n	800069c <__aeabi_fmul+0x30>
 8000818:	2480      	movs	r4, #128	; 0x80
 800081a:	2700      	movs	r7, #0
 800081c:	20ff      	movs	r0, #255	; 0xff
 800081e:	03e4      	lsls	r4, r4, #15
 8000820:	e770      	b.n	8000704 <__aeabi_fmul+0x98>
 8000822:	2301      	movs	r3, #1
 8000824:	1a1b      	subs	r3, r3, r0
 8000826:	2b1b      	cmp	r3, #27
 8000828:	dd00      	ble.n	800082c <__aeabi_fmul+0x1c0>
 800082a:	e769      	b.n	8000700 <__aeabi_fmul+0x94>
 800082c:	319e      	adds	r1, #158	; 0x9e
 800082e:	0020      	movs	r0, r4
 8000830:	408c      	lsls	r4, r1
 8000832:	40d8      	lsrs	r0, r3
 8000834:	1e63      	subs	r3, r4, #1
 8000836:	419c      	sbcs	r4, r3
 8000838:	4304      	orrs	r4, r0
 800083a:	0763      	lsls	r3, r4, #29
 800083c:	d004      	beq.n	8000848 <__aeabi_fmul+0x1dc>
 800083e:	230f      	movs	r3, #15
 8000840:	4023      	ands	r3, r4
 8000842:	2b04      	cmp	r3, #4
 8000844:	d000      	beq.n	8000848 <__aeabi_fmul+0x1dc>
 8000846:	3404      	adds	r4, #4
 8000848:	0163      	lsls	r3, r4, #5
 800084a:	d51a      	bpl.n	8000882 <__aeabi_fmul+0x216>
 800084c:	2001      	movs	r0, #1
 800084e:	2400      	movs	r4, #0
 8000850:	e758      	b.n	8000704 <__aeabi_fmul+0x98>
 8000852:	2080      	movs	r0, #128	; 0x80
 8000854:	03c0      	lsls	r0, r0, #15
 8000856:	4204      	tst	r4, r0
 8000858:	d009      	beq.n	800086e <__aeabi_fmul+0x202>
 800085a:	464b      	mov	r3, r9
 800085c:	4203      	tst	r3, r0
 800085e:	d106      	bne.n	800086e <__aeabi_fmul+0x202>
 8000860:	464c      	mov	r4, r9
 8000862:	4304      	orrs	r4, r0
 8000864:	0264      	lsls	r4, r4, #9
 8000866:	4647      	mov	r7, r8
 8000868:	20ff      	movs	r0, #255	; 0xff
 800086a:	0a64      	lsrs	r4, r4, #9
 800086c:	e74a      	b.n	8000704 <__aeabi_fmul+0x98>
 800086e:	2080      	movs	r0, #128	; 0x80
 8000870:	03c0      	lsls	r0, r0, #15
 8000872:	4304      	orrs	r4, r0
 8000874:	0264      	lsls	r4, r4, #9
 8000876:	0037      	movs	r7, r6
 8000878:	20ff      	movs	r0, #255	; 0xff
 800087a:	0a64      	lsrs	r4, r4, #9
 800087c:	e742      	b.n	8000704 <__aeabi_fmul+0x98>
 800087e:	0029      	movs	r1, r5
 8000880:	e78e      	b.n	80007a0 <__aeabi_fmul+0x134>
 8000882:	01a4      	lsls	r4, r4, #6
 8000884:	2000      	movs	r0, #0
 8000886:	0a64      	lsrs	r4, r4, #9
 8000888:	e73c      	b.n	8000704 <__aeabi_fmul+0x98>
 800088a:	2080      	movs	r0, #128	; 0x80
 800088c:	03c0      	lsls	r0, r0, #15
 800088e:	4304      	orrs	r4, r0
 8000890:	0264      	lsls	r4, r4, #9
 8000892:	20ff      	movs	r0, #255	; 0xff
 8000894:	0a64      	lsrs	r4, r4, #9
 8000896:	e735      	b.n	8000704 <__aeabi_fmul+0x98>
 8000898:	0800805c 	.word	0x0800805c
 800089c:	f7ffffff 	.word	0xf7ffffff

080008a0 <__aeabi_fsub>:
 80008a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008a2:	4646      	mov	r6, r8
 80008a4:	46d6      	mov	lr, sl
 80008a6:	464f      	mov	r7, r9
 80008a8:	0243      	lsls	r3, r0, #9
 80008aa:	0a5b      	lsrs	r3, r3, #9
 80008ac:	00da      	lsls	r2, r3, #3
 80008ae:	4694      	mov	ip, r2
 80008b0:	024a      	lsls	r2, r1, #9
 80008b2:	b5c0      	push	{r6, r7, lr}
 80008b4:	0044      	lsls	r4, r0, #1
 80008b6:	0a56      	lsrs	r6, r2, #9
 80008b8:	1c05      	adds	r5, r0, #0
 80008ba:	46b0      	mov	r8, r6
 80008bc:	0e24      	lsrs	r4, r4, #24
 80008be:	004e      	lsls	r6, r1, #1
 80008c0:	0992      	lsrs	r2, r2, #6
 80008c2:	001f      	movs	r7, r3
 80008c4:	0020      	movs	r0, r4
 80008c6:	4692      	mov	sl, r2
 80008c8:	0fed      	lsrs	r5, r5, #31
 80008ca:	0e36      	lsrs	r6, r6, #24
 80008cc:	0fc9      	lsrs	r1, r1, #31
 80008ce:	2eff      	cmp	r6, #255	; 0xff
 80008d0:	d100      	bne.n	80008d4 <__aeabi_fsub+0x34>
 80008d2:	e07f      	b.n	80009d4 <__aeabi_fsub+0x134>
 80008d4:	2201      	movs	r2, #1
 80008d6:	4051      	eors	r1, r2
 80008d8:	428d      	cmp	r5, r1
 80008da:	d051      	beq.n	8000980 <__aeabi_fsub+0xe0>
 80008dc:	1ba2      	subs	r2, r4, r6
 80008de:	4691      	mov	r9, r2
 80008e0:	2a00      	cmp	r2, #0
 80008e2:	dc00      	bgt.n	80008e6 <__aeabi_fsub+0x46>
 80008e4:	e07e      	b.n	80009e4 <__aeabi_fsub+0x144>
 80008e6:	2e00      	cmp	r6, #0
 80008e8:	d100      	bne.n	80008ec <__aeabi_fsub+0x4c>
 80008ea:	e099      	b.n	8000a20 <__aeabi_fsub+0x180>
 80008ec:	2cff      	cmp	r4, #255	; 0xff
 80008ee:	d100      	bne.n	80008f2 <__aeabi_fsub+0x52>
 80008f0:	e08c      	b.n	8000a0c <__aeabi_fsub+0x16c>
 80008f2:	2380      	movs	r3, #128	; 0x80
 80008f4:	4652      	mov	r2, sl
 80008f6:	04db      	lsls	r3, r3, #19
 80008f8:	431a      	orrs	r2, r3
 80008fa:	4692      	mov	sl, r2
 80008fc:	464a      	mov	r2, r9
 80008fe:	2301      	movs	r3, #1
 8000900:	2a1b      	cmp	r2, #27
 8000902:	dc08      	bgt.n	8000916 <__aeabi_fsub+0x76>
 8000904:	4653      	mov	r3, sl
 8000906:	2120      	movs	r1, #32
 8000908:	40d3      	lsrs	r3, r2
 800090a:	1a89      	subs	r1, r1, r2
 800090c:	4652      	mov	r2, sl
 800090e:	408a      	lsls	r2, r1
 8000910:	1e51      	subs	r1, r2, #1
 8000912:	418a      	sbcs	r2, r1
 8000914:	4313      	orrs	r3, r2
 8000916:	4662      	mov	r2, ip
 8000918:	1ad3      	subs	r3, r2, r3
 800091a:	015a      	lsls	r2, r3, #5
 800091c:	d400      	bmi.n	8000920 <__aeabi_fsub+0x80>
 800091e:	e0f3      	b.n	8000b08 <__aeabi_fsub+0x268>
 8000920:	019b      	lsls	r3, r3, #6
 8000922:	099e      	lsrs	r6, r3, #6
 8000924:	0030      	movs	r0, r6
 8000926:	f000 fa25 	bl	8000d74 <__clzsi2>
 800092a:	3805      	subs	r0, #5
 800092c:	4086      	lsls	r6, r0
 800092e:	4284      	cmp	r4, r0
 8000930:	dd00      	ble.n	8000934 <__aeabi_fsub+0x94>
 8000932:	e0f7      	b.n	8000b24 <__aeabi_fsub+0x284>
 8000934:	0032      	movs	r2, r6
 8000936:	1b04      	subs	r4, r0, r4
 8000938:	2020      	movs	r0, #32
 800093a:	3401      	adds	r4, #1
 800093c:	40e2      	lsrs	r2, r4
 800093e:	1b04      	subs	r4, r0, r4
 8000940:	40a6      	lsls	r6, r4
 8000942:	0033      	movs	r3, r6
 8000944:	1e5e      	subs	r6, r3, #1
 8000946:	41b3      	sbcs	r3, r6
 8000948:	2400      	movs	r4, #0
 800094a:	4313      	orrs	r3, r2
 800094c:	075a      	lsls	r2, r3, #29
 800094e:	d004      	beq.n	800095a <__aeabi_fsub+0xba>
 8000950:	220f      	movs	r2, #15
 8000952:	401a      	ands	r2, r3
 8000954:	2a04      	cmp	r2, #4
 8000956:	d000      	beq.n	800095a <__aeabi_fsub+0xba>
 8000958:	3304      	adds	r3, #4
 800095a:	015a      	lsls	r2, r3, #5
 800095c:	d400      	bmi.n	8000960 <__aeabi_fsub+0xc0>
 800095e:	e0d6      	b.n	8000b0e <__aeabi_fsub+0x26e>
 8000960:	1c62      	adds	r2, r4, #1
 8000962:	2cfe      	cmp	r4, #254	; 0xfe
 8000964:	d100      	bne.n	8000968 <__aeabi_fsub+0xc8>
 8000966:	e0da      	b.n	8000b1e <__aeabi_fsub+0x27e>
 8000968:	019b      	lsls	r3, r3, #6
 800096a:	0a5f      	lsrs	r7, r3, #9
 800096c:	b2d0      	uxtb	r0, r2
 800096e:	05c0      	lsls	r0, r0, #23
 8000970:	4338      	orrs	r0, r7
 8000972:	07ed      	lsls	r5, r5, #31
 8000974:	4328      	orrs	r0, r5
 8000976:	bce0      	pop	{r5, r6, r7}
 8000978:	46ba      	mov	sl, r7
 800097a:	46b1      	mov	r9, r6
 800097c:	46a8      	mov	r8, r5
 800097e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000980:	1ba2      	subs	r2, r4, r6
 8000982:	4691      	mov	r9, r2
 8000984:	2a00      	cmp	r2, #0
 8000986:	dd63      	ble.n	8000a50 <__aeabi_fsub+0x1b0>
 8000988:	2e00      	cmp	r6, #0
 800098a:	d100      	bne.n	800098e <__aeabi_fsub+0xee>
 800098c:	e099      	b.n	8000ac2 <__aeabi_fsub+0x222>
 800098e:	2cff      	cmp	r4, #255	; 0xff
 8000990:	d03c      	beq.n	8000a0c <__aeabi_fsub+0x16c>
 8000992:	2380      	movs	r3, #128	; 0x80
 8000994:	4652      	mov	r2, sl
 8000996:	04db      	lsls	r3, r3, #19
 8000998:	431a      	orrs	r2, r3
 800099a:	4692      	mov	sl, r2
 800099c:	464a      	mov	r2, r9
 800099e:	2301      	movs	r3, #1
 80009a0:	2a1b      	cmp	r2, #27
 80009a2:	dc08      	bgt.n	80009b6 <__aeabi_fsub+0x116>
 80009a4:	4653      	mov	r3, sl
 80009a6:	2120      	movs	r1, #32
 80009a8:	40d3      	lsrs	r3, r2
 80009aa:	1a89      	subs	r1, r1, r2
 80009ac:	4652      	mov	r2, sl
 80009ae:	408a      	lsls	r2, r1
 80009b0:	1e51      	subs	r1, r2, #1
 80009b2:	418a      	sbcs	r2, r1
 80009b4:	4313      	orrs	r3, r2
 80009b6:	4463      	add	r3, ip
 80009b8:	015a      	lsls	r2, r3, #5
 80009ba:	d400      	bmi.n	80009be <__aeabi_fsub+0x11e>
 80009bc:	e0a4      	b.n	8000b08 <__aeabi_fsub+0x268>
 80009be:	3401      	adds	r4, #1
 80009c0:	2cff      	cmp	r4, #255	; 0xff
 80009c2:	d100      	bne.n	80009c6 <__aeabi_fsub+0x126>
 80009c4:	e0ab      	b.n	8000b1e <__aeabi_fsub+0x27e>
 80009c6:	2201      	movs	r2, #1
 80009c8:	4997      	ldr	r1, [pc, #604]	; (8000c28 <__aeabi_fsub+0x388>)
 80009ca:	401a      	ands	r2, r3
 80009cc:	085b      	lsrs	r3, r3, #1
 80009ce:	400b      	ands	r3, r1
 80009d0:	4313      	orrs	r3, r2
 80009d2:	e7bb      	b.n	800094c <__aeabi_fsub+0xac>
 80009d4:	2a00      	cmp	r2, #0
 80009d6:	d032      	beq.n	8000a3e <__aeabi_fsub+0x19e>
 80009d8:	428d      	cmp	r5, r1
 80009da:	d035      	beq.n	8000a48 <__aeabi_fsub+0x1a8>
 80009dc:	22ff      	movs	r2, #255	; 0xff
 80009de:	4252      	negs	r2, r2
 80009e0:	4691      	mov	r9, r2
 80009e2:	44a1      	add	r9, r4
 80009e4:	464a      	mov	r2, r9
 80009e6:	2a00      	cmp	r2, #0
 80009e8:	d051      	beq.n	8000a8e <__aeabi_fsub+0x1ee>
 80009ea:	1b30      	subs	r0, r6, r4
 80009ec:	2c00      	cmp	r4, #0
 80009ee:	d000      	beq.n	80009f2 <__aeabi_fsub+0x152>
 80009f0:	e09c      	b.n	8000b2c <__aeabi_fsub+0x28c>
 80009f2:	4663      	mov	r3, ip
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d100      	bne.n	80009fa <__aeabi_fsub+0x15a>
 80009f8:	e0df      	b.n	8000bba <__aeabi_fsub+0x31a>
 80009fa:	3801      	subs	r0, #1
 80009fc:	2800      	cmp	r0, #0
 80009fe:	d100      	bne.n	8000a02 <__aeabi_fsub+0x162>
 8000a00:	e0f7      	b.n	8000bf2 <__aeabi_fsub+0x352>
 8000a02:	2eff      	cmp	r6, #255	; 0xff
 8000a04:	d000      	beq.n	8000a08 <__aeabi_fsub+0x168>
 8000a06:	e099      	b.n	8000b3c <__aeabi_fsub+0x29c>
 8000a08:	000d      	movs	r5, r1
 8000a0a:	4643      	mov	r3, r8
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d100      	bne.n	8000a12 <__aeabi_fsub+0x172>
 8000a10:	e085      	b.n	8000b1e <__aeabi_fsub+0x27e>
 8000a12:	2780      	movs	r7, #128	; 0x80
 8000a14:	03ff      	lsls	r7, r7, #15
 8000a16:	431f      	orrs	r7, r3
 8000a18:	027f      	lsls	r7, r7, #9
 8000a1a:	20ff      	movs	r0, #255	; 0xff
 8000a1c:	0a7f      	lsrs	r7, r7, #9
 8000a1e:	e7a6      	b.n	800096e <__aeabi_fsub+0xce>
 8000a20:	4652      	mov	r2, sl
 8000a22:	2a00      	cmp	r2, #0
 8000a24:	d074      	beq.n	8000b10 <__aeabi_fsub+0x270>
 8000a26:	2201      	movs	r2, #1
 8000a28:	4252      	negs	r2, r2
 8000a2a:	4690      	mov	r8, r2
 8000a2c:	44c1      	add	r9, r8
 8000a2e:	464a      	mov	r2, r9
 8000a30:	2a00      	cmp	r2, #0
 8000a32:	d100      	bne.n	8000a36 <__aeabi_fsub+0x196>
 8000a34:	e0c8      	b.n	8000bc8 <__aeabi_fsub+0x328>
 8000a36:	2cff      	cmp	r4, #255	; 0xff
 8000a38:	d000      	beq.n	8000a3c <__aeabi_fsub+0x19c>
 8000a3a:	e75f      	b.n	80008fc <__aeabi_fsub+0x5c>
 8000a3c:	e7e6      	b.n	8000a0c <__aeabi_fsub+0x16c>
 8000a3e:	2201      	movs	r2, #1
 8000a40:	4051      	eors	r1, r2
 8000a42:	42a9      	cmp	r1, r5
 8000a44:	d000      	beq.n	8000a48 <__aeabi_fsub+0x1a8>
 8000a46:	e749      	b.n	80008dc <__aeabi_fsub+0x3c>
 8000a48:	22ff      	movs	r2, #255	; 0xff
 8000a4a:	4252      	negs	r2, r2
 8000a4c:	4691      	mov	r9, r2
 8000a4e:	44a1      	add	r9, r4
 8000a50:	464a      	mov	r2, r9
 8000a52:	2a00      	cmp	r2, #0
 8000a54:	d043      	beq.n	8000ade <__aeabi_fsub+0x23e>
 8000a56:	1b31      	subs	r1, r6, r4
 8000a58:	2c00      	cmp	r4, #0
 8000a5a:	d100      	bne.n	8000a5e <__aeabi_fsub+0x1be>
 8000a5c:	e08c      	b.n	8000b78 <__aeabi_fsub+0x2d8>
 8000a5e:	2eff      	cmp	r6, #255	; 0xff
 8000a60:	d100      	bne.n	8000a64 <__aeabi_fsub+0x1c4>
 8000a62:	e092      	b.n	8000b8a <__aeabi_fsub+0x2ea>
 8000a64:	2380      	movs	r3, #128	; 0x80
 8000a66:	4662      	mov	r2, ip
 8000a68:	04db      	lsls	r3, r3, #19
 8000a6a:	431a      	orrs	r2, r3
 8000a6c:	4694      	mov	ip, r2
 8000a6e:	2301      	movs	r3, #1
 8000a70:	291b      	cmp	r1, #27
 8000a72:	dc09      	bgt.n	8000a88 <__aeabi_fsub+0x1e8>
 8000a74:	2020      	movs	r0, #32
 8000a76:	4663      	mov	r3, ip
 8000a78:	4662      	mov	r2, ip
 8000a7a:	40cb      	lsrs	r3, r1
 8000a7c:	1a41      	subs	r1, r0, r1
 8000a7e:	408a      	lsls	r2, r1
 8000a80:	0011      	movs	r1, r2
 8000a82:	1e48      	subs	r0, r1, #1
 8000a84:	4181      	sbcs	r1, r0
 8000a86:	430b      	orrs	r3, r1
 8000a88:	0034      	movs	r4, r6
 8000a8a:	4453      	add	r3, sl
 8000a8c:	e794      	b.n	80009b8 <__aeabi_fsub+0x118>
 8000a8e:	22fe      	movs	r2, #254	; 0xfe
 8000a90:	1c66      	adds	r6, r4, #1
 8000a92:	4232      	tst	r2, r6
 8000a94:	d164      	bne.n	8000b60 <__aeabi_fsub+0x2c0>
 8000a96:	2c00      	cmp	r4, #0
 8000a98:	d000      	beq.n	8000a9c <__aeabi_fsub+0x1fc>
 8000a9a:	e082      	b.n	8000ba2 <__aeabi_fsub+0x302>
 8000a9c:	4663      	mov	r3, ip
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d100      	bne.n	8000aa4 <__aeabi_fsub+0x204>
 8000aa2:	e0ab      	b.n	8000bfc <__aeabi_fsub+0x35c>
 8000aa4:	4653      	mov	r3, sl
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d100      	bne.n	8000aac <__aeabi_fsub+0x20c>
 8000aaa:	e760      	b.n	800096e <__aeabi_fsub+0xce>
 8000aac:	4663      	mov	r3, ip
 8000aae:	4652      	mov	r2, sl
 8000ab0:	1a9b      	subs	r3, r3, r2
 8000ab2:	015a      	lsls	r2, r3, #5
 8000ab4:	d400      	bmi.n	8000ab8 <__aeabi_fsub+0x218>
 8000ab6:	e0aa      	b.n	8000c0e <__aeabi_fsub+0x36e>
 8000ab8:	4663      	mov	r3, ip
 8000aba:	4652      	mov	r2, sl
 8000abc:	000d      	movs	r5, r1
 8000abe:	1ad3      	subs	r3, r2, r3
 8000ac0:	e744      	b.n	800094c <__aeabi_fsub+0xac>
 8000ac2:	4652      	mov	r2, sl
 8000ac4:	2a00      	cmp	r2, #0
 8000ac6:	d023      	beq.n	8000b10 <__aeabi_fsub+0x270>
 8000ac8:	2201      	movs	r2, #1
 8000aca:	4252      	negs	r2, r2
 8000acc:	4690      	mov	r8, r2
 8000ace:	44c1      	add	r9, r8
 8000ad0:	464a      	mov	r2, r9
 8000ad2:	2a00      	cmp	r2, #0
 8000ad4:	d075      	beq.n	8000bc2 <__aeabi_fsub+0x322>
 8000ad6:	2cff      	cmp	r4, #255	; 0xff
 8000ad8:	d000      	beq.n	8000adc <__aeabi_fsub+0x23c>
 8000ada:	e75f      	b.n	800099c <__aeabi_fsub+0xfc>
 8000adc:	e796      	b.n	8000a0c <__aeabi_fsub+0x16c>
 8000ade:	26fe      	movs	r6, #254	; 0xfe
 8000ae0:	3401      	adds	r4, #1
 8000ae2:	4226      	tst	r6, r4
 8000ae4:	d153      	bne.n	8000b8e <__aeabi_fsub+0x2ee>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	d172      	bne.n	8000bd0 <__aeabi_fsub+0x330>
 8000aea:	4663      	mov	r3, ip
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d100      	bne.n	8000af2 <__aeabi_fsub+0x252>
 8000af0:	e093      	b.n	8000c1a <__aeabi_fsub+0x37a>
 8000af2:	4653      	mov	r3, sl
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d100      	bne.n	8000afa <__aeabi_fsub+0x25a>
 8000af8:	e739      	b.n	800096e <__aeabi_fsub+0xce>
 8000afa:	4463      	add	r3, ip
 8000afc:	2400      	movs	r4, #0
 8000afe:	015a      	lsls	r2, r3, #5
 8000b00:	d502      	bpl.n	8000b08 <__aeabi_fsub+0x268>
 8000b02:	4a4a      	ldr	r2, [pc, #296]	; (8000c2c <__aeabi_fsub+0x38c>)
 8000b04:	3401      	adds	r4, #1
 8000b06:	4013      	ands	r3, r2
 8000b08:	075a      	lsls	r2, r3, #29
 8000b0a:	d000      	beq.n	8000b0e <__aeabi_fsub+0x26e>
 8000b0c:	e720      	b.n	8000950 <__aeabi_fsub+0xb0>
 8000b0e:	08db      	lsrs	r3, r3, #3
 8000b10:	2cff      	cmp	r4, #255	; 0xff
 8000b12:	d100      	bne.n	8000b16 <__aeabi_fsub+0x276>
 8000b14:	e77a      	b.n	8000a0c <__aeabi_fsub+0x16c>
 8000b16:	025b      	lsls	r3, r3, #9
 8000b18:	0a5f      	lsrs	r7, r3, #9
 8000b1a:	b2e0      	uxtb	r0, r4
 8000b1c:	e727      	b.n	800096e <__aeabi_fsub+0xce>
 8000b1e:	20ff      	movs	r0, #255	; 0xff
 8000b20:	2700      	movs	r7, #0
 8000b22:	e724      	b.n	800096e <__aeabi_fsub+0xce>
 8000b24:	4b41      	ldr	r3, [pc, #260]	; (8000c2c <__aeabi_fsub+0x38c>)
 8000b26:	1a24      	subs	r4, r4, r0
 8000b28:	4033      	ands	r3, r6
 8000b2a:	e70f      	b.n	800094c <__aeabi_fsub+0xac>
 8000b2c:	2eff      	cmp	r6, #255	; 0xff
 8000b2e:	d100      	bne.n	8000b32 <__aeabi_fsub+0x292>
 8000b30:	e76a      	b.n	8000a08 <__aeabi_fsub+0x168>
 8000b32:	2380      	movs	r3, #128	; 0x80
 8000b34:	4662      	mov	r2, ip
 8000b36:	04db      	lsls	r3, r3, #19
 8000b38:	431a      	orrs	r2, r3
 8000b3a:	4694      	mov	ip, r2
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	281b      	cmp	r0, #27
 8000b40:	dc09      	bgt.n	8000b56 <__aeabi_fsub+0x2b6>
 8000b42:	2420      	movs	r4, #32
 8000b44:	4663      	mov	r3, ip
 8000b46:	4662      	mov	r2, ip
 8000b48:	40c3      	lsrs	r3, r0
 8000b4a:	1a20      	subs	r0, r4, r0
 8000b4c:	4082      	lsls	r2, r0
 8000b4e:	0010      	movs	r0, r2
 8000b50:	1e44      	subs	r4, r0, #1
 8000b52:	41a0      	sbcs	r0, r4
 8000b54:	4303      	orrs	r3, r0
 8000b56:	4652      	mov	r2, sl
 8000b58:	000d      	movs	r5, r1
 8000b5a:	0034      	movs	r4, r6
 8000b5c:	1ad3      	subs	r3, r2, r3
 8000b5e:	e6dc      	b.n	800091a <__aeabi_fsub+0x7a>
 8000b60:	4663      	mov	r3, ip
 8000b62:	4652      	mov	r2, sl
 8000b64:	1a9e      	subs	r6, r3, r2
 8000b66:	0173      	lsls	r3, r6, #5
 8000b68:	d417      	bmi.n	8000b9a <__aeabi_fsub+0x2fa>
 8000b6a:	2e00      	cmp	r6, #0
 8000b6c:	d000      	beq.n	8000b70 <__aeabi_fsub+0x2d0>
 8000b6e:	e6d9      	b.n	8000924 <__aeabi_fsub+0x84>
 8000b70:	2500      	movs	r5, #0
 8000b72:	2000      	movs	r0, #0
 8000b74:	2700      	movs	r7, #0
 8000b76:	e6fa      	b.n	800096e <__aeabi_fsub+0xce>
 8000b78:	4663      	mov	r3, ip
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d044      	beq.n	8000c08 <__aeabi_fsub+0x368>
 8000b7e:	3901      	subs	r1, #1
 8000b80:	2900      	cmp	r1, #0
 8000b82:	d04c      	beq.n	8000c1e <__aeabi_fsub+0x37e>
 8000b84:	2eff      	cmp	r6, #255	; 0xff
 8000b86:	d000      	beq.n	8000b8a <__aeabi_fsub+0x2ea>
 8000b88:	e771      	b.n	8000a6e <__aeabi_fsub+0x1ce>
 8000b8a:	4643      	mov	r3, r8
 8000b8c:	e73e      	b.n	8000a0c <__aeabi_fsub+0x16c>
 8000b8e:	2cff      	cmp	r4, #255	; 0xff
 8000b90:	d0c5      	beq.n	8000b1e <__aeabi_fsub+0x27e>
 8000b92:	4652      	mov	r2, sl
 8000b94:	4462      	add	r2, ip
 8000b96:	0853      	lsrs	r3, r2, #1
 8000b98:	e7b6      	b.n	8000b08 <__aeabi_fsub+0x268>
 8000b9a:	4663      	mov	r3, ip
 8000b9c:	000d      	movs	r5, r1
 8000b9e:	1ad6      	subs	r6, r2, r3
 8000ba0:	e6c0      	b.n	8000924 <__aeabi_fsub+0x84>
 8000ba2:	4662      	mov	r2, ip
 8000ba4:	2a00      	cmp	r2, #0
 8000ba6:	d116      	bne.n	8000bd6 <__aeabi_fsub+0x336>
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d000      	beq.n	8000bb0 <__aeabi_fsub+0x310>
 8000bae:	e72b      	b.n	8000a08 <__aeabi_fsub+0x168>
 8000bb0:	2780      	movs	r7, #128	; 0x80
 8000bb2:	2500      	movs	r5, #0
 8000bb4:	20ff      	movs	r0, #255	; 0xff
 8000bb6:	03ff      	lsls	r7, r7, #15
 8000bb8:	e6d9      	b.n	800096e <__aeabi_fsub+0xce>
 8000bba:	000d      	movs	r5, r1
 8000bbc:	4643      	mov	r3, r8
 8000bbe:	0034      	movs	r4, r6
 8000bc0:	e7a6      	b.n	8000b10 <__aeabi_fsub+0x270>
 8000bc2:	4653      	mov	r3, sl
 8000bc4:	4463      	add	r3, ip
 8000bc6:	e6f7      	b.n	80009b8 <__aeabi_fsub+0x118>
 8000bc8:	4663      	mov	r3, ip
 8000bca:	4652      	mov	r2, sl
 8000bcc:	1a9b      	subs	r3, r3, r2
 8000bce:	e6a4      	b.n	800091a <__aeabi_fsub+0x7a>
 8000bd0:	4662      	mov	r2, ip
 8000bd2:	2a00      	cmp	r2, #0
 8000bd4:	d0d9      	beq.n	8000b8a <__aeabi_fsub+0x2ea>
 8000bd6:	4652      	mov	r2, sl
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	d100      	bne.n	8000bde <__aeabi_fsub+0x33e>
 8000bdc:	e716      	b.n	8000a0c <__aeabi_fsub+0x16c>
 8000bde:	2280      	movs	r2, #128	; 0x80
 8000be0:	03d2      	lsls	r2, r2, #15
 8000be2:	4213      	tst	r3, r2
 8000be4:	d100      	bne.n	8000be8 <__aeabi_fsub+0x348>
 8000be6:	e711      	b.n	8000a0c <__aeabi_fsub+0x16c>
 8000be8:	4640      	mov	r0, r8
 8000bea:	4210      	tst	r0, r2
 8000bec:	d000      	beq.n	8000bf0 <__aeabi_fsub+0x350>
 8000bee:	e70d      	b.n	8000a0c <__aeabi_fsub+0x16c>
 8000bf0:	e70a      	b.n	8000a08 <__aeabi_fsub+0x168>
 8000bf2:	4652      	mov	r2, sl
 8000bf4:	000d      	movs	r5, r1
 8000bf6:	0034      	movs	r4, r6
 8000bf8:	1ad3      	subs	r3, r2, r3
 8000bfa:	e68e      	b.n	800091a <__aeabi_fsub+0x7a>
 8000bfc:	4653      	mov	r3, sl
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d008      	beq.n	8000c14 <__aeabi_fsub+0x374>
 8000c02:	000d      	movs	r5, r1
 8000c04:	4647      	mov	r7, r8
 8000c06:	e6b2      	b.n	800096e <__aeabi_fsub+0xce>
 8000c08:	4643      	mov	r3, r8
 8000c0a:	0034      	movs	r4, r6
 8000c0c:	e780      	b.n	8000b10 <__aeabi_fsub+0x270>
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d000      	beq.n	8000c14 <__aeabi_fsub+0x374>
 8000c12:	e779      	b.n	8000b08 <__aeabi_fsub+0x268>
 8000c14:	2500      	movs	r5, #0
 8000c16:	2700      	movs	r7, #0
 8000c18:	e6a9      	b.n	800096e <__aeabi_fsub+0xce>
 8000c1a:	4647      	mov	r7, r8
 8000c1c:	e6a7      	b.n	800096e <__aeabi_fsub+0xce>
 8000c1e:	4653      	mov	r3, sl
 8000c20:	0034      	movs	r4, r6
 8000c22:	4463      	add	r3, ip
 8000c24:	e6c8      	b.n	80009b8 <__aeabi_fsub+0x118>
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	7dffffff 	.word	0x7dffffff
 8000c2c:	fbffffff 	.word	0xfbffffff

08000c30 <__aeabi_f2iz>:
 8000c30:	0241      	lsls	r1, r0, #9
 8000c32:	0042      	lsls	r2, r0, #1
 8000c34:	0fc3      	lsrs	r3, r0, #31
 8000c36:	0a49      	lsrs	r1, r1, #9
 8000c38:	2000      	movs	r0, #0
 8000c3a:	0e12      	lsrs	r2, r2, #24
 8000c3c:	2a7e      	cmp	r2, #126	; 0x7e
 8000c3e:	d903      	bls.n	8000c48 <__aeabi_f2iz+0x18>
 8000c40:	2a9d      	cmp	r2, #157	; 0x9d
 8000c42:	d902      	bls.n	8000c4a <__aeabi_f2iz+0x1a>
 8000c44:	4a09      	ldr	r2, [pc, #36]	; (8000c6c <__aeabi_f2iz+0x3c>)
 8000c46:	1898      	adds	r0, r3, r2
 8000c48:	4770      	bx	lr
 8000c4a:	2080      	movs	r0, #128	; 0x80
 8000c4c:	0400      	lsls	r0, r0, #16
 8000c4e:	4301      	orrs	r1, r0
 8000c50:	2a95      	cmp	r2, #149	; 0x95
 8000c52:	dc07      	bgt.n	8000c64 <__aeabi_f2iz+0x34>
 8000c54:	2096      	movs	r0, #150	; 0x96
 8000c56:	1a82      	subs	r2, r0, r2
 8000c58:	40d1      	lsrs	r1, r2
 8000c5a:	4248      	negs	r0, r1
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d1f3      	bne.n	8000c48 <__aeabi_f2iz+0x18>
 8000c60:	0008      	movs	r0, r1
 8000c62:	e7f1      	b.n	8000c48 <__aeabi_f2iz+0x18>
 8000c64:	3a96      	subs	r2, #150	; 0x96
 8000c66:	4091      	lsls	r1, r2
 8000c68:	e7f7      	b.n	8000c5a <__aeabi_f2iz+0x2a>
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	7fffffff 	.word	0x7fffffff

08000c70 <__aeabi_i2f>:
 8000c70:	b570      	push	{r4, r5, r6, lr}
 8000c72:	2800      	cmp	r0, #0
 8000c74:	d013      	beq.n	8000c9e <__aeabi_i2f+0x2e>
 8000c76:	17c3      	asrs	r3, r0, #31
 8000c78:	18c5      	adds	r5, r0, r3
 8000c7a:	405d      	eors	r5, r3
 8000c7c:	0fc4      	lsrs	r4, r0, #31
 8000c7e:	0028      	movs	r0, r5
 8000c80:	f000 f878 	bl	8000d74 <__clzsi2>
 8000c84:	239e      	movs	r3, #158	; 0x9e
 8000c86:	0001      	movs	r1, r0
 8000c88:	1a1b      	subs	r3, r3, r0
 8000c8a:	2b96      	cmp	r3, #150	; 0x96
 8000c8c:	dc0f      	bgt.n	8000cae <__aeabi_i2f+0x3e>
 8000c8e:	2808      	cmp	r0, #8
 8000c90:	dd01      	ble.n	8000c96 <__aeabi_i2f+0x26>
 8000c92:	3908      	subs	r1, #8
 8000c94:	408d      	lsls	r5, r1
 8000c96:	026d      	lsls	r5, r5, #9
 8000c98:	0a6d      	lsrs	r5, r5, #9
 8000c9a:	b2d8      	uxtb	r0, r3
 8000c9c:	e002      	b.n	8000ca4 <__aeabi_i2f+0x34>
 8000c9e:	2400      	movs	r4, #0
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	2500      	movs	r5, #0
 8000ca4:	05c0      	lsls	r0, r0, #23
 8000ca6:	4328      	orrs	r0, r5
 8000ca8:	07e4      	lsls	r4, r4, #31
 8000caa:	4320      	orrs	r0, r4
 8000cac:	bd70      	pop	{r4, r5, r6, pc}
 8000cae:	2b99      	cmp	r3, #153	; 0x99
 8000cb0:	dd0b      	ble.n	8000cca <__aeabi_i2f+0x5a>
 8000cb2:	2205      	movs	r2, #5
 8000cb4:	002e      	movs	r6, r5
 8000cb6:	1a12      	subs	r2, r2, r0
 8000cb8:	40d6      	lsrs	r6, r2
 8000cba:	0002      	movs	r2, r0
 8000cbc:	321b      	adds	r2, #27
 8000cbe:	4095      	lsls	r5, r2
 8000cc0:	0028      	movs	r0, r5
 8000cc2:	1e45      	subs	r5, r0, #1
 8000cc4:	41a8      	sbcs	r0, r5
 8000cc6:	0035      	movs	r5, r6
 8000cc8:	4305      	orrs	r5, r0
 8000cca:	2905      	cmp	r1, #5
 8000ccc:	dd01      	ble.n	8000cd2 <__aeabi_i2f+0x62>
 8000cce:	1f4a      	subs	r2, r1, #5
 8000cd0:	4095      	lsls	r5, r2
 8000cd2:	002a      	movs	r2, r5
 8000cd4:	4e08      	ldr	r6, [pc, #32]	; (8000cf8 <__aeabi_i2f+0x88>)
 8000cd6:	4032      	ands	r2, r6
 8000cd8:	0768      	lsls	r0, r5, #29
 8000cda:	d009      	beq.n	8000cf0 <__aeabi_i2f+0x80>
 8000cdc:	200f      	movs	r0, #15
 8000cde:	4028      	ands	r0, r5
 8000ce0:	2804      	cmp	r0, #4
 8000ce2:	d005      	beq.n	8000cf0 <__aeabi_i2f+0x80>
 8000ce4:	3204      	adds	r2, #4
 8000ce6:	0150      	lsls	r0, r2, #5
 8000ce8:	d502      	bpl.n	8000cf0 <__aeabi_i2f+0x80>
 8000cea:	239f      	movs	r3, #159	; 0x9f
 8000cec:	4032      	ands	r2, r6
 8000cee:	1a5b      	subs	r3, r3, r1
 8000cf0:	0192      	lsls	r2, r2, #6
 8000cf2:	0a55      	lsrs	r5, r2, #9
 8000cf4:	b2d8      	uxtb	r0, r3
 8000cf6:	e7d5      	b.n	8000ca4 <__aeabi_i2f+0x34>
 8000cf8:	fbffffff 	.word	0xfbffffff

08000cfc <__aeabi_ui2f>:
 8000cfc:	b570      	push	{r4, r5, r6, lr}
 8000cfe:	1e05      	subs	r5, r0, #0
 8000d00:	d00e      	beq.n	8000d20 <__aeabi_ui2f+0x24>
 8000d02:	f000 f837 	bl	8000d74 <__clzsi2>
 8000d06:	239e      	movs	r3, #158	; 0x9e
 8000d08:	0004      	movs	r4, r0
 8000d0a:	1a1b      	subs	r3, r3, r0
 8000d0c:	2b96      	cmp	r3, #150	; 0x96
 8000d0e:	dc0c      	bgt.n	8000d2a <__aeabi_ui2f+0x2e>
 8000d10:	2808      	cmp	r0, #8
 8000d12:	dd01      	ble.n	8000d18 <__aeabi_ui2f+0x1c>
 8000d14:	3c08      	subs	r4, #8
 8000d16:	40a5      	lsls	r5, r4
 8000d18:	026d      	lsls	r5, r5, #9
 8000d1a:	0a6d      	lsrs	r5, r5, #9
 8000d1c:	b2d8      	uxtb	r0, r3
 8000d1e:	e001      	b.n	8000d24 <__aeabi_ui2f+0x28>
 8000d20:	2000      	movs	r0, #0
 8000d22:	2500      	movs	r5, #0
 8000d24:	05c0      	lsls	r0, r0, #23
 8000d26:	4328      	orrs	r0, r5
 8000d28:	bd70      	pop	{r4, r5, r6, pc}
 8000d2a:	2b99      	cmp	r3, #153	; 0x99
 8000d2c:	dd09      	ble.n	8000d42 <__aeabi_ui2f+0x46>
 8000d2e:	0002      	movs	r2, r0
 8000d30:	0029      	movs	r1, r5
 8000d32:	321b      	adds	r2, #27
 8000d34:	4091      	lsls	r1, r2
 8000d36:	1e4a      	subs	r2, r1, #1
 8000d38:	4191      	sbcs	r1, r2
 8000d3a:	2205      	movs	r2, #5
 8000d3c:	1a12      	subs	r2, r2, r0
 8000d3e:	40d5      	lsrs	r5, r2
 8000d40:	430d      	orrs	r5, r1
 8000d42:	2c05      	cmp	r4, #5
 8000d44:	dd01      	ble.n	8000d4a <__aeabi_ui2f+0x4e>
 8000d46:	1f62      	subs	r2, r4, #5
 8000d48:	4095      	lsls	r5, r2
 8000d4a:	0029      	movs	r1, r5
 8000d4c:	4e08      	ldr	r6, [pc, #32]	; (8000d70 <__aeabi_ui2f+0x74>)
 8000d4e:	4031      	ands	r1, r6
 8000d50:	076a      	lsls	r2, r5, #29
 8000d52:	d009      	beq.n	8000d68 <__aeabi_ui2f+0x6c>
 8000d54:	200f      	movs	r0, #15
 8000d56:	4028      	ands	r0, r5
 8000d58:	2804      	cmp	r0, #4
 8000d5a:	d005      	beq.n	8000d68 <__aeabi_ui2f+0x6c>
 8000d5c:	3104      	adds	r1, #4
 8000d5e:	014a      	lsls	r2, r1, #5
 8000d60:	d502      	bpl.n	8000d68 <__aeabi_ui2f+0x6c>
 8000d62:	239f      	movs	r3, #159	; 0x9f
 8000d64:	4031      	ands	r1, r6
 8000d66:	1b1b      	subs	r3, r3, r4
 8000d68:	0189      	lsls	r1, r1, #6
 8000d6a:	0a4d      	lsrs	r5, r1, #9
 8000d6c:	b2d8      	uxtb	r0, r3
 8000d6e:	e7d9      	b.n	8000d24 <__aeabi_ui2f+0x28>
 8000d70:	fbffffff 	.word	0xfbffffff

08000d74 <__clzsi2>:
 8000d74:	211c      	movs	r1, #28
 8000d76:	2301      	movs	r3, #1
 8000d78:	041b      	lsls	r3, r3, #16
 8000d7a:	4298      	cmp	r0, r3
 8000d7c:	d301      	bcc.n	8000d82 <__clzsi2+0xe>
 8000d7e:	0c00      	lsrs	r0, r0, #16
 8000d80:	3910      	subs	r1, #16
 8000d82:	0a1b      	lsrs	r3, r3, #8
 8000d84:	4298      	cmp	r0, r3
 8000d86:	d301      	bcc.n	8000d8c <__clzsi2+0x18>
 8000d88:	0a00      	lsrs	r0, r0, #8
 8000d8a:	3908      	subs	r1, #8
 8000d8c:	091b      	lsrs	r3, r3, #4
 8000d8e:	4298      	cmp	r0, r3
 8000d90:	d301      	bcc.n	8000d96 <__clzsi2+0x22>
 8000d92:	0900      	lsrs	r0, r0, #4
 8000d94:	3904      	subs	r1, #4
 8000d96:	a202      	add	r2, pc, #8	; (adr r2, 8000da0 <__clzsi2+0x2c>)
 8000d98:	5c10      	ldrb	r0, [r2, r0]
 8000d9a:	1840      	adds	r0, r0, r1
 8000d9c:	4770      	bx	lr
 8000d9e:	46c0      	nop			; (mov r8, r8)
 8000da0:	02020304 	.word	0x02020304
 8000da4:	01010101 	.word	0x01010101
	...

08000db0 <app_main>:
uint32_t weight = 0;
uint32_t dist = 0;


void app_main(void)
{
 8000db0:	b590      	push	{r4, r7, lr}
 8000db2:	b087      	sub	sp, #28
 8000db4:	af06      	add	r7, sp, #24
	OLEDSemaphore = xSemaphoreCreateBinary();
 8000db6:	2203      	movs	r2, #3
 8000db8:	2100      	movs	r1, #0
 8000dba:	2001      	movs	r0, #1
 8000dbc:	f004 fa3c 	bl	8005238 <xQueueGenericCreate>
 8000dc0:	0002      	movs	r2, r0
 8000dc2:	4b25      	ldr	r3, [pc, #148]	; (8000e58 <app_main+0xa8>)
 8000dc4:	601a      	str	r2, [r3, #0]
	ReglerSemaphore = xSemaphoreCreateBinary();
 8000dc6:	2203      	movs	r2, #3
 8000dc8:	2100      	movs	r1, #0
 8000dca:	2001      	movs	r0, #1
 8000dcc:	f004 fa34 	bl	8005238 <xQueueGenericCreate>
 8000dd0:	0002      	movs	r2, r0
 8000dd2:	4b22      	ldr	r3, [pc, #136]	; (8000e5c <app_main+0xac>)
 8000dd4:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000dd6:	4b22      	ldr	r3, [pc, #136]	; (8000e60 <app_main+0xb0>)
 8000dd8:	2201      	movs	r2, #1
 8000dda:	2101      	movs	r1, #1
 8000ddc:	0018      	movs	r0, r3
 8000dde:	f001 fc15 	bl	800260c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000de2:	4b1f      	ldr	r3, [pc, #124]	; (8000e60 <app_main+0xb0>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	2102      	movs	r1, #2
 8000de8:	0018      	movs	r0, r3
 8000dea:	f001 fc0f 	bl	800260c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8000dee:	4b1c      	ldr	r3, [pc, #112]	; (8000e60 <app_main+0xb0>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	2104      	movs	r1, #4
 8000df4:	0018      	movs	r0, r3
 8000df6:	f001 fc09 	bl	800260c <HAL_GPIO_WritePin>
	initVCNL4040(0x60<<1);
 8000dfa:	20c0      	movs	r0, #192	; 0xc0
 8000dfc:	f000 f93f 	bl	800107e <initVCNL4040>
	piregler_init(&piregler, IDLE_VALUE, 0,KP , 0, TN, LOW, HIGH, BIAS, TS);
 8000e00:	2480      	movs	r4, #128	; 0x80
 8000e02:	05e4      	lsls	r4, r4, #23
 8000e04:	2200      	movs	r2, #0
 8000e06:	4917      	ldr	r1, [pc, #92]	; (8000e64 <app_main+0xb4>)
 8000e08:	4817      	ldr	r0, [pc, #92]	; (8000e68 <app_main+0xb8>)
 8000e0a:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <app_main+0xbc>)
 8000e0c:	9305      	str	r3, [sp, #20]
 8000e0e:	2300      	movs	r3, #0
 8000e10:	9304      	str	r3, [sp, #16]
 8000e12:	4b17      	ldr	r3, [pc, #92]	; (8000e70 <app_main+0xc0>)
 8000e14:	9303      	str	r3, [sp, #12]
 8000e16:	4b17      	ldr	r3, [pc, #92]	; (8000e74 <app_main+0xc4>)
 8000e18:	9302      	str	r3, [sp, #8]
 8000e1a:	4b14      	ldr	r3, [pc, #80]	; (8000e6c <app_main+0xbc>)
 8000e1c:	9301      	str	r3, [sp, #4]
 8000e1e:	2300      	movs	r3, #0
 8000e20:	9300      	str	r3, [sp, #0]
 8000e22:	1c23      	adds	r3, r4, #0
 8000e24:	f000 f905 	bl	8001032 <piregler_init>
	//xTaskCreate(I2CTask, "I2C-Task", (configMINIMAL_STACK_SIZE + 80), NULL, (tskIDLE_PRIORITY + 2), NULL);
	//xTaskCreate(I2C2Task, "I2C2-Task", (configMINIMAL_STACK_SIZE + 80), NULL, (tskIDLE_PRIORITY + 1), NULL);
	xTaskCreate(MainTask, "Main-Task", (configMINIMAL_STACK_SIZE + 80), NULL, (tskIDLE_PRIORITY + 3), NULL);
 8000e28:	4913      	ldr	r1, [pc, #76]	; (8000e78 <app_main+0xc8>)
 8000e2a:	4814      	ldr	r0, [pc, #80]	; (8000e7c <app_main+0xcc>)
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	9301      	str	r3, [sp, #4]
 8000e30:	2303      	movs	r3, #3
 8000e32:	9300      	str	r3, [sp, #0]
 8000e34:	2300      	movs	r3, #0
 8000e36:	22d0      	movs	r2, #208	; 0xd0
 8000e38:	f004 fec8 	bl	8005bcc <xTaskCreate>
	xTaskCreate(ReglerISTTask, "Regler-Task", (configMINIMAL_STACK_SIZE + 80), NULL, (tskIDLE_PRIORITY + 4), NULL);
 8000e3c:	4910      	ldr	r1, [pc, #64]	; (8000e80 <app_main+0xd0>)
 8000e3e:	4811      	ldr	r0, [pc, #68]	; (8000e84 <app_main+0xd4>)
 8000e40:	2300      	movs	r3, #0
 8000e42:	9301      	str	r3, [sp, #4]
 8000e44:	2304      	movs	r3, #4
 8000e46:	9300      	str	r3, [sp, #0]
 8000e48:	2300      	movs	r3, #0
 8000e4a:	22d0      	movs	r2, #208	; 0xd0
 8000e4c:	f004 febe 	bl	8005bcc <xTaskCreate>
	vTaskStartScheduler();
 8000e50:	f005 f818 	bl	8005e84 <vTaskStartScheduler>
	/* The FreeRTOS scheduler should never return to here, except on out of memory at creating the idle task! */
	for (;;) ;
 8000e54:	e7fe      	b.n	8000e54 <app_main+0xa4>
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	20002204 	.word	0x20002204
 8000e5c:	200021dc 	.word	0x200021dc
 8000e60:	48000400 	.word	0x48000400
 8000e64:	43fa0000 	.word	0x43fa0000
 8000e68:	200021e0 	.word	0x200021e0
 8000e6c:	3a83126f 	.word	0x3a83126f
 8000e70:	4512e000 	.word	0x4512e000
 8000e74:	420c0000 	.word	0x420c0000
 8000e78:	08007f74 	.word	0x08007f74
 8000e7c:	08000ecd 	.word	0x08000ecd
 8000e80:	08007f80 	.word	0x08007f80
 8000e84:	08000f15 	.word	0x08000f15

08000e88 <TIM7_IRQHandler>:
}

/*
 * Timer for PIRegler
 */
void TIM7_IRQHandler(void){
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
	portBASE_TYPE higherPriorityTaskWoken = 0;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	607b      	str	r3, [r7, #4]
	if(ReglerSemaphore != NULL){
 8000e92:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <TIM7_IRQHandler+0x3c>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d006      	beq.n	8000ea8 <TIM7_IRQHandler+0x20>
		xSemaphoreGiveFromISR(ReglerSemaphore, & higherPriorityTaskWoken);
 8000e9a:	4b0a      	ldr	r3, [pc, #40]	; (8000ec4 <TIM7_IRQHandler+0x3c>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	1d3a      	adds	r2, r7, #4
 8000ea0:	0011      	movs	r1, r2
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f004 fb5a 	bl	800555c <xQueueGiveFromISR>
	}
	if (higherPriorityTaskWoken != 0){
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <TIM7_IRQHandler+0x2a>
				taskYIELD();
 8000eae:	f005 ffef 	bl	8006e90 <vPortYield>
	}
	//Clear TIM7 Update Event Flag
	TIM7->SR = ~TIM_IT_UPDATE;
 8000eb2:	4b05      	ldr	r3, [pc, #20]	; (8000ec8 <TIM7_IRQHandler+0x40>)
 8000eb4:	2202      	movs	r2, #2
 8000eb6:	4252      	negs	r2, r2
 8000eb8:	611a      	str	r2, [r3, #16]
}
 8000eba:	46c0      	nop			; (mov r8, r8)
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	b002      	add	sp, #8
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	46c0      	nop			; (mov r8, r8)
 8000ec4:	200021dc 	.word	0x200021dc
 8000ec8:	40001400 	.word	0x40001400

08000ecc <MainTask>:

static void MainTask(__attribute__ ((unused)) void *pvParameters)
{
 8000ecc:	b590      	push	{r4, r7, lr}
 8000ece:	b089      	sub	sp, #36	; 0x24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
	static uint32_t n = 0;
	char text[22];
	while (1) {


		snprintf(text, sizeof(text), "Gewicht: %d", (int)weight);
 8000ed4:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <MainTask+0x3c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a0c      	ldr	r2, [pc, #48]	; (8000f0c <MainTask+0x40>)
 8000eda:	2408      	movs	r4, #8
 8000edc:	1938      	adds	r0, r7, r4
 8000ede:	2116      	movs	r1, #22
 8000ee0:	f006 fc1e 	bl	8007720 <sniprintf>


		//ssd1306_SetCursor(OLED_BORDER_OFFSET, (line-1)*OLED_LINE_HEIGHT+OLED_BORDER_OFFSET);
		ssd1306_Fill(White);
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f006 fa55 	bl	8007394 <ssd1306_Fill>
		ssd1306_WriteString(text,  Font_6x8, Black);
 8000eea:	4a09      	ldr	r2, [pc, #36]	; (8000f10 <MainTask+0x44>)
 8000eec:	1938      	adds	r0, r7, r4
 8000eee:	2300      	movs	r3, #0
 8000ef0:	6811      	ldr	r1, [r2, #0]
 8000ef2:	6852      	ldr	r2, [r2, #4]
 8000ef4:	f006 fb9c 	bl	8007630 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000ef8:	f006 fa70 	bl	80073dc <ssd1306_UpdateScreen>


		//oled_printf(*text, 1, Black);
		//snprintf(text, sizeof(text), "Dist: %d", (int)dist);
		//oled_printf(*text, 1, Black);
		HAL_Delay(2000);
 8000efc:	23fa      	movs	r3, #250	; 0xfa
 8000efe:	00db      	lsls	r3, r3, #3
 8000f00:	0018      	movs	r0, r3
 8000f02:	f000 fedb 	bl	8001cbc <HAL_Delay>
		snprintf(text, sizeof(text), "Gewicht: %d", (int)weight);
 8000f06:	e7e5      	b.n	8000ed4 <MainTask+0x8>
 8000f08:	20000098 	.word	0x20000098
 8000f0c:	08007f8c 	.word	0x08007f8c
 8000f10:	20000010 	.word	0x20000010

08000f14 <ReglerISTTask>:
	}

}

static void ReglerISTTask(__attribute__ ((unused)) void *pvParameters)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	static int32_t data = 0;
	while (1) {
		if(xSemaphoreTakeFromISR(ReglerSemaphore,100) == pdTRUE){
 8000f1c:	4b18      	ldr	r3, [pc, #96]	; (8000f80 <ReglerISTTask+0x6c>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	2264      	movs	r2, #100	; 0x64
 8000f22:	2100      	movs	r1, #0
 8000f24:	0018      	movs	r0, r3
 8000f26:	f004 fc33 	bl	8005790 <xQueueReceiveFromISR>
 8000f2a:	0003      	movs	r3, r0
 8000f2c:	2b01      	cmp	r3, #1
 8000f2e:	d11e      	bne.n	8000f6e <ReglerISTTask+0x5a>
			data = readVCNL4040(0x60<<1, 0x08);
 8000f30:	2108      	movs	r1, #8
 8000f32:	20c0      	movs	r0, #192	; 0xc0
 8000f34:	f000 f8fc 	bl	8001130 <readVCNL4040>
 8000f38:	0002      	movs	r2, r0
 8000f3a:	4b12      	ldr	r3, [pc, #72]	; (8000f84 <ReglerISTTask+0x70>)
 8000f3c:	601a      	str	r2, [r3, #0]
			dist = data;
 8000f3e:	4b11      	ldr	r3, [pc, #68]	; (8000f84 <ReglerISTTask+0x70>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	001a      	movs	r2, r3
 8000f44:	4b10      	ldr	r3, [pc, #64]	; (8000f88 <ReglerISTTask+0x74>)
 8000f46:	601a      	str	r2, [r3, #0]
			//dist = IDLE_VALUE-data; //inv
			piregler.val = (float)data;
 8000f48:	4b0e      	ldr	r3, [pc, #56]	; (8000f84 <ReglerISTTask+0x70>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	f7ff fe8f 	bl	8000c70 <__aeabi_i2f>
 8000f52:	1c02      	adds	r2, r0, #0
 8000f54:	4b0d      	ldr	r3, [pc, #52]	; (8000f8c <ReglerISTTask+0x78>)
 8000f56:	605a      	str	r2, [r3, #4]

			user_pwm_setvalue(dist/10);
 8000f58:	4b0b      	ldr	r3, [pc, #44]	; (8000f88 <ReglerISTTask+0x74>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	210a      	movs	r1, #10
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f7ff f8dc 	bl	800011c <__udivsi3>
 8000f64:	0003      	movs	r3, r0
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	0018      	movs	r0, r3
 8000f6a:	f000 f811 	bl	8000f90 <user_pwm_setvalue>
			//user_pwm_setvalue(dist);
			//user_pwm_setvalue(ctl_pi(&piregler)); //0 -2000
		}
		xSemaphoreGive(ReglerSemaphore);
 8000f6e:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <ReglerISTTask+0x6c>)
 8000f70:	6818      	ldr	r0, [r3, #0]
 8000f72:	2300      	movs	r3, #0
 8000f74:	2200      	movs	r2, #0
 8000f76:	2100      	movs	r1, #0
 8000f78:	f004 f9bb 	bl	80052f2 <xQueueGenericSend>
		if(xSemaphoreTakeFromISR(ReglerSemaphore,100) == pdTRUE){
 8000f7c:	e7ce      	b.n	8000f1c <ReglerISTTask+0x8>
 8000f7e:	46c0      	nop			; (mov r8, r8)
 8000f80:	200021dc 	.word	0x200021dc
 8000f84:	200000a0 	.word	0x200000a0
 8000f88:	2000009c 	.word	0x2000009c
 8000f8c:	200021e0 	.word	0x200021e0

08000f90 <user_pwm_setvalue>:
	}
}

static void user_pwm_setvalue(uint16_t value)
{
 8000f90:	b590      	push	{r4, r7, lr}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	0002      	movs	r2, r0
 8000f98:	1dbb      	adds	r3, r7, #6
 8000f9a:	801a      	strh	r2, [r3, #0]
	float res = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60fb      	str	r3, [r7, #12]
	res = (float)value-LOW;
 8000fa0:	1dbb      	adds	r3, r7, #6
 8000fa2:	881b      	ldrh	r3, [r3, #0]
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	f7ff fea9 	bl	8000cfc <__aeabi_ui2f>
 8000faa:	1c03      	adds	r3, r0, #0
 8000fac:	4912      	ldr	r1, [pc, #72]	; (8000ff8 <user_pwm_setvalue+0x68>)
 8000fae:	1c18      	adds	r0, r3, #0
 8000fb0:	f7ff fc76 	bl	80008a0 <__aeabi_fsub>
 8000fb4:	1c03      	adds	r3, r0, #0
 8000fb6:	60fb      	str	r3, [r7, #12]
	res = res / (HIGH-LOW);
 8000fb8:	4910      	ldr	r1, [pc, #64]	; (8000ffc <user_pwm_setvalue+0x6c>)
 8000fba:	68f8      	ldr	r0, [r7, #12]
 8000fbc:	f7ff f98c 	bl	80002d8 <__aeabi_fdiv>
 8000fc0:	1c03      	adds	r3, r0, #0
 8000fc2:	60fb      	str	r3, [r7, #12]
	res = res * PWM_MAX_VAL;
 8000fc4:	490e      	ldr	r1, [pc, #56]	; (8001000 <user_pwm_setvalue+0x70>)
 8000fc6:	68f8      	ldr	r0, [r7, #12]
 8000fc8:	f7ff fb50 	bl	800066c <__aeabi_fmul>
 8000fcc:	1c03      	adds	r3, r0, #0
 8000fce:	60fb      	str	r3, [r7, #12]
	value = (uint16_t)res;
 8000fd0:	1dbc      	adds	r4, r7, #6
 8000fd2:	68f8      	ldr	r0, [r7, #12]
 8000fd4:	f7ff f968 	bl	80002a8 <__aeabi_f2uiz>
 8000fd8:	0003      	movs	r3, r0
 8000fda:	8023      	strh	r3, [r4, #0]

	//value = (uint16_t)((float)value-LOW)/(HIGH-LOW)*PWM_MAX_VAL;
	TIM1->CCR4 = 2000;
 8000fdc:	4b09      	ldr	r3, [pc, #36]	; (8001004 <user_pwm_setvalue+0x74>)
 8000fde:	22fa      	movs	r2, #250	; 0xfa
 8000fe0:	00d2      	lsls	r2, r2, #3
 8000fe2:	641a      	str	r2, [r3, #64]	; 0x40
	calc_weight(value);
 8000fe4:	1dbb      	adds	r3, r7, #6
 8000fe6:	881b      	ldrh	r3, [r3, #0]
 8000fe8:	0018      	movs	r0, r3
 8000fea:	f000 f80d 	bl	8001008 <calc_weight>
}
 8000fee:	46c0      	nop			; (mov r8, r8)
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	b005      	add	sp, #20
 8000ff4:	bd90      	pop	{r4, r7, pc}
 8000ff6:	46c0      	nop			; (mov r8, r8)
 8000ff8:	420c0000 	.word	0x420c0000
 8000ffc:	4510b000 	.word	0x4510b000
 8001000:	44fa0000 	.word	0x44fa0000
 8001004:	40012c00 	.word	0x40012c00

08001008 <calc_weight>:

static void calc_weight(uint16_t value){
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	0002      	movs	r2, r0
 8001010:	1dbb      	adds	r3, r7, #6
 8001012:	801a      	strh	r2, [r3, #0]
	weight = value;
 8001014:	1dbb      	adds	r3, r7, #6
 8001016:	881a      	ldrh	r2, [r3, #0]
 8001018:	4b02      	ldr	r3, [pc, #8]	; (8001024 <calc_weight+0x1c>)
 800101a:	601a      	str	r2, [r3, #0]
}
 800101c:	46c0      	nop			; (mov r8, r8)
 800101e:	46bd      	mov	sp, r7
 8001020:	b002      	add	sp, #8
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20000098 	.word	0x20000098

08001028 <EXTI2_3_IRQHandler>:

void EXTI2_3_IRQHandler(void) {
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
	//Input Taster and set uint and tara
}
 800102c:	46c0      	nop			; (mov r8, r8)
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <piregler_init>:
#include <stdbool.h>

static float integrate(S_piregler *me);
static float limit(float val, float highlim, float lowlim);

void piregler_init(S_piregler *me, float idlevalue, float val, float kp, float mem, float tn, float low, float high, float bias, float ts){
 8001032:	b580      	push	{r7, lr}
 8001034:	b084      	sub	sp, #16
 8001036:	af00      	add	r7, sp, #0
 8001038:	60f8      	str	r0, [r7, #12]
 800103a:	60b9      	str	r1, [r7, #8]
 800103c:	607a      	str	r2, [r7, #4]
 800103e:	603b      	str	r3, [r7, #0]
	me->idlevalue = idlevalue;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	68ba      	ldr	r2, [r7, #8]
 8001044:	601a      	str	r2, [r3, #0]
	me->val =  val;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	687a      	ldr	r2, [r7, #4]
 800104a:	605a      	str	r2, [r3, #4]
	me->kp =  kp;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	683a      	ldr	r2, [r7, #0]
 8001050:	609a      	str	r2, [r3, #8]
	me->mem =  mem;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	60da      	str	r2, [r3, #12]
	me->tn =  tn;
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	69fa      	ldr	r2, [r7, #28]
 800105c:	611a      	str	r2, [r3, #16]
	me->low =  low;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	6a3a      	ldr	r2, [r7, #32]
 8001062:	615a      	str	r2, [r3, #20]
	me->high =  high;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001068:	619a      	str	r2, [r3, #24]
	me->bias =  bias;
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800106e:	61da      	str	r2, [r3, #28]
	me->ts =  ts;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001074:	621a      	str	r2, [r3, #32]
}
 8001076:	46c0      	nop			; (mov r8, r8)
 8001078:	46bd      	mov	sp, r7
 800107a:	b004      	add	sp, #16
 800107c:	bd80      	pop	{r7, pc}

0800107e <initVCNL4040>:
#include "task.h"
#include "stm32f0xx_hal.h"

extern I2C_HandleTypeDef hi2c1;

void initVCNL4040(uint8_t addr){
 800107e:	b580      	push	{r7, lr}
 8001080:	b082      	sub	sp, #8
 8001082:	af00      	add	r7, sp, #0
 8001084:	0002      	movs	r2, r0
 8001086:	1dfb      	adds	r3, r7, #7
 8001088:	701a      	strb	r2, [r3, #0]

	writeVCNL4040(addr,0x04, 0b00010011, 0b00000111); // PS_CONF3_L & PS_MS
 800108a:	1dfb      	adds	r3, r7, #7
 800108c:	7818      	ldrb	r0, [r3, #0]
 800108e:	2307      	movs	r3, #7
 8001090:	2213      	movs	r2, #19
 8001092:	2104      	movs	r1, #4
 8001094:	f000 f80c 	bl	80010b0 <writeVCNL4040>
	writeVCNL4040(addr,0x03, 0b11001110, 0b00001000); // PS_CONF1_L & PS_CONF2_H
 8001098:	1dfb      	adds	r3, r7, #7
 800109a:	7818      	ldrb	r0, [r3, #0]
 800109c:	2308      	movs	r3, #8
 800109e:	22ce      	movs	r2, #206	; 0xce
 80010a0:	2103      	movs	r1, #3
 80010a2:	f000 f805 	bl	80010b0 <writeVCNL4040>

}
 80010a6:	46c0      	nop			; (mov r8, r8)
 80010a8:	46bd      	mov	sp, r7
 80010aa:	b002      	add	sp, #8
 80010ac:	bd80      	pop	{r7, pc}
	...

080010b0 <writeVCNL4040>:

bool writeVCNL4040(uint8_t addr, uint8_t command, uint8_t lowbyte, uint8_t highbyte){
 80010b0:	b5b0      	push	{r4, r5, r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af02      	add	r7, sp, #8
 80010b6:	0005      	movs	r5, r0
 80010b8:	000c      	movs	r4, r1
 80010ba:	0010      	movs	r0, r2
 80010bc:	0019      	movs	r1, r3
 80010be:	1dfb      	adds	r3, r7, #7
 80010c0:	1c2a      	adds	r2, r5, #0
 80010c2:	701a      	strb	r2, [r3, #0]
 80010c4:	1dbb      	adds	r3, r7, #6
 80010c6:	1c22      	adds	r2, r4, #0
 80010c8:	701a      	strb	r2, [r3, #0]
 80010ca:	1d7b      	adds	r3, r7, #5
 80010cc:	1c02      	adds	r2, r0, #0
 80010ce:	701a      	strb	r2, [r3, #0]
 80010d0:	1d3b      	adds	r3, r7, #4
 80010d2:	1c0a      	adds	r2, r1, #0
 80010d4:	701a      	strb	r2, [r3, #0]
	static HAL_StatusTypeDef ret;
	static uint8_t data[3];
	data[0] = command;
 80010d6:	4b13      	ldr	r3, [pc, #76]	; (8001124 <writeVCNL4040+0x74>)
 80010d8:	1dba      	adds	r2, r7, #6
 80010da:	7812      	ldrb	r2, [r2, #0]
 80010dc:	701a      	strb	r2, [r3, #0]
	data[1] = lowbyte;
 80010de:	4b11      	ldr	r3, [pc, #68]	; (8001124 <writeVCNL4040+0x74>)
 80010e0:	1d7a      	adds	r2, r7, #5
 80010e2:	7812      	ldrb	r2, [r2, #0]
 80010e4:	705a      	strb	r2, [r3, #1]
	data[2] = highbyte;
 80010e6:	4b0f      	ldr	r3, [pc, #60]	; (8001124 <writeVCNL4040+0x74>)
 80010e8:	1d3a      	adds	r2, r7, #4
 80010ea:	7812      	ldrb	r2, [r2, #0]
 80010ec:	709a      	strb	r2, [r3, #2]
    ret = HAL_I2C_Master_Transmit(&hi2c1, addr, data, 3, HAL_MAX_DELAY);
 80010ee:	1dfb      	adds	r3, r7, #7
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	b299      	uxth	r1, r3
 80010f4:	4a0b      	ldr	r2, [pc, #44]	; (8001124 <writeVCNL4040+0x74>)
 80010f6:	480c      	ldr	r0, [pc, #48]	; (8001128 <writeVCNL4040+0x78>)
 80010f8:	2301      	movs	r3, #1
 80010fa:	425b      	negs	r3, r3
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	2303      	movs	r3, #3
 8001100:	f001 fb38 	bl	8002774 <HAL_I2C_Master_Transmit>
 8001104:	0003      	movs	r3, r0
 8001106:	001a      	movs	r2, r3
 8001108:	4b08      	ldr	r3, [pc, #32]	; (800112c <writeVCNL4040+0x7c>)
 800110a:	701a      	strb	r2, [r3, #0]
    if(ret != HAL_OK){
 800110c:	4b07      	ldr	r3, [pc, #28]	; (800112c <writeVCNL4040+0x7c>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <writeVCNL4040+0x68>
	   return (false); //Sensor did not ACK
 8001114:	2300      	movs	r3, #0
 8001116:	e000      	b.n	800111a <writeVCNL4040+0x6a>
    }
    return true;
 8001118:	2301      	movs	r3, #1
}
 800111a:	0018      	movs	r0, r3
 800111c:	46bd      	mov	sp, r7
 800111e:	b002      	add	sp, #8
 8001120:	bdb0      	pop	{r4, r5, r7, pc}
 8001122:	46c0      	nop			; (mov r8, r8)
 8001124:	200000a4 	.word	0x200000a4
 8001128:	2000220c 	.word	0x2000220c
 800112c:	200000a7 	.word	0x200000a7

08001130 <readVCNL4040>:

int32_t readVCNL4040(uint8_t addr, uint8_t command){
 8001130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001132:	b089      	sub	sp, #36	; 0x24
 8001134:	af04      	add	r7, sp, #16
 8001136:	0002      	movs	r2, r0
 8001138:	1dfb      	adds	r3, r7, #7
 800113a:	701a      	strb	r2, [r3, #0]
 800113c:	1dbb      	adds	r3, r7, #6
 800113e:	1c0a      	adds	r2, r1, #0
 8001140:	701a      	strb	r2, [r3, #0]

	uint16_t MemoryAdresse = (command<<8) + (addr+1);
 8001142:	1dbb      	adds	r3, r7, #6
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	b29b      	uxth	r3, r3
 8001148:	021b      	lsls	r3, r3, #8
 800114a:	b29a      	uxth	r2, r3
 800114c:	1dfb      	adds	r3, r7, #7
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b29b      	uxth	r3, r3
 8001152:	18d3      	adds	r3, r2, r3
 8001154:	b29a      	uxth	r2, r3
 8001156:	200e      	movs	r0, #14
 8001158:	183b      	adds	r3, r7, r0
 800115a:	3201      	adds	r2, #1
 800115c:	801a      	strh	r2, [r3, #0]
	uint8_t databuf[2] = {0x00, 0x00};
 800115e:	2508      	movs	r5, #8
 8001160:	197b      	adds	r3, r7, r5
 8001162:	2200      	movs	r2, #0
 8001164:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(&hi2c1, addr, MemoryAdresse, 2, databuf, 2, HAL_MAX_DELAY);
 8001166:	1dfb      	adds	r3, r7, #7
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	b299      	uxth	r1, r3
 800116c:	260d      	movs	r6, #13
 800116e:	19bc      	adds	r4, r7, r6
 8001170:	183b      	adds	r3, r7, r0
 8001172:	881a      	ldrh	r2, [r3, #0]
 8001174:	4813      	ldr	r0, [pc, #76]	; (80011c4 <readVCNL4040+0x94>)
 8001176:	2301      	movs	r3, #1
 8001178:	425b      	negs	r3, r3
 800117a:	9302      	str	r3, [sp, #8]
 800117c:	2302      	movs	r3, #2
 800117e:	9301      	str	r3, [sp, #4]
 8001180:	197b      	adds	r3, r7, r5
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	2302      	movs	r3, #2
 8001186:	f001 fd2b 	bl	8002be0 <HAL_I2C_Mem_Read>
 800118a:	0003      	movs	r3, r0
 800118c:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) //Send a restart command. Do not release bus.
 800118e:	19bb      	adds	r3, r7, r6
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d002      	beq.n	800119c <readVCNL4040+0x6c>
    {
      return (-1); //Sensor did not ACK
 8001196:	2301      	movs	r3, #1
 8001198:	425b      	negs	r3, r3
 800119a:	e00e      	b.n	80011ba <readVCNL4040+0x8a>
    }
    if(ret == HAL_OK)
 800119c:	230d      	movs	r3, #13
 800119e:	18fb      	adds	r3, r7, r3
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d107      	bne.n	80011b6 <readVCNL4040+0x86>
    {
    	return((databuf[1]<<8) + databuf[0]);
 80011a6:	2208      	movs	r2, #8
 80011a8:	18bb      	adds	r3, r7, r2
 80011aa:	785b      	ldrb	r3, [r3, #1]
 80011ac:	021b      	lsls	r3, r3, #8
 80011ae:	18ba      	adds	r2, r7, r2
 80011b0:	7812      	ldrb	r2, [r2, #0]
 80011b2:	189b      	adds	r3, r3, r2
 80011b4:	e001      	b.n	80011ba <readVCNL4040+0x8a>
    }
     return (-1); //Sensor did not respond
 80011b6:	2301      	movs	r3, #1
 80011b8:	425b      	negs	r3, r3
}
 80011ba:	0018      	movs	r0, r3
 80011bc:	46bd      	mov	sp, r7
 80011be:	b005      	add	sp, #20
 80011c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011c2:	46c0      	nop			; (mov r8, r8)
 80011c4:	2000220c 	.word	0x2000220c

080011c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011cc:	f000 fd12 	bl	8001bf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d0:	f000 f838 	bl	8001244 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011d4:	f000 fa88 	bl	80016e8 <MX_GPIO_Init>
  MX_ADC_Init();
 80011d8:	f000 f8b2 	bl	8001340 <MX_ADC_Init>
  MX_TIM1_Init();
 80011dc:	f000 f98e 	bl	80014fc <MX_TIM1_Init>
  MX_I2C2_Init();
 80011e0:	f000 f94c 	bl	800147c <MX_I2C2_Init>
  MX_TIM6_Init();
 80011e4:	f000 fa3c 	bl	8001660 <MX_TIM6_Init>
  MX_TIM7_Init();
 80011e8:	f000 fa5c 	bl	80016a4 <MX_TIM7_Init>
  MX_I2C1_Init();
 80011ec:	f000 f904 	bl	80013f8 <MX_I2C1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80011f0:	f000 f890 	bl	8001314 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80011f4:	4b0d      	ldr	r3, [pc, #52]	; (800122c <main+0x64>)
 80011f6:	210c      	movs	r1, #12
 80011f8:	0018      	movs	r0, r3
 80011fa:	f002 ff77 	bl	80040ec <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim6);
 80011fe:	4b0c      	ldr	r3, [pc, #48]	; (8001230 <main+0x68>)
 8001200:	0018      	movs	r0, r3
 8001202:	f002 fe8b 	bl	8003f1c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim7);
 8001206:	4b0b      	ldr	r3, [pc, #44]	; (8001234 <main+0x6c>)
 8001208:	0018      	movs	r0, r3
 800120a:	f002 fecb 	bl	8003fa4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800120e:	f003 fd9f 	bl	8004d50 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001212:	4a09      	ldr	r2, [pc, #36]	; (8001238 <main+0x70>)
 8001214:	4b09      	ldr	r3, [pc, #36]	; (800123c <main+0x74>)
 8001216:	2100      	movs	r1, #0
 8001218:	0018      	movs	r0, r3
 800121a:	f003 fdc5 	bl	8004da8 <osThreadNew>
 800121e:	0002      	movs	r2, r0
 8001220:	4b07      	ldr	r3, [pc, #28]	; (8001240 <main+0x78>)
 8001222:	601a      	str	r2, [r3, #0]
  osKernelStart();

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  app_main();
 8001224:	f7ff fdc4 	bl	8000db0 <app_main>
  while (1)
 8001228:	e7fe      	b.n	8001228 <main+0x60>
 800122a:	46c0      	nop			; (mov r8, r8)
 800122c:	200022ec 	.word	0x200022ec
 8001230:	200022a4 	.word	0x200022a4
 8001234:	20002374 	.word	0x20002374
 8001238:	0800809c 	.word	0x0800809c
 800123c:	080017e1 	.word	0x080017e1
 8001240:	20002208 	.word	0x20002208

08001244 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001244:	b590      	push	{r4, r7, lr}
 8001246:	b097      	sub	sp, #92	; 0x5c
 8001248:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800124a:	2428      	movs	r4, #40	; 0x28
 800124c:	193b      	adds	r3, r7, r4
 800124e:	0018      	movs	r0, r3
 8001250:	2330      	movs	r3, #48	; 0x30
 8001252:	001a      	movs	r2, r3
 8001254:	2100      	movs	r1, #0
 8001256:	f006 fa5b 	bl	8007710 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800125a:	2318      	movs	r3, #24
 800125c:	18fb      	adds	r3, r7, r3
 800125e:	0018      	movs	r0, r3
 8001260:	2310      	movs	r3, #16
 8001262:	001a      	movs	r2, r3
 8001264:	2100      	movs	r1, #0
 8001266:	f006 fa53 	bl	8007710 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	0018      	movs	r0, r3
 800126e:	2314      	movs	r3, #20
 8001270:	001a      	movs	r2, r3
 8001272:	2100      	movs	r1, #0
 8001274:	f006 fa4c 	bl	8007710 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8001278:	0021      	movs	r1, r4
 800127a:	187b      	adds	r3, r7, r1
 800127c:	2212      	movs	r2, #18
 800127e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001280:	187b      	adds	r3, r7, r1
 8001282:	2201      	movs	r2, #1
 8001284:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001286:	187b      	adds	r3, r7, r1
 8001288:	2201      	movs	r2, #1
 800128a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800128c:	187b      	adds	r3, r7, r1
 800128e:	2210      	movs	r2, #16
 8001290:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8001292:	187b      	adds	r3, r7, r1
 8001294:	2210      	movs	r2, #16
 8001296:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001298:	187b      	adds	r3, r7, r1
 800129a:	2202      	movs	r2, #2
 800129c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800129e:	187b      	adds	r3, r7, r1
 80012a0:	2280      	movs	r2, #128	; 0x80
 80012a2:	0212      	lsls	r2, r2, #8
 80012a4:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80012a6:	187b      	adds	r3, r7, r1
 80012a8:	2280      	movs	r2, #128	; 0x80
 80012aa:	0352      	lsls	r2, r2, #13
 80012ac:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80012ae:	187b      	adds	r3, r7, r1
 80012b0:	2200      	movs	r2, #0
 80012b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b4:	187b      	adds	r3, r7, r1
 80012b6:	0018      	movs	r0, r3
 80012b8:	f002 f8b0 	bl	800341c <HAL_RCC_OscConfig>
 80012bc:	1e03      	subs	r3, r0, #0
 80012be:	d001      	beq.n	80012c4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80012c0:	f000 fa96 	bl	80017f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c4:	2118      	movs	r1, #24
 80012c6:	187b      	adds	r3, r7, r1
 80012c8:	2207      	movs	r2, #7
 80012ca:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012cc:	187b      	adds	r3, r7, r1
 80012ce:	2202      	movs	r2, #2
 80012d0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012d2:	187b      	adds	r3, r7, r1
 80012d4:	2200      	movs	r2, #0
 80012d6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012d8:	187b      	adds	r3, r7, r1
 80012da:	2200      	movs	r2, #0
 80012dc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80012de:	187b      	adds	r3, r7, r1
 80012e0:	2101      	movs	r1, #1
 80012e2:	0018      	movs	r0, r3
 80012e4:	f002 fbb8 	bl	8003a58 <HAL_RCC_ClockConfig>
 80012e8:	1e03      	subs	r3, r0, #0
 80012ea:	d001      	beq.n	80012f0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80012ec:	f000 fa80 	bl	80017f0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	2220      	movs	r2, #32
 80012f4:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 80012f6:	1d3b      	adds	r3, r7, #4
 80012f8:	2210      	movs	r2, #16
 80012fa:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	0018      	movs	r0, r3
 8001300:	f002 fcde 	bl	8003cc0 <HAL_RCCEx_PeriphCLKConfig>
 8001304:	1e03      	subs	r3, r0, #0
 8001306:	d001      	beq.n	800130c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001308:	f000 fa72 	bl	80017f0 <Error_Handler>
  }
}
 800130c:	46c0      	nop			; (mov r8, r8)
 800130e:	46bd      	mov	sp, r7
 8001310:	b017      	add	sp, #92	; 0x5c
 8001312:	bd90      	pop	{r4, r7, pc}

08001314 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 8001318:	2200      	movs	r2, #0
 800131a:	2103      	movs	r1, #3
 800131c:	2012      	movs	r0, #18
 800131e:	f000 ffd3 	bl	80022c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001322:	2012      	movs	r0, #18
 8001324:	f000 ffe5 	bl	80022f2 <HAL_NVIC_EnableIRQ>
  /* EXTI2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 8001328:	2200      	movs	r2, #0
 800132a:	2103      	movs	r1, #3
 800132c:	2006      	movs	r0, #6
 800132e:	f000 ffcb 	bl	80022c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8001332:	2006      	movs	r0, #6
 8001334:	f000 ffdd 	bl	80022f2 <HAL_NVIC_EnableIRQ>
}
 8001338:	46c0      	nop			; (mov r8, r8)
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001346:	1d3b      	adds	r3, r7, #4
 8001348:	0018      	movs	r0, r3
 800134a:	230c      	movs	r3, #12
 800134c:	001a      	movs	r2, r3
 800134e:	2100      	movs	r1, #0
 8001350:	f006 f9de 	bl	8007710 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001354:	4b26      	ldr	r3, [pc, #152]	; (80013f0 <MX_ADC_Init+0xb0>)
 8001356:	4a27      	ldr	r2, [pc, #156]	; (80013f4 <MX_ADC_Init+0xb4>)
 8001358:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800135a:	4b25      	ldr	r3, [pc, #148]	; (80013f0 <MX_ADC_Init+0xb0>)
 800135c:	2200      	movs	r2, #0
 800135e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001360:	4b23      	ldr	r3, [pc, #140]	; (80013f0 <MX_ADC_Init+0xb0>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001366:	4b22      	ldr	r3, [pc, #136]	; (80013f0 <MX_ADC_Init+0xb0>)
 8001368:	2200      	movs	r2, #0
 800136a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800136c:	4b20      	ldr	r3, [pc, #128]	; (80013f0 <MX_ADC_Init+0xb0>)
 800136e:	2201      	movs	r2, #1
 8001370:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001372:	4b1f      	ldr	r3, [pc, #124]	; (80013f0 <MX_ADC_Init+0xb0>)
 8001374:	2204      	movs	r2, #4
 8001376:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001378:	4b1d      	ldr	r3, [pc, #116]	; (80013f0 <MX_ADC_Init+0xb0>)
 800137a:	2200      	movs	r2, #0
 800137c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800137e:	4b1c      	ldr	r3, [pc, #112]	; (80013f0 <MX_ADC_Init+0xb0>)
 8001380:	2200      	movs	r2, #0
 8001382:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001384:	4b1a      	ldr	r3, [pc, #104]	; (80013f0 <MX_ADC_Init+0xb0>)
 8001386:	2200      	movs	r2, #0
 8001388:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800138a:	4b19      	ldr	r3, [pc, #100]	; (80013f0 <MX_ADC_Init+0xb0>)
 800138c:	2200      	movs	r2, #0
 800138e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001390:	4b17      	ldr	r3, [pc, #92]	; (80013f0 <MX_ADC_Init+0xb0>)
 8001392:	22c2      	movs	r2, #194	; 0xc2
 8001394:	32ff      	adds	r2, #255	; 0xff
 8001396:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001398:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <MX_ADC_Init+0xb0>)
 800139a:	2200      	movs	r2, #0
 800139c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800139e:	4b14      	ldr	r3, [pc, #80]	; (80013f0 <MX_ADC_Init+0xb0>)
 80013a0:	2224      	movs	r2, #36	; 0x24
 80013a2:	2100      	movs	r1, #0
 80013a4:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013a6:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <MX_ADC_Init+0xb0>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80013ac:	4b10      	ldr	r3, [pc, #64]	; (80013f0 <MX_ADC_Init+0xb0>)
 80013ae:	0018      	movs	r0, r3
 80013b0:	f000 fca8 	bl	8001d04 <HAL_ADC_Init>
 80013b4:	1e03      	subs	r3, r0, #0
 80013b6:	d001      	beq.n	80013bc <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80013b8:	f000 fa1a 	bl	80017f0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	2280      	movs	r2, #128	; 0x80
 80013c6:	0152      	lsls	r2, r2, #5
 80013c8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	2280      	movs	r2, #128	; 0x80
 80013ce:	0552      	lsls	r2, r2, #21
 80013d0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80013d2:	1d3a      	adds	r2, r7, #4
 80013d4:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <MX_ADC_Init+0xb0>)
 80013d6:	0011      	movs	r1, r2
 80013d8:	0018      	movs	r0, r3
 80013da:	f000 fdd3 	bl	8001f84 <HAL_ADC_ConfigChannel>
 80013de:	1e03      	subs	r3, r0, #0
 80013e0:	d001      	beq.n	80013e6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80013e2:	f000 fa05 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80013e6:	46c0      	nop			; (mov r8, r8)
 80013e8:	46bd      	mov	sp, r7
 80013ea:	b004      	add	sp, #16
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	46c0      	nop			; (mov r8, r8)
 80013f0:	20002334 	.word	0x20002334
 80013f4:	40012400 	.word	0x40012400

080013f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013fc:	4b1c      	ldr	r3, [pc, #112]	; (8001470 <MX_I2C1_Init+0x78>)
 80013fe:	4a1d      	ldr	r2, [pc, #116]	; (8001474 <MX_I2C1_Init+0x7c>)
 8001400:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B0DBFF;
 8001402:	4b1b      	ldr	r3, [pc, #108]	; (8001470 <MX_I2C1_Init+0x78>)
 8001404:	4a1c      	ldr	r2, [pc, #112]	; (8001478 <MX_I2C1_Init+0x80>)
 8001406:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001408:	4b19      	ldr	r3, [pc, #100]	; (8001470 <MX_I2C1_Init+0x78>)
 800140a:	2200      	movs	r2, #0
 800140c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800140e:	4b18      	ldr	r3, [pc, #96]	; (8001470 <MX_I2C1_Init+0x78>)
 8001410:	2201      	movs	r2, #1
 8001412:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001414:	4b16      	ldr	r3, [pc, #88]	; (8001470 <MX_I2C1_Init+0x78>)
 8001416:	2200      	movs	r2, #0
 8001418:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800141a:	4b15      	ldr	r3, [pc, #84]	; (8001470 <MX_I2C1_Init+0x78>)
 800141c:	2200      	movs	r2, #0
 800141e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001420:	4b13      	ldr	r3, [pc, #76]	; (8001470 <MX_I2C1_Init+0x78>)
 8001422:	2200      	movs	r2, #0
 8001424:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001426:	4b12      	ldr	r3, [pc, #72]	; (8001470 <MX_I2C1_Init+0x78>)
 8001428:	2200      	movs	r2, #0
 800142a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800142c:	4b10      	ldr	r3, [pc, #64]	; (8001470 <MX_I2C1_Init+0x78>)
 800142e:	2200      	movs	r2, #0
 8001430:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001432:	4b0f      	ldr	r3, [pc, #60]	; (8001470 <MX_I2C1_Init+0x78>)
 8001434:	0018      	movs	r0, r3
 8001436:	f001 f907 	bl	8002648 <HAL_I2C_Init>
 800143a:	1e03      	subs	r3, r0, #0
 800143c:	d001      	beq.n	8001442 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800143e:	f000 f9d7 	bl	80017f0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 8001442:	2380      	movs	r3, #128	; 0x80
 8001444:	015a      	lsls	r2, r3, #5
 8001446:	4b0a      	ldr	r3, [pc, #40]	; (8001470 <MX_I2C1_Init+0x78>)
 8001448:	0011      	movs	r1, r2
 800144a:	0018      	movs	r0, r3
 800144c:	f001 ff4e 	bl	80032ec <HAL_I2CEx_ConfigAnalogFilter>
 8001450:	1e03      	subs	r3, r0, #0
 8001452:	d001      	beq.n	8001458 <MX_I2C1_Init+0x60>
  {
    Error_Handler();
 8001454:	f000 f9cc 	bl	80017f0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001458:	4b05      	ldr	r3, [pc, #20]	; (8001470 <MX_I2C1_Init+0x78>)
 800145a:	2100      	movs	r1, #0
 800145c:	0018      	movs	r0, r3
 800145e:	f001 ff91 	bl	8003384 <HAL_I2CEx_ConfigDigitalFilter>
 8001462:	1e03      	subs	r3, r0, #0
 8001464:	d001      	beq.n	800146a <MX_I2C1_Init+0x72>
  {
    Error_Handler();
 8001466:	f000 f9c3 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800146a:	46c0      	nop			; (mov r8, r8)
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	2000220c 	.word	0x2000220c
 8001474:	40005400 	.word	0x40005400
 8001478:	00b0dbff 	.word	0x00b0dbff

0800147c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001480:	4b1b      	ldr	r3, [pc, #108]	; (80014f0 <MX_I2C2_Init+0x74>)
 8001482:	4a1c      	ldr	r2, [pc, #112]	; (80014f4 <MX_I2C2_Init+0x78>)
 8001484:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2010091A;
 8001486:	4b1a      	ldr	r3, [pc, #104]	; (80014f0 <MX_I2C2_Init+0x74>)
 8001488:	4a1b      	ldr	r2, [pc, #108]	; (80014f8 <MX_I2C2_Init+0x7c>)
 800148a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800148c:	4b18      	ldr	r3, [pc, #96]	; (80014f0 <MX_I2C2_Init+0x74>)
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001492:	4b17      	ldr	r3, [pc, #92]	; (80014f0 <MX_I2C2_Init+0x74>)
 8001494:	2201      	movs	r2, #1
 8001496:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001498:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <MX_I2C2_Init+0x74>)
 800149a:	2200      	movs	r2, #0
 800149c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800149e:	4b14      	ldr	r3, [pc, #80]	; (80014f0 <MX_I2C2_Init+0x74>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014a4:	4b12      	ldr	r3, [pc, #72]	; (80014f0 <MX_I2C2_Init+0x74>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014aa:	4b11      	ldr	r3, [pc, #68]	; (80014f0 <MX_I2C2_Init+0x74>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014b0:	4b0f      	ldr	r3, [pc, #60]	; (80014f0 <MX_I2C2_Init+0x74>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80014b6:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <MX_I2C2_Init+0x74>)
 80014b8:	0018      	movs	r0, r3
 80014ba:	f001 f8c5 	bl	8002648 <HAL_I2C_Init>
 80014be:	1e03      	subs	r3, r0, #0
 80014c0:	d001      	beq.n	80014c6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80014c2:	f000 f995 	bl	80017f0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014c6:	4b0a      	ldr	r3, [pc, #40]	; (80014f0 <MX_I2C2_Init+0x74>)
 80014c8:	2100      	movs	r1, #0
 80014ca:	0018      	movs	r0, r3
 80014cc:	f001 ff0e 	bl	80032ec <HAL_I2CEx_ConfigAnalogFilter>
 80014d0:	1e03      	subs	r3, r0, #0
 80014d2:	d001      	beq.n	80014d8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80014d4:	f000 f98c 	bl	80017f0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80014d8:	4b05      	ldr	r3, [pc, #20]	; (80014f0 <MX_I2C2_Init+0x74>)
 80014da:	2100      	movs	r1, #0
 80014dc:	0018      	movs	r0, r3
 80014de:	f001 ff51 	bl	8003384 <HAL_I2CEx_ConfigDigitalFilter>
 80014e2:	1e03      	subs	r3, r0, #0
 80014e4:	d001      	beq.n	80014ea <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80014e6:	f000 f983 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80014ea:	46c0      	nop			; (mov r8, r8)
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20002258 	.word	0x20002258
 80014f4:	40005800 	.word	0x40005800
 80014f8:	2010091a 	.word	0x2010091a

080014fc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b096      	sub	sp, #88	; 0x58
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001502:	2348      	movs	r3, #72	; 0x48
 8001504:	18fb      	adds	r3, r7, r3
 8001506:	0018      	movs	r0, r3
 8001508:	2310      	movs	r3, #16
 800150a:	001a      	movs	r2, r3
 800150c:	2100      	movs	r1, #0
 800150e:	f006 f8ff 	bl	8007710 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001512:	2340      	movs	r3, #64	; 0x40
 8001514:	18fb      	adds	r3, r7, r3
 8001516:	0018      	movs	r0, r3
 8001518:	2308      	movs	r3, #8
 800151a:	001a      	movs	r2, r3
 800151c:	2100      	movs	r1, #0
 800151e:	f006 f8f7 	bl	8007710 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001522:	2324      	movs	r3, #36	; 0x24
 8001524:	18fb      	adds	r3, r7, r3
 8001526:	0018      	movs	r0, r3
 8001528:	231c      	movs	r3, #28
 800152a:	001a      	movs	r2, r3
 800152c:	2100      	movs	r1, #0
 800152e:	f006 f8ef 	bl	8007710 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	0018      	movs	r0, r3
 8001536:	2320      	movs	r3, #32
 8001538:	001a      	movs	r2, r3
 800153a:	2100      	movs	r1, #0
 800153c:	f006 f8e8 	bl	8007710 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001540:	4b45      	ldr	r3, [pc, #276]	; (8001658 <MX_TIM1_Init+0x15c>)
 8001542:	4a46      	ldr	r2, [pc, #280]	; (800165c <MX_TIM1_Init+0x160>)
 8001544:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001546:	4b44      	ldr	r3, [pc, #272]	; (8001658 <MX_TIM1_Init+0x15c>)
 8001548:	2200      	movs	r2, #0
 800154a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800154c:	4b42      	ldr	r3, [pc, #264]	; (8001658 <MX_TIM1_Init+0x15c>)
 800154e:	2200      	movs	r2, #0
 8001550:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000;
 8001552:	4b41      	ldr	r3, [pc, #260]	; (8001658 <MX_TIM1_Init+0x15c>)
 8001554:	22fa      	movs	r2, #250	; 0xfa
 8001556:	00d2      	lsls	r2, r2, #3
 8001558:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800155a:	4b3f      	ldr	r3, [pc, #252]	; (8001658 <MX_TIM1_Init+0x15c>)
 800155c:	2200      	movs	r2, #0
 800155e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001560:	4b3d      	ldr	r3, [pc, #244]	; (8001658 <MX_TIM1_Init+0x15c>)
 8001562:	2200      	movs	r2, #0
 8001564:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001566:	4b3c      	ldr	r3, [pc, #240]	; (8001658 <MX_TIM1_Init+0x15c>)
 8001568:	2280      	movs	r2, #128	; 0x80
 800156a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800156c:	4b3a      	ldr	r3, [pc, #232]	; (8001658 <MX_TIM1_Init+0x15c>)
 800156e:	0018      	movs	r0, r3
 8001570:	f002 fc84 	bl	8003e7c <HAL_TIM_Base_Init>
 8001574:	1e03      	subs	r3, r0, #0
 8001576:	d001      	beq.n	800157c <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8001578:	f000 f93a 	bl	80017f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800157c:	2148      	movs	r1, #72	; 0x48
 800157e:	187b      	adds	r3, r7, r1
 8001580:	2280      	movs	r2, #128	; 0x80
 8001582:	0152      	lsls	r2, r2, #5
 8001584:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001586:	187a      	adds	r2, r7, r1
 8001588:	4b33      	ldr	r3, [pc, #204]	; (8001658 <MX_TIM1_Init+0x15c>)
 800158a:	0011      	movs	r1, r2
 800158c:	0018      	movs	r0, r3
 800158e:	f002 ff25 	bl	80043dc <HAL_TIM_ConfigClockSource>
 8001592:	1e03      	subs	r3, r0, #0
 8001594:	d001      	beq.n	800159a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001596:	f000 f92b 	bl	80017f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800159a:	4b2f      	ldr	r3, [pc, #188]	; (8001658 <MX_TIM1_Init+0x15c>)
 800159c:	0018      	movs	r0, r3
 800159e:	f002 fd4d 	bl	800403c <HAL_TIM_PWM_Init>
 80015a2:	1e03      	subs	r3, r0, #0
 80015a4:	d001      	beq.n	80015aa <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 80015a6:	f000 f923 	bl	80017f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015aa:	2140      	movs	r1, #64	; 0x40
 80015ac:	187b      	adds	r3, r7, r1
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015b2:	187b      	adds	r3, r7, r1
 80015b4:	2200      	movs	r2, #0
 80015b6:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015b8:	187a      	adds	r2, r7, r1
 80015ba:	4b27      	ldr	r3, [pc, #156]	; (8001658 <MX_TIM1_Init+0x15c>)
 80015bc:	0011      	movs	r1, r2
 80015be:	0018      	movs	r0, r3
 80015c0:	f003 fb10 	bl	8004be4 <HAL_TIMEx_MasterConfigSynchronization>
 80015c4:	1e03      	subs	r3, r0, #0
 80015c6:	d001      	beq.n	80015cc <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80015c8:	f000 f912 	bl	80017f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015cc:	2124      	movs	r1, #36	; 0x24
 80015ce:	187b      	adds	r3, r7, r1
 80015d0:	2260      	movs	r2, #96	; 0x60
 80015d2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80015d4:	187b      	adds	r3, r7, r1
 80015d6:	2200      	movs	r2, #0
 80015d8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015da:	187b      	adds	r3, r7, r1
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015e0:	187b      	adds	r3, r7, r1
 80015e2:	2200      	movs	r2, #0
 80015e4:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015e6:	187b      	adds	r3, r7, r1
 80015e8:	2200      	movs	r2, #0
 80015ea:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015ec:	187b      	adds	r3, r7, r1
 80015ee:	2200      	movs	r2, #0
 80015f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015f2:	1879      	adds	r1, r7, r1
 80015f4:	4b18      	ldr	r3, [pc, #96]	; (8001658 <MX_TIM1_Init+0x15c>)
 80015f6:	220c      	movs	r2, #12
 80015f8:	0018      	movs	r0, r3
 80015fa:	f002 fe29 	bl	8004250 <HAL_TIM_PWM_ConfigChannel>
 80015fe:	1e03      	subs	r3, r0, #0
 8001600:	d001      	beq.n	8001606 <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 8001602:	f000 f8f5 	bl	80017f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001606:	1d3b      	adds	r3, r7, #4
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	2200      	movs	r2, #0
 8001610:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001612:	1d3b      	adds	r3, r7, #4
 8001614:	2200      	movs	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001618:	1d3b      	adds	r3, r7, #4
 800161a:	2200      	movs	r2, #0
 800161c:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	2200      	movs	r2, #0
 8001622:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001624:	1d3b      	adds	r3, r7, #4
 8001626:	2280      	movs	r2, #128	; 0x80
 8001628:	0192      	lsls	r2, r2, #6
 800162a:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	2200      	movs	r2, #0
 8001630:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001632:	1d3a      	adds	r2, r7, #4
 8001634:	4b08      	ldr	r3, [pc, #32]	; (8001658 <MX_TIM1_Init+0x15c>)
 8001636:	0011      	movs	r1, r2
 8001638:	0018      	movs	r0, r3
 800163a:	f003 fb2b 	bl	8004c94 <HAL_TIMEx_ConfigBreakDeadTime>
 800163e:	1e03      	subs	r3, r0, #0
 8001640:	d001      	beq.n	8001646 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8001642:	f000 f8d5 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001646:	4b04      	ldr	r3, [pc, #16]	; (8001658 <MX_TIM1_Init+0x15c>)
 8001648:	0018      	movs	r0, r3
 800164a:	f000 fa19 	bl	8001a80 <HAL_TIM_MspPostInit>

}
 800164e:	46c0      	nop			; (mov r8, r8)
 8001650:	46bd      	mov	sp, r7
 8001652:	b016      	add	sp, #88	; 0x58
 8001654:	bd80      	pop	{r7, pc}
 8001656:	46c0      	nop			; (mov r8, r8)
 8001658:	200022ec 	.word	0x200022ec
 800165c:	40012c00 	.word	0x40012c00

08001660 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001664:	4b0c      	ldr	r3, [pc, #48]	; (8001698 <MX_TIM6_Init+0x38>)
 8001666:	4a0d      	ldr	r2, [pc, #52]	; (800169c <MX_TIM6_Init+0x3c>)
 8001668:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48-1;
 800166a:	4b0b      	ldr	r3, [pc, #44]	; (8001698 <MX_TIM6_Init+0x38>)
 800166c:	222f      	movs	r2, #47	; 0x2f
 800166e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001670:	4b09      	ldr	r3, [pc, #36]	; (8001698 <MX_TIM6_Init+0x38>)
 8001672:	2200      	movs	r2, #0
 8001674:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001676:	4b08      	ldr	r3, [pc, #32]	; (8001698 <MX_TIM6_Init+0x38>)
 8001678:	4a09      	ldr	r2, [pc, #36]	; (80016a0 <MX_TIM6_Init+0x40>)
 800167a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800167c:	4b06      	ldr	r3, [pc, #24]	; (8001698 <MX_TIM6_Init+0x38>)
 800167e:	2200      	movs	r2, #0
 8001680:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001682:	4b05      	ldr	r3, [pc, #20]	; (8001698 <MX_TIM6_Init+0x38>)
 8001684:	0018      	movs	r0, r3
 8001686:	f002 fbf9 	bl	8003e7c <HAL_TIM_Base_Init>
 800168a:	1e03      	subs	r3, r0, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM6_Init+0x32>
  {
    Error_Handler();
 800168e:	f000 f8af 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001692:	46c0      	nop			; (mov r8, r8)
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	200022a4 	.word	0x200022a4
 800169c:	40001000 	.word	0x40001000
 80016a0:	0000ffff 	.word	0x0000ffff

080016a4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM7_Init 0 */

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80016a8:	4b0d      	ldr	r3, [pc, #52]	; (80016e0 <MX_TIM7_Init+0x3c>)
 80016aa:	4a0e      	ldr	r2, [pc, #56]	; (80016e4 <MX_TIM7_Init+0x40>)
 80016ac:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 48-1;
 80016ae:	4b0c      	ldr	r3, [pc, #48]	; (80016e0 <MX_TIM7_Init+0x3c>)
 80016b0:	222f      	movs	r2, #47	; 0x2f
 80016b2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b4:	4b0a      	ldr	r3, [pc, #40]	; (80016e0 <MX_TIM7_Init+0x3c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 80016ba:	4b09      	ldr	r3, [pc, #36]	; (80016e0 <MX_TIM7_Init+0x3c>)
 80016bc:	22fa      	movs	r2, #250	; 0xfa
 80016be:	0092      	lsls	r2, r2, #2
 80016c0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c2:	4b07      	ldr	r3, [pc, #28]	; (80016e0 <MX_TIM7_Init+0x3c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80016c8:	4b05      	ldr	r3, [pc, #20]	; (80016e0 <MX_TIM7_Init+0x3c>)
 80016ca:	0018      	movs	r0, r3
 80016cc:	f002 fbd6 	bl	8003e7c <HAL_TIM_Base_Init>
 80016d0:	1e03      	subs	r3, r0, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM7_Init+0x34>
  {
    Error_Handler();
 80016d4:	f000 f88c 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80016d8:	46c0      	nop			; (mov r8, r8)
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	20002374 	.word	0x20002374
 80016e4:	40001400 	.word	0x40001400

080016e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016e8:	b590      	push	{r4, r7, lr}
 80016ea:	b089      	sub	sp, #36	; 0x24
 80016ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ee:	240c      	movs	r4, #12
 80016f0:	193b      	adds	r3, r7, r4
 80016f2:	0018      	movs	r0, r3
 80016f4:	2314      	movs	r3, #20
 80016f6:	001a      	movs	r2, r3
 80016f8:	2100      	movs	r1, #0
 80016fa:	f006 f809 	bl	8007710 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fe:	4b34      	ldr	r3, [pc, #208]	; (80017d0 <MX_GPIO_Init+0xe8>)
 8001700:	695a      	ldr	r2, [r3, #20]
 8001702:	4b33      	ldr	r3, [pc, #204]	; (80017d0 <MX_GPIO_Init+0xe8>)
 8001704:	2180      	movs	r1, #128	; 0x80
 8001706:	0309      	lsls	r1, r1, #12
 8001708:	430a      	orrs	r2, r1
 800170a:	615a      	str	r2, [r3, #20]
 800170c:	4b30      	ldr	r3, [pc, #192]	; (80017d0 <MX_GPIO_Init+0xe8>)
 800170e:	695a      	ldr	r2, [r3, #20]
 8001710:	2380      	movs	r3, #128	; 0x80
 8001712:	031b      	lsls	r3, r3, #12
 8001714:	4013      	ands	r3, r2
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800171a:	4b2d      	ldr	r3, [pc, #180]	; (80017d0 <MX_GPIO_Init+0xe8>)
 800171c:	695a      	ldr	r2, [r3, #20]
 800171e:	4b2c      	ldr	r3, [pc, #176]	; (80017d0 <MX_GPIO_Init+0xe8>)
 8001720:	2180      	movs	r1, #128	; 0x80
 8001722:	0289      	lsls	r1, r1, #10
 8001724:	430a      	orrs	r2, r1
 8001726:	615a      	str	r2, [r3, #20]
 8001728:	4b29      	ldr	r3, [pc, #164]	; (80017d0 <MX_GPIO_Init+0xe8>)
 800172a:	695a      	ldr	r2, [r3, #20]
 800172c:	2380      	movs	r3, #128	; 0x80
 800172e:	029b      	lsls	r3, r3, #10
 8001730:	4013      	ands	r3, r2
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001736:	4b26      	ldr	r3, [pc, #152]	; (80017d0 <MX_GPIO_Init+0xe8>)
 8001738:	695a      	ldr	r2, [r3, #20]
 800173a:	4b25      	ldr	r3, [pc, #148]	; (80017d0 <MX_GPIO_Init+0xe8>)
 800173c:	2180      	movs	r1, #128	; 0x80
 800173e:	02c9      	lsls	r1, r1, #11
 8001740:	430a      	orrs	r2, r1
 8001742:	615a      	str	r2, [r3, #20]
 8001744:	4b22      	ldr	r3, [pc, #136]	; (80017d0 <MX_GPIO_Init+0xe8>)
 8001746:	695a      	ldr	r2, [r3, #20]
 8001748:	2380      	movs	r3, #128	; 0x80
 800174a:	02db      	lsls	r3, r3, #11
 800174c:	4013      	ands	r3, r2
 800174e:	603b      	str	r3, [r7, #0]
 8001750:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_11, GPIO_PIN_RESET);
 8001752:	4920      	ldr	r1, [pc, #128]	; (80017d4 <MX_GPIO_Init+0xec>)
 8001754:	4b20      	ldr	r3, [pc, #128]	; (80017d8 <MX_GPIO_Init+0xf0>)
 8001756:	2200      	movs	r2, #0
 8001758:	0018      	movs	r0, r3
 800175a:	f000 ff57 	bl	800260c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 800175e:	193b      	adds	r3, r7, r4
 8001760:	2213      	movs	r2, #19
 8001762:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001764:	193b      	adds	r3, r7, r4
 8001766:	2200      	movs	r2, #0
 8001768:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	193b      	adds	r3, r7, r4
 800176c:	2200      	movs	r2, #0
 800176e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001770:	193b      	adds	r3, r7, r4
 8001772:	4a1a      	ldr	r2, [pc, #104]	; (80017dc <MX_GPIO_Init+0xf4>)
 8001774:	0019      	movs	r1, r3
 8001776:	0010      	movs	r0, r2
 8001778:	f000 fdd8 	bl	800232c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800177c:	0021      	movs	r1, r4
 800177e:	187b      	adds	r3, r7, r1
 8001780:	220c      	movs	r2, #12
 8001782:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001784:	187b      	adds	r3, r7, r1
 8001786:	2288      	movs	r2, #136	; 0x88
 8001788:	0352      	lsls	r2, r2, #13
 800178a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178c:	187b      	adds	r3, r7, r1
 800178e:	2200      	movs	r2, #0
 8001790:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001792:	000c      	movs	r4, r1
 8001794:	187b      	adds	r3, r7, r1
 8001796:	4a11      	ldr	r2, [pc, #68]	; (80017dc <MX_GPIO_Init+0xf4>)
 8001798:	0019      	movs	r1, r3
 800179a:	0010      	movs	r0, r2
 800179c:	f000 fdc6 	bl	800232c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_11;
 80017a0:	0021      	movs	r1, r4
 80017a2:	187b      	adds	r3, r7, r1
 80017a4:	4a0b      	ldr	r2, [pc, #44]	; (80017d4 <MX_GPIO_Init+0xec>)
 80017a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a8:	187b      	adds	r3, r7, r1
 80017aa:	2201      	movs	r2, #1
 80017ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ae:	187b      	adds	r3, r7, r1
 80017b0:	2200      	movs	r2, #0
 80017b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b4:	187b      	adds	r3, r7, r1
 80017b6:	2200      	movs	r2, #0
 80017b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ba:	187b      	adds	r3, r7, r1
 80017bc:	4a06      	ldr	r2, [pc, #24]	; (80017d8 <MX_GPIO_Init+0xf0>)
 80017be:	0019      	movs	r1, r3
 80017c0:	0010      	movs	r0, r2
 80017c2:	f000 fdb3 	bl	800232c <HAL_GPIO_Init>

}
 80017c6:	46c0      	nop			; (mov r8, r8)
 80017c8:	46bd      	mov	sp, r7
 80017ca:	b009      	add	sp, #36	; 0x24
 80017cc:	bd90      	pop	{r4, r7, pc}
 80017ce:	46c0      	nop			; (mov r8, r8)
 80017d0:	40021000 	.word	0x40021000
 80017d4:	00000807 	.word	0x00000807
 80017d8:	48000400 	.word	0x48000400
 80017dc:	48000800 	.word	0x48000800

080017e0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80017e8:	2001      	movs	r0, #1
 80017ea:	f003 fb85 	bl	8004ef8 <osDelay>
 80017ee:	e7fb      	b.n	80017e8 <StartDefaultTask+0x8>

080017f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017f4:	b672      	cpsid	i
}
 80017f6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017f8:	e7fe      	b.n	80017f8 <Error_Handler+0x8>
	...

080017fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001802:	4b12      	ldr	r3, [pc, #72]	; (800184c <HAL_MspInit+0x50>)
 8001804:	699a      	ldr	r2, [r3, #24]
 8001806:	4b11      	ldr	r3, [pc, #68]	; (800184c <HAL_MspInit+0x50>)
 8001808:	2101      	movs	r1, #1
 800180a:	430a      	orrs	r2, r1
 800180c:	619a      	str	r2, [r3, #24]
 800180e:	4b0f      	ldr	r3, [pc, #60]	; (800184c <HAL_MspInit+0x50>)
 8001810:	699b      	ldr	r3, [r3, #24]
 8001812:	2201      	movs	r2, #1
 8001814:	4013      	ands	r3, r2
 8001816:	607b      	str	r3, [r7, #4]
 8001818:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800181a:	4b0c      	ldr	r3, [pc, #48]	; (800184c <HAL_MspInit+0x50>)
 800181c:	69da      	ldr	r2, [r3, #28]
 800181e:	4b0b      	ldr	r3, [pc, #44]	; (800184c <HAL_MspInit+0x50>)
 8001820:	2180      	movs	r1, #128	; 0x80
 8001822:	0549      	lsls	r1, r1, #21
 8001824:	430a      	orrs	r2, r1
 8001826:	61da      	str	r2, [r3, #28]
 8001828:	4b08      	ldr	r3, [pc, #32]	; (800184c <HAL_MspInit+0x50>)
 800182a:	69da      	ldr	r2, [r3, #28]
 800182c:	2380      	movs	r3, #128	; 0x80
 800182e:	055b      	lsls	r3, r3, #21
 8001830:	4013      	ands	r3, r2
 8001832:	603b      	str	r3, [r7, #0]
 8001834:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8001836:	2302      	movs	r3, #2
 8001838:	425b      	negs	r3, r3
 800183a:	2200      	movs	r2, #0
 800183c:	2103      	movs	r1, #3
 800183e:	0018      	movs	r0, r3
 8001840:	f000 fd42 	bl	80022c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001844:	46c0      	nop			; (mov r8, r8)
 8001846:	46bd      	mov	sp, r7
 8001848:	b002      	add	sp, #8
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40021000 	.word	0x40021000

08001850 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001850:	b590      	push	{r4, r7, lr}
 8001852:	b08b      	sub	sp, #44	; 0x2c
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001858:	2414      	movs	r4, #20
 800185a:	193b      	adds	r3, r7, r4
 800185c:	0018      	movs	r0, r3
 800185e:	2314      	movs	r3, #20
 8001860:	001a      	movs	r2, r3
 8001862:	2100      	movs	r1, #0
 8001864:	f005 ff54 	bl	8007710 <memset>
  if(hadc->Instance==ADC1)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a19      	ldr	r2, [pc, #100]	; (80018d4 <HAL_ADC_MspInit+0x84>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d12b      	bne.n	80018ca <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001872:	4b19      	ldr	r3, [pc, #100]	; (80018d8 <HAL_ADC_MspInit+0x88>)
 8001874:	699a      	ldr	r2, [r3, #24]
 8001876:	4b18      	ldr	r3, [pc, #96]	; (80018d8 <HAL_ADC_MspInit+0x88>)
 8001878:	2180      	movs	r1, #128	; 0x80
 800187a:	0089      	lsls	r1, r1, #2
 800187c:	430a      	orrs	r2, r1
 800187e:	619a      	str	r2, [r3, #24]
 8001880:	4b15      	ldr	r3, [pc, #84]	; (80018d8 <HAL_ADC_MspInit+0x88>)
 8001882:	699a      	ldr	r2, [r3, #24]
 8001884:	2380      	movs	r3, #128	; 0x80
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	4013      	ands	r3, r2
 800188a:	613b      	str	r3, [r7, #16]
 800188c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800188e:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <HAL_ADC_MspInit+0x88>)
 8001890:	695a      	ldr	r2, [r3, #20]
 8001892:	4b11      	ldr	r3, [pc, #68]	; (80018d8 <HAL_ADC_MspInit+0x88>)
 8001894:	2180      	movs	r1, #128	; 0x80
 8001896:	0289      	lsls	r1, r1, #10
 8001898:	430a      	orrs	r2, r1
 800189a:	615a      	str	r2, [r3, #20]
 800189c:	4b0e      	ldr	r3, [pc, #56]	; (80018d8 <HAL_ADC_MspInit+0x88>)
 800189e:	695a      	ldr	r2, [r3, #20]
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	029b      	lsls	r3, r3, #10
 80018a4:	4013      	ands	r3, r2
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018aa:	193b      	adds	r3, r7, r4
 80018ac:	2201      	movs	r2, #1
 80018ae:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018b0:	193b      	adds	r3, r7, r4
 80018b2:	2203      	movs	r2, #3
 80018b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b6:	193b      	adds	r3, r7, r4
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018bc:	193a      	adds	r2, r7, r4
 80018be:	2390      	movs	r3, #144	; 0x90
 80018c0:	05db      	lsls	r3, r3, #23
 80018c2:	0011      	movs	r1, r2
 80018c4:	0018      	movs	r0, r3
 80018c6:	f000 fd31 	bl	800232c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80018ca:	46c0      	nop			; (mov r8, r8)
 80018cc:	46bd      	mov	sp, r7
 80018ce:	b00b      	add	sp, #44	; 0x2c
 80018d0:	bd90      	pop	{r4, r7, pc}
 80018d2:	46c0      	nop			; (mov r8, r8)
 80018d4:	40012400 	.word	0x40012400
 80018d8:	40021000 	.word	0x40021000

080018dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018dc:	b590      	push	{r4, r7, lr}
 80018de:	b08d      	sub	sp, #52	; 0x34
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	241c      	movs	r4, #28
 80018e6:	193b      	adds	r3, r7, r4
 80018e8:	0018      	movs	r0, r3
 80018ea:	2314      	movs	r3, #20
 80018ec:	001a      	movs	r2, r3
 80018ee:	2100      	movs	r1, #0
 80018f0:	f005 ff0e 	bl	8007710 <memset>
  if(hi2c->Instance==I2C1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a39      	ldr	r2, [pc, #228]	; (80019e0 <HAL_I2C_MspInit+0x104>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d133      	bne.n	8001966 <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018fe:	4b39      	ldr	r3, [pc, #228]	; (80019e4 <HAL_I2C_MspInit+0x108>)
 8001900:	695a      	ldr	r2, [r3, #20]
 8001902:	4b38      	ldr	r3, [pc, #224]	; (80019e4 <HAL_I2C_MspInit+0x108>)
 8001904:	2180      	movs	r1, #128	; 0x80
 8001906:	02c9      	lsls	r1, r1, #11
 8001908:	430a      	orrs	r2, r1
 800190a:	615a      	str	r2, [r3, #20]
 800190c:	4b35      	ldr	r3, [pc, #212]	; (80019e4 <HAL_I2C_MspInit+0x108>)
 800190e:	695a      	ldr	r2, [r3, #20]
 8001910:	2380      	movs	r3, #128	; 0x80
 8001912:	02db      	lsls	r3, r3, #11
 8001914:	4013      	ands	r3, r2
 8001916:	61bb      	str	r3, [r7, #24]
 8001918:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800191a:	193b      	adds	r3, r7, r4
 800191c:	22c0      	movs	r2, #192	; 0xc0
 800191e:	0092      	lsls	r2, r2, #2
 8001920:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001922:	0021      	movs	r1, r4
 8001924:	187b      	adds	r3, r7, r1
 8001926:	2212      	movs	r2, #18
 8001928:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	187b      	adds	r3, r7, r1
 800192c:	2200      	movs	r2, #0
 800192e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001930:	187b      	adds	r3, r7, r1
 8001932:	2203      	movs	r2, #3
 8001934:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001936:	187b      	adds	r3, r7, r1
 8001938:	2201      	movs	r2, #1
 800193a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800193c:	187b      	adds	r3, r7, r1
 800193e:	4a2a      	ldr	r2, [pc, #168]	; (80019e8 <HAL_I2C_MspInit+0x10c>)
 8001940:	0019      	movs	r1, r3
 8001942:	0010      	movs	r0, r2
 8001944:	f000 fcf2 	bl	800232c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001948:	4b26      	ldr	r3, [pc, #152]	; (80019e4 <HAL_I2C_MspInit+0x108>)
 800194a:	69da      	ldr	r2, [r3, #28]
 800194c:	4b25      	ldr	r3, [pc, #148]	; (80019e4 <HAL_I2C_MspInit+0x108>)
 800194e:	2180      	movs	r1, #128	; 0x80
 8001950:	0389      	lsls	r1, r1, #14
 8001952:	430a      	orrs	r2, r1
 8001954:	61da      	str	r2, [r3, #28]
 8001956:	4b23      	ldr	r3, [pc, #140]	; (80019e4 <HAL_I2C_MspInit+0x108>)
 8001958:	69da      	ldr	r2, [r3, #28]
 800195a:	2380      	movs	r3, #128	; 0x80
 800195c:	039b      	lsls	r3, r3, #14
 800195e:	4013      	ands	r3, r2
 8001960:	617b      	str	r3, [r7, #20]
 8001962:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001964:	e037      	b.n	80019d6 <HAL_I2C_MspInit+0xfa>
  else if(hi2c->Instance==I2C2)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a20      	ldr	r2, [pc, #128]	; (80019ec <HAL_I2C_MspInit+0x110>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d132      	bne.n	80019d6 <HAL_I2C_MspInit+0xfa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001970:	4b1c      	ldr	r3, [pc, #112]	; (80019e4 <HAL_I2C_MspInit+0x108>)
 8001972:	695a      	ldr	r2, [r3, #20]
 8001974:	4b1b      	ldr	r3, [pc, #108]	; (80019e4 <HAL_I2C_MspInit+0x108>)
 8001976:	2180      	movs	r1, #128	; 0x80
 8001978:	02c9      	lsls	r1, r1, #11
 800197a:	430a      	orrs	r2, r1
 800197c:	615a      	str	r2, [r3, #20]
 800197e:	4b19      	ldr	r3, [pc, #100]	; (80019e4 <HAL_I2C_MspInit+0x108>)
 8001980:	695a      	ldr	r2, [r3, #20]
 8001982:	2380      	movs	r3, #128	; 0x80
 8001984:	02db      	lsls	r3, r3, #11
 8001986:	4013      	ands	r3, r2
 8001988:	613b      	str	r3, [r7, #16]
 800198a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800198c:	211c      	movs	r1, #28
 800198e:	187b      	adds	r3, r7, r1
 8001990:	22c0      	movs	r2, #192	; 0xc0
 8001992:	01d2      	lsls	r2, r2, #7
 8001994:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001996:	187b      	adds	r3, r7, r1
 8001998:	2212      	movs	r2, #18
 800199a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800199c:	187b      	adds	r3, r7, r1
 800199e:	2201      	movs	r2, #1
 80019a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019a2:	187b      	adds	r3, r7, r1
 80019a4:	2203      	movs	r2, #3
 80019a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_I2C2;
 80019a8:	187b      	adds	r3, r7, r1
 80019aa:	2205      	movs	r2, #5
 80019ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ae:	187b      	adds	r3, r7, r1
 80019b0:	4a0d      	ldr	r2, [pc, #52]	; (80019e8 <HAL_I2C_MspInit+0x10c>)
 80019b2:	0019      	movs	r1, r3
 80019b4:	0010      	movs	r0, r2
 80019b6:	f000 fcb9 	bl	800232c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80019ba:	4b0a      	ldr	r3, [pc, #40]	; (80019e4 <HAL_I2C_MspInit+0x108>)
 80019bc:	69da      	ldr	r2, [r3, #28]
 80019be:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <HAL_I2C_MspInit+0x108>)
 80019c0:	2180      	movs	r1, #128	; 0x80
 80019c2:	03c9      	lsls	r1, r1, #15
 80019c4:	430a      	orrs	r2, r1
 80019c6:	61da      	str	r2, [r3, #28]
 80019c8:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <HAL_I2C_MspInit+0x108>)
 80019ca:	69da      	ldr	r2, [r3, #28]
 80019cc:	2380      	movs	r3, #128	; 0x80
 80019ce:	03db      	lsls	r3, r3, #15
 80019d0:	4013      	ands	r3, r2
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	68fb      	ldr	r3, [r7, #12]
}
 80019d6:	46c0      	nop			; (mov r8, r8)
 80019d8:	46bd      	mov	sp, r7
 80019da:	b00d      	add	sp, #52	; 0x34
 80019dc:	bd90      	pop	{r4, r7, pc}
 80019de:	46c0      	nop			; (mov r8, r8)
 80019e0:	40005400 	.word	0x40005400
 80019e4:	40021000 	.word	0x40021000
 80019e8:	48000400 	.word	0x48000400
 80019ec:	40005800 	.word	0x40005800

080019f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a1c      	ldr	r2, [pc, #112]	; (8001a70 <HAL_TIM_Base_MspInit+0x80>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d10e      	bne.n	8001a20 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a02:	4b1c      	ldr	r3, [pc, #112]	; (8001a74 <HAL_TIM_Base_MspInit+0x84>)
 8001a04:	699a      	ldr	r2, [r3, #24]
 8001a06:	4b1b      	ldr	r3, [pc, #108]	; (8001a74 <HAL_TIM_Base_MspInit+0x84>)
 8001a08:	2180      	movs	r1, #128	; 0x80
 8001a0a:	0109      	lsls	r1, r1, #4
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	619a      	str	r2, [r3, #24]
 8001a10:	4b18      	ldr	r3, [pc, #96]	; (8001a74 <HAL_TIM_Base_MspInit+0x84>)
 8001a12:	699a      	ldr	r2, [r3, #24]
 8001a14:	2380      	movs	r3, #128	; 0x80
 8001a16:	011b      	lsls	r3, r3, #4
 8001a18:	4013      	ands	r3, r2
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001a1e:	e022      	b.n	8001a66 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM6)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a14      	ldr	r2, [pc, #80]	; (8001a78 <HAL_TIM_Base_MspInit+0x88>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d10c      	bne.n	8001a44 <HAL_TIM_Base_MspInit+0x54>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001a2a:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <HAL_TIM_Base_MspInit+0x84>)
 8001a2c:	69da      	ldr	r2, [r3, #28]
 8001a2e:	4b11      	ldr	r3, [pc, #68]	; (8001a74 <HAL_TIM_Base_MspInit+0x84>)
 8001a30:	2110      	movs	r1, #16
 8001a32:	430a      	orrs	r2, r1
 8001a34:	61da      	str	r2, [r3, #28]
 8001a36:	4b0f      	ldr	r3, [pc, #60]	; (8001a74 <HAL_TIM_Base_MspInit+0x84>)
 8001a38:	69db      	ldr	r3, [r3, #28]
 8001a3a:	2210      	movs	r2, #16
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	693b      	ldr	r3, [r7, #16]
}
 8001a42:	e010      	b.n	8001a66 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a0c      	ldr	r2, [pc, #48]	; (8001a7c <HAL_TIM_Base_MspInit+0x8c>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d10b      	bne.n	8001a66 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001a4e:	4b09      	ldr	r3, [pc, #36]	; (8001a74 <HAL_TIM_Base_MspInit+0x84>)
 8001a50:	69da      	ldr	r2, [r3, #28]
 8001a52:	4b08      	ldr	r3, [pc, #32]	; (8001a74 <HAL_TIM_Base_MspInit+0x84>)
 8001a54:	2120      	movs	r1, #32
 8001a56:	430a      	orrs	r2, r1
 8001a58:	61da      	str	r2, [r3, #28]
 8001a5a:	4b06      	ldr	r3, [pc, #24]	; (8001a74 <HAL_TIM_Base_MspInit+0x84>)
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	2220      	movs	r2, #32
 8001a60:	4013      	ands	r3, r2
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68fb      	ldr	r3, [r7, #12]
}
 8001a66:	46c0      	nop			; (mov r8, r8)
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	b006      	add	sp, #24
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	46c0      	nop			; (mov r8, r8)
 8001a70:	40012c00 	.word	0x40012c00
 8001a74:	40021000 	.word	0x40021000
 8001a78:	40001000 	.word	0x40001000
 8001a7c:	40001400 	.word	0x40001400

08001a80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a80:	b590      	push	{r4, r7, lr}
 8001a82:	b089      	sub	sp, #36	; 0x24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a88:	240c      	movs	r4, #12
 8001a8a:	193b      	adds	r3, r7, r4
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	2314      	movs	r3, #20
 8001a90:	001a      	movs	r2, r3
 8001a92:	2100      	movs	r1, #0
 8001a94:	f005 fe3c 	bl	8007710 <memset>
  if(htim->Instance==TIM1)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a16      	ldr	r2, [pc, #88]	; (8001af8 <HAL_TIM_MspPostInit+0x78>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d125      	bne.n	8001aee <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa2:	4b16      	ldr	r3, [pc, #88]	; (8001afc <HAL_TIM_MspPostInit+0x7c>)
 8001aa4:	695a      	ldr	r2, [r3, #20]
 8001aa6:	4b15      	ldr	r3, [pc, #84]	; (8001afc <HAL_TIM_MspPostInit+0x7c>)
 8001aa8:	2180      	movs	r1, #128	; 0x80
 8001aaa:	0289      	lsls	r1, r1, #10
 8001aac:	430a      	orrs	r2, r1
 8001aae:	615a      	str	r2, [r3, #20]
 8001ab0:	4b12      	ldr	r3, [pc, #72]	; (8001afc <HAL_TIM_MspPostInit+0x7c>)
 8001ab2:	695a      	ldr	r2, [r3, #20]
 8001ab4:	2380      	movs	r3, #128	; 0x80
 8001ab6:	029b      	lsls	r3, r3, #10
 8001ab8:	4013      	ands	r3, r2
 8001aba:	60bb      	str	r3, [r7, #8]
 8001abc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001abe:	193b      	adds	r3, r7, r4
 8001ac0:	2280      	movs	r2, #128	; 0x80
 8001ac2:	0112      	lsls	r2, r2, #4
 8001ac4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac6:	0021      	movs	r1, r4
 8001ac8:	187b      	adds	r3, r7, r1
 8001aca:	2202      	movs	r2, #2
 8001acc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ace:	187b      	adds	r3, r7, r1
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad4:	187b      	adds	r3, r7, r1
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001ada:	187b      	adds	r3, r7, r1
 8001adc:	2202      	movs	r2, #2
 8001ade:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae0:	187a      	adds	r2, r7, r1
 8001ae2:	2390      	movs	r3, #144	; 0x90
 8001ae4:	05db      	lsls	r3, r3, #23
 8001ae6:	0011      	movs	r1, r2
 8001ae8:	0018      	movs	r0, r3
 8001aea:	f000 fc1f 	bl	800232c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001aee:	46c0      	nop			; (mov r8, r8)
 8001af0:	46bd      	mov	sp, r7
 8001af2:	b009      	add	sp, #36	; 0x24
 8001af4:	bd90      	pop	{r4, r7, pc}
 8001af6:	46c0      	nop			; (mov r8, r8)
 8001af8:	40012c00 	.word	0x40012c00
 8001afc:	40021000 	.word	0x40021000

08001b00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b04:	e7fe      	b.n	8001b04 <NMI_Handler+0x4>

08001b06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b0a:	e7fe      	b.n	8001b0a <HardFault_Handler+0x4>

08001b0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b10:	f000 f8b8 	bl	8001c84 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001b14:	f004 fd92 	bl	800663c <xTaskGetSchedulerState>
 8001b18:	0003      	movs	r3, r0
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d001      	beq.n	8001b22 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001b1e:	f005 fa23 	bl	8006f68 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b22:	46c0      	nop			; (mov r8, r8)
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b30:	4a14      	ldr	r2, [pc, #80]	; (8001b84 <_sbrk+0x5c>)
 8001b32:	4b15      	ldr	r3, [pc, #84]	; (8001b88 <_sbrk+0x60>)
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b3c:	4b13      	ldr	r3, [pc, #76]	; (8001b8c <_sbrk+0x64>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d102      	bne.n	8001b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b44:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <_sbrk+0x64>)
 8001b46:	4a12      	ldr	r2, [pc, #72]	; (8001b90 <_sbrk+0x68>)
 8001b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b4a:	4b10      	ldr	r3, [pc, #64]	; (8001b8c <_sbrk+0x64>)
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	18d3      	adds	r3, r2, r3
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d207      	bcs.n	8001b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b58:	f005 fd94 	bl	8007684 <__errno>
 8001b5c:	0003      	movs	r3, r0
 8001b5e:	220c      	movs	r2, #12
 8001b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b62:	2301      	movs	r3, #1
 8001b64:	425b      	negs	r3, r3
 8001b66:	e009      	b.n	8001b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b68:	4b08      	ldr	r3, [pc, #32]	; (8001b8c <_sbrk+0x64>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b6e:	4b07      	ldr	r3, [pc, #28]	; (8001b8c <_sbrk+0x64>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	18d2      	adds	r2, r2, r3
 8001b76:	4b05      	ldr	r3, [pc, #20]	; (8001b8c <_sbrk+0x64>)
 8001b78:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
}
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	b006      	add	sp, #24
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20004000 	.word	0x20004000
 8001b88:	00000400 	.word	0x00000400
 8001b8c:	200000a8 	.word	0x200000a8
 8001b90:	20002410 	.word	0x20002410

08001b94 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001b98:	46c0      	nop			; (mov r8, r8)
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ba0:	480d      	ldr	r0, [pc, #52]	; (8001bd8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ba2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ba4:	480d      	ldr	r0, [pc, #52]	; (8001bdc <LoopForever+0x6>)
  ldr r1, =_edata
 8001ba6:	490e      	ldr	r1, [pc, #56]	; (8001be0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ba8:	4a0e      	ldr	r2, [pc, #56]	; (8001be4 <LoopForever+0xe>)
  movs r3, #0
 8001baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bac:	e002      	b.n	8001bb4 <LoopCopyDataInit>

08001bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bb2:	3304      	adds	r3, #4

08001bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bb8:	d3f9      	bcc.n	8001bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bba:	4a0b      	ldr	r2, [pc, #44]	; (8001be8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bbc:	4c0b      	ldr	r4, [pc, #44]	; (8001bec <LoopForever+0x16>)
  movs r3, #0
 8001bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc0:	e001      	b.n	8001bc6 <LoopFillZerobss>

08001bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bc4:	3204      	adds	r2, #4

08001bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bc8:	d3fb      	bcc.n	8001bc2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001bca:	f7ff ffe3 	bl	8001b94 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001bce:	f005 fd5f 	bl	8007690 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bd2:	f7ff faf9 	bl	80011c8 <main>

08001bd6 <LoopForever>:

LoopForever:
    b LoopForever
 8001bd6:	e7fe      	b.n	8001bd6 <LoopForever>
  ldr   r0, =_estack
 8001bd8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001bdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001be0:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001be4:	08008724 	.word	0x08008724
  ldr r2, =_sbss
 8001be8:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001bec:	20002410 	.word	0x20002410

08001bf0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bf0:	e7fe      	b.n	8001bf0 <ADC1_IRQHandler>
	...

08001bf4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bf8:	4b07      	ldr	r3, [pc, #28]	; (8001c18 <HAL_Init+0x24>)
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <HAL_Init+0x24>)
 8001bfe:	2110      	movs	r1, #16
 8001c00:	430a      	orrs	r2, r1
 8001c02:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001c04:	2003      	movs	r0, #3
 8001c06:	f000 f809 	bl	8001c1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c0a:	f7ff fdf7 	bl	80017fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	0018      	movs	r0, r3
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	46c0      	nop			; (mov r8, r8)
 8001c18:	40022000 	.word	0x40022000

08001c1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c1c:	b590      	push	{r4, r7, lr}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c24:	4b14      	ldr	r3, [pc, #80]	; (8001c78 <HAL_InitTick+0x5c>)
 8001c26:	681c      	ldr	r4, [r3, #0]
 8001c28:	4b14      	ldr	r3, [pc, #80]	; (8001c7c <HAL_InitTick+0x60>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	0019      	movs	r1, r3
 8001c2e:	23fa      	movs	r3, #250	; 0xfa
 8001c30:	0098      	lsls	r0, r3, #2
 8001c32:	f7fe fa73 	bl	800011c <__udivsi3>
 8001c36:	0003      	movs	r3, r0
 8001c38:	0019      	movs	r1, r3
 8001c3a:	0020      	movs	r0, r4
 8001c3c:	f7fe fa6e 	bl	800011c <__udivsi3>
 8001c40:	0003      	movs	r3, r0
 8001c42:	0018      	movs	r0, r3
 8001c44:	f000 fb65 	bl	8002312 <HAL_SYSTICK_Config>
 8001c48:	1e03      	subs	r3, r0, #0
 8001c4a:	d001      	beq.n	8001c50 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e00f      	b.n	8001c70 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2b03      	cmp	r3, #3
 8001c54:	d80b      	bhi.n	8001c6e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	2301      	movs	r3, #1
 8001c5a:	425b      	negs	r3, r3
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	0018      	movs	r0, r3
 8001c60:	f000 fb32 	bl	80022c8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c64:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <HAL_InitTick+0x64>)
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	e000      	b.n	8001c70 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
}
 8001c70:	0018      	movs	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	b003      	add	sp, #12
 8001c76:	bd90      	pop	{r4, r7, pc}
 8001c78:	20000000 	.word	0x20000000
 8001c7c:	20000008 	.word	0x20000008
 8001c80:	20000004 	.word	0x20000004

08001c84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c88:	4b05      	ldr	r3, [pc, #20]	; (8001ca0 <HAL_IncTick+0x1c>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	001a      	movs	r2, r3
 8001c8e:	4b05      	ldr	r3, [pc, #20]	; (8001ca4 <HAL_IncTick+0x20>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	18d2      	adds	r2, r2, r3
 8001c94:	4b03      	ldr	r3, [pc, #12]	; (8001ca4 <HAL_IncTick+0x20>)
 8001c96:	601a      	str	r2, [r3, #0]
}
 8001c98:	46c0      	nop			; (mov r8, r8)
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	46c0      	nop			; (mov r8, r8)
 8001ca0:	20000008 	.word	0x20000008
 8001ca4:	200023bc 	.word	0x200023bc

08001ca8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  return uwTick;
 8001cac:	4b02      	ldr	r3, [pc, #8]	; (8001cb8 <HAL_GetTick+0x10>)
 8001cae:	681b      	ldr	r3, [r3, #0]
}
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	46c0      	nop			; (mov r8, r8)
 8001cb8:	200023bc 	.word	0x200023bc

08001cbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cc4:	f7ff fff0 	bl	8001ca8 <HAL_GetTick>
 8001cc8:	0003      	movs	r3, r0
 8001cca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	d005      	beq.n	8001ce2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cd6:	4b0a      	ldr	r3, [pc, #40]	; (8001d00 <HAL_Delay+0x44>)
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	001a      	movs	r2, r3
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	189b      	adds	r3, r3, r2
 8001ce0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	f7ff ffe0 	bl	8001ca8 <HAL_GetTick>
 8001ce8:	0002      	movs	r2, r0
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	68fa      	ldr	r2, [r7, #12]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d8f7      	bhi.n	8001ce4 <HAL_Delay+0x28>
  {
  }
}
 8001cf4:	46c0      	nop			; (mov r8, r8)
 8001cf6:	46c0      	nop			; (mov r8, r8)
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	b004      	add	sp, #16
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	46c0      	nop			; (mov r8, r8)
 8001d00:	20000008 	.word	0x20000008

08001d04 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d0c:	230f      	movs	r3, #15
 8001d0e:	18fb      	adds	r3, r7, r3
 8001d10:	2200      	movs	r2, #0
 8001d12:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001d14:	2300      	movs	r3, #0
 8001d16:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d101      	bne.n	8001d22 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e125      	b.n	8001f6e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10a      	bne.n	8001d40 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2234      	movs	r2, #52	; 0x34
 8001d34:	2100      	movs	r1, #0
 8001d36:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	f7ff fd88 	bl	8001850 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d44:	2210      	movs	r2, #16
 8001d46:	4013      	ands	r3, r2
 8001d48:	d000      	beq.n	8001d4c <HAL_ADC_Init+0x48>
 8001d4a:	e103      	b.n	8001f54 <HAL_ADC_Init+0x250>
 8001d4c:	230f      	movs	r3, #15
 8001d4e:	18fb      	adds	r3, r7, r3
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d000      	beq.n	8001d58 <HAL_ADC_Init+0x54>
 8001d56:	e0fd      	b.n	8001f54 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	2204      	movs	r2, #4
 8001d60:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001d62:	d000      	beq.n	8001d66 <HAL_ADC_Init+0x62>
 8001d64:	e0f6      	b.n	8001f54 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d6a:	4a83      	ldr	r2, [pc, #524]	; (8001f78 <HAL_ADC_Init+0x274>)
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	2202      	movs	r2, #2
 8001d70:	431a      	orrs	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	2203      	movs	r2, #3
 8001d7e:	4013      	ands	r3, r2
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d112      	bne.n	8001daa <HAL_ADC_Init+0xa6>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d009      	beq.n	8001da6 <HAL_ADC_Init+0xa2>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	68da      	ldr	r2, [r3, #12]
 8001d98:	2380      	movs	r3, #128	; 0x80
 8001d9a:	021b      	lsls	r3, r3, #8
 8001d9c:	401a      	ands	r2, r3
 8001d9e:	2380      	movs	r3, #128	; 0x80
 8001da0:	021b      	lsls	r3, r3, #8
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d101      	bne.n	8001daa <HAL_ADC_Init+0xa6>
 8001da6:	2301      	movs	r3, #1
 8001da8:	e000      	b.n	8001dac <HAL_ADC_Init+0xa8>
 8001daa:	2300      	movs	r3, #0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d116      	bne.n	8001dde <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	2218      	movs	r2, #24
 8001db8:	4393      	bics	r3, r2
 8001dba:	0019      	movs	r1, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	689a      	ldr	r2, [r3, #8]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	691b      	ldr	r3, [r3, #16]
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	0899      	lsrs	r1, r3, #2
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	68da      	ldr	r2, [r3, #12]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4964      	ldr	r1, [pc, #400]	; (8001f7c <HAL_ADC_Init+0x278>)
 8001dea:	400a      	ands	r2, r1
 8001dec:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	7e1b      	ldrb	r3, [r3, #24]
 8001df2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	7e5b      	ldrb	r3, [r3, #25]
 8001df8:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001dfa:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	7e9b      	ldrb	r3, [r3, #26]
 8001e00:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001e02:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d002      	beq.n	8001e12 <HAL_ADC_Init+0x10e>
 8001e0c:	2380      	movs	r3, #128	; 0x80
 8001e0e:	015b      	lsls	r3, r3, #5
 8001e10:	e000      	b.n	8001e14 <HAL_ADC_Init+0x110>
 8001e12:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001e14:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001e1a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d101      	bne.n	8001e28 <HAL_ADC_Init+0x124>
 8001e24:	2304      	movs	r3, #4
 8001e26:	e000      	b.n	8001e2a <HAL_ADC_Init+0x126>
 8001e28:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001e2a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2124      	movs	r1, #36	; 0x24
 8001e30:	5c5b      	ldrb	r3, [r3, r1]
 8001e32:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001e34:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e36:	68ba      	ldr	r2, [r7, #8]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	7edb      	ldrb	r3, [r3, #27]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d115      	bne.n	8001e70 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	7e9b      	ldrb	r3, [r3, #26]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d105      	bne.n	8001e58 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	2280      	movs	r2, #128	; 0x80
 8001e50:	0252      	lsls	r2, r2, #9
 8001e52:	4313      	orrs	r3, r2
 8001e54:	60bb      	str	r3, [r7, #8]
 8001e56:	e00b      	b.n	8001e70 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e5c:	2220      	movs	r2, #32
 8001e5e:	431a      	orrs	r2, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e68:	2201      	movs	r2, #1
 8001e6a:	431a      	orrs	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	69da      	ldr	r2, [r3, #28]
 8001e74:	23c2      	movs	r3, #194	; 0xc2
 8001e76:	33ff      	adds	r3, #255	; 0xff
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d007      	beq.n	8001e8c <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001e84:	4313      	orrs	r3, r2
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68d9      	ldr	r1, [r3, #12]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68ba      	ldr	r2, [r7, #8]
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ea0:	2380      	movs	r3, #128	; 0x80
 8001ea2:	055b      	lsls	r3, r3, #21
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d01b      	beq.n	8001ee0 <HAL_ADC_Init+0x1dc>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d017      	beq.n	8001ee0 <HAL_ADC_Init+0x1dc>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d013      	beq.n	8001ee0 <HAL_ADC_Init+0x1dc>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ebc:	2b03      	cmp	r3, #3
 8001ebe:	d00f      	beq.n	8001ee0 <HAL_ADC_Init+0x1dc>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec4:	2b04      	cmp	r3, #4
 8001ec6:	d00b      	beq.n	8001ee0 <HAL_ADC_Init+0x1dc>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ecc:	2b05      	cmp	r3, #5
 8001ece:	d007      	beq.n	8001ee0 <HAL_ADC_Init+0x1dc>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed4:	2b06      	cmp	r3, #6
 8001ed6:	d003      	beq.n	8001ee0 <HAL_ADC_Init+0x1dc>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001edc:	2b07      	cmp	r3, #7
 8001ede:	d112      	bne.n	8001f06 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	695a      	ldr	r2, [r3, #20]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	2107      	movs	r1, #7
 8001eec:	438a      	bics	r2, r1
 8001eee:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	6959      	ldr	r1, [r3, #20]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001efa:	2207      	movs	r2, #7
 8001efc:	401a      	ands	r2, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	430a      	orrs	r2, r1
 8001f04:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	4a1c      	ldr	r2, [pc, #112]	; (8001f80 <HAL_ADC_Init+0x27c>)
 8001f0e:	4013      	ands	r3, r2
 8001f10:	68ba      	ldr	r2, [r7, #8]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d10b      	bne.n	8001f2e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f20:	2203      	movs	r2, #3
 8001f22:	4393      	bics	r3, r2
 8001f24:	2201      	movs	r2, #1
 8001f26:	431a      	orrs	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001f2c:	e01c      	b.n	8001f68 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f32:	2212      	movs	r2, #18
 8001f34:	4393      	bics	r3, r2
 8001f36:	2210      	movs	r2, #16
 8001f38:	431a      	orrs	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f42:	2201      	movs	r2, #1
 8001f44:	431a      	orrs	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001f4a:	230f      	movs	r3, #15
 8001f4c:	18fb      	adds	r3, r7, r3
 8001f4e:	2201      	movs	r2, #1
 8001f50:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001f52:	e009      	b.n	8001f68 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f58:	2210      	movs	r2, #16
 8001f5a:	431a      	orrs	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001f60:	230f      	movs	r3, #15
 8001f62:	18fb      	adds	r3, r7, r3
 8001f64:	2201      	movs	r2, #1
 8001f66:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f68:	230f      	movs	r3, #15
 8001f6a:	18fb      	adds	r3, r7, r3
 8001f6c:	781b      	ldrb	r3, [r3, #0]
}
 8001f6e:	0018      	movs	r0, r3
 8001f70:	46bd      	mov	sp, r7
 8001f72:	b004      	add	sp, #16
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	46c0      	nop			; (mov r8, r8)
 8001f78:	fffffefd 	.word	0xfffffefd
 8001f7c:	fffe0219 	.word	0xfffe0219
 8001f80:	833fffe7 	.word	0x833fffe7

08001f84 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f8e:	230f      	movs	r3, #15
 8001f90:	18fb      	adds	r3, r7, r3
 8001f92:	2200      	movs	r2, #0
 8001f94:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001f96:	2300      	movs	r3, #0
 8001f98:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f9e:	2380      	movs	r3, #128	; 0x80
 8001fa0:	055b      	lsls	r3, r3, #21
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d011      	beq.n	8001fca <HAL_ADC_ConfigChannel+0x46>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d00d      	beq.n	8001fca <HAL_ADC_ConfigChannel+0x46>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d009      	beq.n	8001fca <HAL_ADC_ConfigChannel+0x46>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fba:	2b03      	cmp	r3, #3
 8001fbc:	d005      	beq.n	8001fca <HAL_ADC_ConfigChannel+0x46>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	d001      	beq.n	8001fca <HAL_ADC_ConfigChannel+0x46>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2234      	movs	r2, #52	; 0x34
 8001fce:	5c9b      	ldrb	r3, [r3, r2]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d101      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x54>
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	e0bb      	b.n	8002150 <HAL_ADC_ConfigChannel+0x1cc>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2234      	movs	r2, #52	; 0x34
 8001fdc:	2101      	movs	r1, #1
 8001fde:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	2204      	movs	r2, #4
 8001fe8:	4013      	ands	r3, r2
 8001fea:	d000      	beq.n	8001fee <HAL_ADC_ConfigChannel+0x6a>
 8001fec:	e09f      	b.n	800212e <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	4a59      	ldr	r2, [pc, #356]	; (8002158 <HAL_ADC_ConfigChannel+0x1d4>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d100      	bne.n	8001ffa <HAL_ADC_ConfigChannel+0x76>
 8001ff8:	e077      	b.n	80020ea <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2201      	movs	r2, #1
 8002006:	409a      	lsls	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	430a      	orrs	r2, r1
 800200e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002014:	2380      	movs	r3, #128	; 0x80
 8002016:	055b      	lsls	r3, r3, #21
 8002018:	429a      	cmp	r2, r3
 800201a:	d037      	beq.n	800208c <HAL_ADC_ConfigChannel+0x108>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002020:	2b01      	cmp	r3, #1
 8002022:	d033      	beq.n	800208c <HAL_ADC_ConfigChannel+0x108>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002028:	2b02      	cmp	r3, #2
 800202a:	d02f      	beq.n	800208c <HAL_ADC_ConfigChannel+0x108>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002030:	2b03      	cmp	r3, #3
 8002032:	d02b      	beq.n	800208c <HAL_ADC_ConfigChannel+0x108>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002038:	2b04      	cmp	r3, #4
 800203a:	d027      	beq.n	800208c <HAL_ADC_ConfigChannel+0x108>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002040:	2b05      	cmp	r3, #5
 8002042:	d023      	beq.n	800208c <HAL_ADC_ConfigChannel+0x108>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002048:	2b06      	cmp	r3, #6
 800204a:	d01f      	beq.n	800208c <HAL_ADC_ConfigChannel+0x108>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002050:	2b07      	cmp	r3, #7
 8002052:	d01b      	beq.n	800208c <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	689a      	ldr	r2, [r3, #8]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	695b      	ldr	r3, [r3, #20]
 800205e:	2107      	movs	r1, #7
 8002060:	400b      	ands	r3, r1
 8002062:	429a      	cmp	r2, r3
 8002064:	d012      	beq.n	800208c <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	695a      	ldr	r2, [r3, #20]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2107      	movs	r1, #7
 8002072:	438a      	bics	r2, r1
 8002074:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	6959      	ldr	r1, [r3, #20]
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	2207      	movs	r2, #7
 8002082:	401a      	ands	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	430a      	orrs	r2, r1
 800208a:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b10      	cmp	r3, #16
 8002092:	d003      	beq.n	800209c <HAL_ADC_ConfigChannel+0x118>
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2b11      	cmp	r3, #17
 800209a:	d152      	bne.n	8002142 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800209c:	4b2f      	ldr	r3, [pc, #188]	; (800215c <HAL_ADC_ConfigChannel+0x1d8>)
 800209e:	6819      	ldr	r1, [r3, #0]
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2b10      	cmp	r3, #16
 80020a6:	d102      	bne.n	80020ae <HAL_ADC_ConfigChannel+0x12a>
 80020a8:	2380      	movs	r3, #128	; 0x80
 80020aa:	041b      	lsls	r3, r3, #16
 80020ac:	e001      	b.n	80020b2 <HAL_ADC_ConfigChannel+0x12e>
 80020ae:	2380      	movs	r3, #128	; 0x80
 80020b0:	03db      	lsls	r3, r3, #15
 80020b2:	4a2a      	ldr	r2, [pc, #168]	; (800215c <HAL_ADC_ConfigChannel+0x1d8>)
 80020b4:	430b      	orrs	r3, r1
 80020b6:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2b10      	cmp	r3, #16
 80020be:	d140      	bne.n	8002142 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020c0:	4b27      	ldr	r3, [pc, #156]	; (8002160 <HAL_ADC_ConfigChannel+0x1dc>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4927      	ldr	r1, [pc, #156]	; (8002164 <HAL_ADC_ConfigChannel+0x1e0>)
 80020c6:	0018      	movs	r0, r3
 80020c8:	f7fe f828 	bl	800011c <__udivsi3>
 80020cc:	0003      	movs	r3, r0
 80020ce:	001a      	movs	r2, r3
 80020d0:	0013      	movs	r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	189b      	adds	r3, r3, r2
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020da:	e002      	b.n	80020e2 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	3b01      	subs	r3, #1
 80020e0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1f9      	bne.n	80020dc <HAL_ADC_ConfigChannel+0x158>
 80020e8:	e02b      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2101      	movs	r1, #1
 80020f6:	4099      	lsls	r1, r3
 80020f8:	000b      	movs	r3, r1
 80020fa:	43d9      	mvns	r1, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	400a      	ands	r2, r1
 8002102:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2b10      	cmp	r3, #16
 800210a:	d003      	beq.n	8002114 <HAL_ADC_ConfigChannel+0x190>
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2b11      	cmp	r3, #17
 8002112:	d116      	bne.n	8002142 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002114:	4b11      	ldr	r3, [pc, #68]	; (800215c <HAL_ADC_ConfigChannel+0x1d8>)
 8002116:	6819      	ldr	r1, [r3, #0]
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2b10      	cmp	r3, #16
 800211e:	d101      	bne.n	8002124 <HAL_ADC_ConfigChannel+0x1a0>
 8002120:	4a11      	ldr	r2, [pc, #68]	; (8002168 <HAL_ADC_ConfigChannel+0x1e4>)
 8002122:	e000      	b.n	8002126 <HAL_ADC_ConfigChannel+0x1a2>
 8002124:	4a11      	ldr	r2, [pc, #68]	; (800216c <HAL_ADC_ConfigChannel+0x1e8>)
 8002126:	4b0d      	ldr	r3, [pc, #52]	; (800215c <HAL_ADC_ConfigChannel+0x1d8>)
 8002128:	400a      	ands	r2, r1
 800212a:	601a      	str	r2, [r3, #0]
 800212c:	e009      	b.n	8002142 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002132:	2220      	movs	r2, #32
 8002134:	431a      	orrs	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 800213a:	230f      	movs	r3, #15
 800213c:	18fb      	adds	r3, r7, r3
 800213e:	2201      	movs	r2, #1
 8002140:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2234      	movs	r2, #52	; 0x34
 8002146:	2100      	movs	r1, #0
 8002148:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800214a:	230f      	movs	r3, #15
 800214c:	18fb      	adds	r3, r7, r3
 800214e:	781b      	ldrb	r3, [r3, #0]
}
 8002150:	0018      	movs	r0, r3
 8002152:	46bd      	mov	sp, r7
 8002154:	b004      	add	sp, #16
 8002156:	bd80      	pop	{r7, pc}
 8002158:	00001001 	.word	0x00001001
 800215c:	40012708 	.word	0x40012708
 8002160:	20000000 	.word	0x20000000
 8002164:	000f4240 	.word	0x000f4240
 8002168:	ff7fffff 	.word	0xff7fffff
 800216c:	ffbfffff 	.word	0xffbfffff

08002170 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	0002      	movs	r2, r0
 8002178:	1dfb      	adds	r3, r7, #7
 800217a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800217c:	1dfb      	adds	r3, r7, #7
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	2b7f      	cmp	r3, #127	; 0x7f
 8002182:	d809      	bhi.n	8002198 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002184:	1dfb      	adds	r3, r7, #7
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	001a      	movs	r2, r3
 800218a:	231f      	movs	r3, #31
 800218c:	401a      	ands	r2, r3
 800218e:	4b04      	ldr	r3, [pc, #16]	; (80021a0 <__NVIC_EnableIRQ+0x30>)
 8002190:	2101      	movs	r1, #1
 8002192:	4091      	lsls	r1, r2
 8002194:	000a      	movs	r2, r1
 8002196:	601a      	str	r2, [r3, #0]
  }
}
 8002198:	46c0      	nop			; (mov r8, r8)
 800219a:	46bd      	mov	sp, r7
 800219c:	b002      	add	sp, #8
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	e000e100 	.word	0xe000e100

080021a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021a4:	b590      	push	{r4, r7, lr}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	0002      	movs	r2, r0
 80021ac:	6039      	str	r1, [r7, #0]
 80021ae:	1dfb      	adds	r3, r7, #7
 80021b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021b2:	1dfb      	adds	r3, r7, #7
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	2b7f      	cmp	r3, #127	; 0x7f
 80021b8:	d828      	bhi.n	800220c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021ba:	4a2f      	ldr	r2, [pc, #188]	; (8002278 <__NVIC_SetPriority+0xd4>)
 80021bc:	1dfb      	adds	r3, r7, #7
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	b25b      	sxtb	r3, r3
 80021c2:	089b      	lsrs	r3, r3, #2
 80021c4:	33c0      	adds	r3, #192	; 0xc0
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	589b      	ldr	r3, [r3, r2]
 80021ca:	1dfa      	adds	r2, r7, #7
 80021cc:	7812      	ldrb	r2, [r2, #0]
 80021ce:	0011      	movs	r1, r2
 80021d0:	2203      	movs	r2, #3
 80021d2:	400a      	ands	r2, r1
 80021d4:	00d2      	lsls	r2, r2, #3
 80021d6:	21ff      	movs	r1, #255	; 0xff
 80021d8:	4091      	lsls	r1, r2
 80021da:	000a      	movs	r2, r1
 80021dc:	43d2      	mvns	r2, r2
 80021de:	401a      	ands	r2, r3
 80021e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	019b      	lsls	r3, r3, #6
 80021e6:	22ff      	movs	r2, #255	; 0xff
 80021e8:	401a      	ands	r2, r3
 80021ea:	1dfb      	adds	r3, r7, #7
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	0018      	movs	r0, r3
 80021f0:	2303      	movs	r3, #3
 80021f2:	4003      	ands	r3, r0
 80021f4:	00db      	lsls	r3, r3, #3
 80021f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021f8:	481f      	ldr	r0, [pc, #124]	; (8002278 <__NVIC_SetPriority+0xd4>)
 80021fa:	1dfb      	adds	r3, r7, #7
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	b25b      	sxtb	r3, r3
 8002200:	089b      	lsrs	r3, r3, #2
 8002202:	430a      	orrs	r2, r1
 8002204:	33c0      	adds	r3, #192	; 0xc0
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800220a:	e031      	b.n	8002270 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800220c:	4a1b      	ldr	r2, [pc, #108]	; (800227c <__NVIC_SetPriority+0xd8>)
 800220e:	1dfb      	adds	r3, r7, #7
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	0019      	movs	r1, r3
 8002214:	230f      	movs	r3, #15
 8002216:	400b      	ands	r3, r1
 8002218:	3b08      	subs	r3, #8
 800221a:	089b      	lsrs	r3, r3, #2
 800221c:	3306      	adds	r3, #6
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	18d3      	adds	r3, r2, r3
 8002222:	3304      	adds	r3, #4
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	1dfa      	adds	r2, r7, #7
 8002228:	7812      	ldrb	r2, [r2, #0]
 800222a:	0011      	movs	r1, r2
 800222c:	2203      	movs	r2, #3
 800222e:	400a      	ands	r2, r1
 8002230:	00d2      	lsls	r2, r2, #3
 8002232:	21ff      	movs	r1, #255	; 0xff
 8002234:	4091      	lsls	r1, r2
 8002236:	000a      	movs	r2, r1
 8002238:	43d2      	mvns	r2, r2
 800223a:	401a      	ands	r2, r3
 800223c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	019b      	lsls	r3, r3, #6
 8002242:	22ff      	movs	r2, #255	; 0xff
 8002244:	401a      	ands	r2, r3
 8002246:	1dfb      	adds	r3, r7, #7
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	0018      	movs	r0, r3
 800224c:	2303      	movs	r3, #3
 800224e:	4003      	ands	r3, r0
 8002250:	00db      	lsls	r3, r3, #3
 8002252:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002254:	4809      	ldr	r0, [pc, #36]	; (800227c <__NVIC_SetPriority+0xd8>)
 8002256:	1dfb      	adds	r3, r7, #7
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	001c      	movs	r4, r3
 800225c:	230f      	movs	r3, #15
 800225e:	4023      	ands	r3, r4
 8002260:	3b08      	subs	r3, #8
 8002262:	089b      	lsrs	r3, r3, #2
 8002264:	430a      	orrs	r2, r1
 8002266:	3306      	adds	r3, #6
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	18c3      	adds	r3, r0, r3
 800226c:	3304      	adds	r3, #4
 800226e:	601a      	str	r2, [r3, #0]
}
 8002270:	46c0      	nop			; (mov r8, r8)
 8002272:	46bd      	mov	sp, r7
 8002274:	b003      	add	sp, #12
 8002276:	bd90      	pop	{r4, r7, pc}
 8002278:	e000e100 	.word	0xe000e100
 800227c:	e000ed00 	.word	0xe000ed00

08002280 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	1e5a      	subs	r2, r3, #1
 800228c:	2380      	movs	r3, #128	; 0x80
 800228e:	045b      	lsls	r3, r3, #17
 8002290:	429a      	cmp	r2, r3
 8002292:	d301      	bcc.n	8002298 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002294:	2301      	movs	r3, #1
 8002296:	e010      	b.n	80022ba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002298:	4b0a      	ldr	r3, [pc, #40]	; (80022c4 <SysTick_Config+0x44>)
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	3a01      	subs	r2, #1
 800229e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022a0:	2301      	movs	r3, #1
 80022a2:	425b      	negs	r3, r3
 80022a4:	2103      	movs	r1, #3
 80022a6:	0018      	movs	r0, r3
 80022a8:	f7ff ff7c 	bl	80021a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022ac:	4b05      	ldr	r3, [pc, #20]	; (80022c4 <SysTick_Config+0x44>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022b2:	4b04      	ldr	r3, [pc, #16]	; (80022c4 <SysTick_Config+0x44>)
 80022b4:	2207      	movs	r2, #7
 80022b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	0018      	movs	r0, r3
 80022bc:	46bd      	mov	sp, r7
 80022be:	b002      	add	sp, #8
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	46c0      	nop			; (mov r8, r8)
 80022c4:	e000e010 	.word	0xe000e010

080022c8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60b9      	str	r1, [r7, #8]
 80022d0:	607a      	str	r2, [r7, #4]
 80022d2:	210f      	movs	r1, #15
 80022d4:	187b      	adds	r3, r7, r1
 80022d6:	1c02      	adds	r2, r0, #0
 80022d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80022da:	68ba      	ldr	r2, [r7, #8]
 80022dc:	187b      	adds	r3, r7, r1
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	b25b      	sxtb	r3, r3
 80022e2:	0011      	movs	r1, r2
 80022e4:	0018      	movs	r0, r3
 80022e6:	f7ff ff5d 	bl	80021a4 <__NVIC_SetPriority>
}
 80022ea:	46c0      	nop			; (mov r8, r8)
 80022ec:	46bd      	mov	sp, r7
 80022ee:	b004      	add	sp, #16
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b082      	sub	sp, #8
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	0002      	movs	r2, r0
 80022fa:	1dfb      	adds	r3, r7, #7
 80022fc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022fe:	1dfb      	adds	r3, r7, #7
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	b25b      	sxtb	r3, r3
 8002304:	0018      	movs	r0, r3
 8002306:	f7ff ff33 	bl	8002170 <__NVIC_EnableIRQ>
}
 800230a:	46c0      	nop			; (mov r8, r8)
 800230c:	46bd      	mov	sp, r7
 800230e:	b002      	add	sp, #8
 8002310:	bd80      	pop	{r7, pc}

08002312 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	0018      	movs	r0, r3
 800231e:	f7ff ffaf 	bl	8002280 <SysTick_Config>
 8002322:	0003      	movs	r3, r0
}
 8002324:	0018      	movs	r0, r3
 8002326:	46bd      	mov	sp, r7
 8002328:	b002      	add	sp, #8
 800232a:	bd80      	pop	{r7, pc}

0800232c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b086      	sub	sp, #24
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002336:	2300      	movs	r3, #0
 8002338:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800233a:	e14f      	b.n	80025dc <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2101      	movs	r1, #1
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	4091      	lsls	r1, r2
 8002346:	000a      	movs	r2, r1
 8002348:	4013      	ands	r3, r2
 800234a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d100      	bne.n	8002354 <HAL_GPIO_Init+0x28>
 8002352:	e140      	b.n	80025d6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	2203      	movs	r2, #3
 800235a:	4013      	ands	r3, r2
 800235c:	2b01      	cmp	r3, #1
 800235e:	d005      	beq.n	800236c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	2203      	movs	r2, #3
 8002366:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002368:	2b02      	cmp	r3, #2
 800236a:	d130      	bne.n	80023ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	2203      	movs	r2, #3
 8002378:	409a      	lsls	r2, r3
 800237a:	0013      	movs	r3, r2
 800237c:	43da      	mvns	r2, r3
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	4013      	ands	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	68da      	ldr	r2, [r3, #12]
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	409a      	lsls	r2, r3
 800238e:	0013      	movs	r3, r2
 8002390:	693a      	ldr	r2, [r7, #16]
 8002392:	4313      	orrs	r3, r2
 8002394:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023a2:	2201      	movs	r2, #1
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	409a      	lsls	r2, r3
 80023a8:	0013      	movs	r3, r2
 80023aa:	43da      	mvns	r2, r3
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	4013      	ands	r3, r2
 80023b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	091b      	lsrs	r3, r3, #4
 80023b8:	2201      	movs	r2, #1
 80023ba:	401a      	ands	r2, r3
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	409a      	lsls	r2, r3
 80023c0:	0013      	movs	r3, r2
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	2203      	movs	r2, #3
 80023d4:	4013      	ands	r3, r2
 80023d6:	2b03      	cmp	r3, #3
 80023d8:	d017      	beq.n	800240a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	2203      	movs	r2, #3
 80023e6:	409a      	lsls	r2, r3
 80023e8:	0013      	movs	r3, r2
 80023ea:	43da      	mvns	r2, r3
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	4013      	ands	r3, r2
 80023f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	689a      	ldr	r2, [r3, #8]
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	409a      	lsls	r2, r3
 80023fc:	0013      	movs	r3, r2
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	4313      	orrs	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2203      	movs	r2, #3
 8002410:	4013      	ands	r3, r2
 8002412:	2b02      	cmp	r3, #2
 8002414:	d123      	bne.n	800245e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	08da      	lsrs	r2, r3, #3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	3208      	adds	r2, #8
 800241e:	0092      	lsls	r2, r2, #2
 8002420:	58d3      	ldr	r3, [r2, r3]
 8002422:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	2207      	movs	r2, #7
 8002428:	4013      	ands	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	220f      	movs	r2, #15
 800242e:	409a      	lsls	r2, r3
 8002430:	0013      	movs	r3, r2
 8002432:	43da      	mvns	r2, r3
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	4013      	ands	r3, r2
 8002438:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	691a      	ldr	r2, [r3, #16]
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	2107      	movs	r1, #7
 8002442:	400b      	ands	r3, r1
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	409a      	lsls	r2, r3
 8002448:	0013      	movs	r3, r2
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	4313      	orrs	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	08da      	lsrs	r2, r3, #3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3208      	adds	r2, #8
 8002458:	0092      	lsls	r2, r2, #2
 800245a:	6939      	ldr	r1, [r7, #16]
 800245c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	2203      	movs	r2, #3
 800246a:	409a      	lsls	r2, r3
 800246c:	0013      	movs	r3, r2
 800246e:	43da      	mvns	r2, r3
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	4013      	ands	r3, r2
 8002474:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2203      	movs	r2, #3
 800247c:	401a      	ands	r2, r3
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	409a      	lsls	r2, r3
 8002484:	0013      	movs	r3, r2
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	4313      	orrs	r3, r2
 800248a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685a      	ldr	r2, [r3, #4]
 8002496:	23c0      	movs	r3, #192	; 0xc0
 8002498:	029b      	lsls	r3, r3, #10
 800249a:	4013      	ands	r3, r2
 800249c:	d100      	bne.n	80024a0 <HAL_GPIO_Init+0x174>
 800249e:	e09a      	b.n	80025d6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024a0:	4b54      	ldr	r3, [pc, #336]	; (80025f4 <HAL_GPIO_Init+0x2c8>)
 80024a2:	699a      	ldr	r2, [r3, #24]
 80024a4:	4b53      	ldr	r3, [pc, #332]	; (80025f4 <HAL_GPIO_Init+0x2c8>)
 80024a6:	2101      	movs	r1, #1
 80024a8:	430a      	orrs	r2, r1
 80024aa:	619a      	str	r2, [r3, #24]
 80024ac:	4b51      	ldr	r3, [pc, #324]	; (80025f4 <HAL_GPIO_Init+0x2c8>)
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	2201      	movs	r2, #1
 80024b2:	4013      	ands	r3, r2
 80024b4:	60bb      	str	r3, [r7, #8]
 80024b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024b8:	4a4f      	ldr	r2, [pc, #316]	; (80025f8 <HAL_GPIO_Init+0x2cc>)
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	089b      	lsrs	r3, r3, #2
 80024be:	3302      	adds	r3, #2
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	589b      	ldr	r3, [r3, r2]
 80024c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	2203      	movs	r2, #3
 80024ca:	4013      	ands	r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	220f      	movs	r2, #15
 80024d0:	409a      	lsls	r2, r3
 80024d2:	0013      	movs	r3, r2
 80024d4:	43da      	mvns	r2, r3
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	4013      	ands	r3, r2
 80024da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	2390      	movs	r3, #144	; 0x90
 80024e0:	05db      	lsls	r3, r3, #23
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d013      	beq.n	800250e <HAL_GPIO_Init+0x1e2>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a44      	ldr	r2, [pc, #272]	; (80025fc <HAL_GPIO_Init+0x2d0>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d00d      	beq.n	800250a <HAL_GPIO_Init+0x1de>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a43      	ldr	r2, [pc, #268]	; (8002600 <HAL_GPIO_Init+0x2d4>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d007      	beq.n	8002506 <HAL_GPIO_Init+0x1da>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a42      	ldr	r2, [pc, #264]	; (8002604 <HAL_GPIO_Init+0x2d8>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d101      	bne.n	8002502 <HAL_GPIO_Init+0x1d6>
 80024fe:	2303      	movs	r3, #3
 8002500:	e006      	b.n	8002510 <HAL_GPIO_Init+0x1e4>
 8002502:	2305      	movs	r3, #5
 8002504:	e004      	b.n	8002510 <HAL_GPIO_Init+0x1e4>
 8002506:	2302      	movs	r3, #2
 8002508:	e002      	b.n	8002510 <HAL_GPIO_Init+0x1e4>
 800250a:	2301      	movs	r3, #1
 800250c:	e000      	b.n	8002510 <HAL_GPIO_Init+0x1e4>
 800250e:	2300      	movs	r3, #0
 8002510:	697a      	ldr	r2, [r7, #20]
 8002512:	2103      	movs	r1, #3
 8002514:	400a      	ands	r2, r1
 8002516:	0092      	lsls	r2, r2, #2
 8002518:	4093      	lsls	r3, r2
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	4313      	orrs	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002520:	4935      	ldr	r1, [pc, #212]	; (80025f8 <HAL_GPIO_Init+0x2cc>)
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	089b      	lsrs	r3, r3, #2
 8002526:	3302      	adds	r3, #2
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800252e:	4b36      	ldr	r3, [pc, #216]	; (8002608 <HAL_GPIO_Init+0x2dc>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	43da      	mvns	r2, r3
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	4013      	ands	r3, r2
 800253c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685a      	ldr	r2, [r3, #4]
 8002542:	2380      	movs	r3, #128	; 0x80
 8002544:	025b      	lsls	r3, r3, #9
 8002546:	4013      	ands	r3, r2
 8002548:	d003      	beq.n	8002552 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	4313      	orrs	r3, r2
 8002550:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002552:	4b2d      	ldr	r3, [pc, #180]	; (8002608 <HAL_GPIO_Init+0x2dc>)
 8002554:	693a      	ldr	r2, [r7, #16]
 8002556:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002558:	4b2b      	ldr	r3, [pc, #172]	; (8002608 <HAL_GPIO_Init+0x2dc>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	43da      	mvns	r2, r3
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	4013      	ands	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	2380      	movs	r3, #128	; 0x80
 800256e:	029b      	lsls	r3, r3, #10
 8002570:	4013      	ands	r3, r2
 8002572:	d003      	beq.n	800257c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	4313      	orrs	r3, r2
 800257a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800257c:	4b22      	ldr	r3, [pc, #136]	; (8002608 <HAL_GPIO_Init+0x2dc>)
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002582:	4b21      	ldr	r3, [pc, #132]	; (8002608 <HAL_GPIO_Init+0x2dc>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	43da      	mvns	r2, r3
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	4013      	ands	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685a      	ldr	r2, [r3, #4]
 8002596:	2380      	movs	r3, #128	; 0x80
 8002598:	035b      	lsls	r3, r3, #13
 800259a:	4013      	ands	r3, r2
 800259c:	d003      	beq.n	80025a6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80025a6:	4b18      	ldr	r3, [pc, #96]	; (8002608 <HAL_GPIO_Init+0x2dc>)
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80025ac:	4b16      	ldr	r3, [pc, #88]	; (8002608 <HAL_GPIO_Init+0x2dc>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	43da      	mvns	r2, r3
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	4013      	ands	r3, r2
 80025ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	2380      	movs	r3, #128	; 0x80
 80025c2:	039b      	lsls	r3, r3, #14
 80025c4:	4013      	ands	r3, r2
 80025c6:	d003      	beq.n	80025d0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80025d0:	4b0d      	ldr	r3, [pc, #52]	; (8002608 <HAL_GPIO_Init+0x2dc>)
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	3301      	adds	r3, #1
 80025da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	40da      	lsrs	r2, r3
 80025e4:	1e13      	subs	r3, r2, #0
 80025e6:	d000      	beq.n	80025ea <HAL_GPIO_Init+0x2be>
 80025e8:	e6a8      	b.n	800233c <HAL_GPIO_Init+0x10>
  } 
}
 80025ea:	46c0      	nop			; (mov r8, r8)
 80025ec:	46c0      	nop			; (mov r8, r8)
 80025ee:	46bd      	mov	sp, r7
 80025f0:	b006      	add	sp, #24
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	40021000 	.word	0x40021000
 80025f8:	40010000 	.word	0x40010000
 80025fc:	48000400 	.word	0x48000400
 8002600:	48000800 	.word	0x48000800
 8002604:	48000c00 	.word	0x48000c00
 8002608:	40010400 	.word	0x40010400

0800260c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	0008      	movs	r0, r1
 8002616:	0011      	movs	r1, r2
 8002618:	1cbb      	adds	r3, r7, #2
 800261a:	1c02      	adds	r2, r0, #0
 800261c:	801a      	strh	r2, [r3, #0]
 800261e:	1c7b      	adds	r3, r7, #1
 8002620:	1c0a      	adds	r2, r1, #0
 8002622:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002624:	1c7b      	adds	r3, r7, #1
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d004      	beq.n	8002636 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800262c:	1cbb      	adds	r3, r7, #2
 800262e:	881a      	ldrh	r2, [r3, #0]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002634:	e003      	b.n	800263e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002636:	1cbb      	adds	r3, r7, #2
 8002638:	881a      	ldrh	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800263e:	46c0      	nop			; (mov r8, r8)
 8002640:	46bd      	mov	sp, r7
 8002642:	b002      	add	sp, #8
 8002644:	bd80      	pop	{r7, pc}
	...

08002648 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e082      	b.n	8002760 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2241      	movs	r2, #65	; 0x41
 800265e:	5c9b      	ldrb	r3, [r3, r2]
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d107      	bne.n	8002676 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2240      	movs	r2, #64	; 0x40
 800266a:	2100      	movs	r1, #0
 800266c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	0018      	movs	r0, r3
 8002672:	f7ff f933 	bl	80018dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2241      	movs	r2, #65	; 0x41
 800267a:	2124      	movs	r1, #36	; 0x24
 800267c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2101      	movs	r1, #1
 800268a:	438a      	bics	r2, r1
 800268c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4934      	ldr	r1, [pc, #208]	; (8002768 <HAL_I2C_Init+0x120>)
 8002698:	400a      	ands	r2, r1
 800269a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	689a      	ldr	r2, [r3, #8]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4931      	ldr	r1, [pc, #196]	; (800276c <HAL_I2C_Init+0x124>)
 80026a8:	400a      	ands	r2, r1
 80026aa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d108      	bne.n	80026c6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689a      	ldr	r2, [r3, #8]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2180      	movs	r1, #128	; 0x80
 80026be:	0209      	lsls	r1, r1, #8
 80026c0:	430a      	orrs	r2, r1
 80026c2:	609a      	str	r2, [r3, #8]
 80026c4:	e007      	b.n	80026d6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	689a      	ldr	r2, [r3, #8]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2184      	movs	r1, #132	; 0x84
 80026d0:	0209      	lsls	r1, r1, #8
 80026d2:	430a      	orrs	r2, r1
 80026d4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d104      	bne.n	80026e8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2280      	movs	r2, #128	; 0x80
 80026e4:	0112      	lsls	r2, r2, #4
 80026e6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	685a      	ldr	r2, [r3, #4]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	491f      	ldr	r1, [pc, #124]	; (8002770 <HAL_I2C_Init+0x128>)
 80026f4:	430a      	orrs	r2, r1
 80026f6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68da      	ldr	r2, [r3, #12]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	491a      	ldr	r1, [pc, #104]	; (800276c <HAL_I2C_Init+0x124>)
 8002704:	400a      	ands	r2, r1
 8002706:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	691a      	ldr	r2, [r3, #16]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	695b      	ldr	r3, [r3, #20]
 8002710:	431a      	orrs	r2, r3
 8002712:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	69d9      	ldr	r1, [r3, #28]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a1a      	ldr	r2, [r3, #32]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	430a      	orrs	r2, r1
 8002730:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2101      	movs	r1, #1
 800273e:	430a      	orrs	r2, r1
 8002740:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2200      	movs	r2, #0
 8002746:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2241      	movs	r2, #65	; 0x41
 800274c:	2120      	movs	r1, #32
 800274e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2242      	movs	r2, #66	; 0x42
 800275a:	2100      	movs	r1, #0
 800275c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}
 8002760:	0018      	movs	r0, r3
 8002762:	46bd      	mov	sp, r7
 8002764:	b002      	add	sp, #8
 8002766:	bd80      	pop	{r7, pc}
 8002768:	f0ffffff 	.word	0xf0ffffff
 800276c:	ffff7fff 	.word	0xffff7fff
 8002770:	02008000 	.word	0x02008000

08002774 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002774:	b590      	push	{r4, r7, lr}
 8002776:	b089      	sub	sp, #36	; 0x24
 8002778:	af02      	add	r7, sp, #8
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	0008      	movs	r0, r1
 800277e:	607a      	str	r2, [r7, #4]
 8002780:	0019      	movs	r1, r3
 8002782:	230a      	movs	r3, #10
 8002784:	18fb      	adds	r3, r7, r3
 8002786:	1c02      	adds	r2, r0, #0
 8002788:	801a      	strh	r2, [r3, #0]
 800278a:	2308      	movs	r3, #8
 800278c:	18fb      	adds	r3, r7, r3
 800278e:	1c0a      	adds	r2, r1, #0
 8002790:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2241      	movs	r2, #65	; 0x41
 8002796:	5c9b      	ldrb	r3, [r3, r2]
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b20      	cmp	r3, #32
 800279c:	d000      	beq.n	80027a0 <HAL_I2C_Master_Transmit+0x2c>
 800279e:	e0e7      	b.n	8002970 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2240      	movs	r2, #64	; 0x40
 80027a4:	5c9b      	ldrb	r3, [r3, r2]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d101      	bne.n	80027ae <HAL_I2C_Master_Transmit+0x3a>
 80027aa:	2302      	movs	r3, #2
 80027ac:	e0e1      	b.n	8002972 <HAL_I2C_Master_Transmit+0x1fe>
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2240      	movs	r2, #64	; 0x40
 80027b2:	2101      	movs	r1, #1
 80027b4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027b6:	f7ff fa77 	bl	8001ca8 <HAL_GetTick>
 80027ba:	0003      	movs	r3, r0
 80027bc:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027be:	2380      	movs	r3, #128	; 0x80
 80027c0:	0219      	lsls	r1, r3, #8
 80027c2:	68f8      	ldr	r0, [r7, #12]
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	9300      	str	r3, [sp, #0]
 80027c8:	2319      	movs	r3, #25
 80027ca:	2201      	movs	r2, #1
 80027cc:	f000 fc24 	bl	8003018 <I2C_WaitOnFlagUntilTimeout>
 80027d0:	1e03      	subs	r3, r0, #0
 80027d2:	d001      	beq.n	80027d8 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e0cc      	b.n	8002972 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2241      	movs	r2, #65	; 0x41
 80027dc:	2121      	movs	r1, #33	; 0x21
 80027de:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2242      	movs	r2, #66	; 0x42
 80027e4:	2110      	movs	r1, #16
 80027e6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2200      	movs	r2, #0
 80027ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2208      	movs	r2, #8
 80027f8:	18ba      	adds	r2, r7, r2
 80027fa:	8812      	ldrh	r2, [r2, #0]
 80027fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2200      	movs	r2, #0
 8002802:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002808:	b29b      	uxth	r3, r3
 800280a:	2bff      	cmp	r3, #255	; 0xff
 800280c:	d911      	bls.n	8002832 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	22ff      	movs	r2, #255	; 0xff
 8002812:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002818:	b2da      	uxtb	r2, r3
 800281a:	2380      	movs	r3, #128	; 0x80
 800281c:	045c      	lsls	r4, r3, #17
 800281e:	230a      	movs	r3, #10
 8002820:	18fb      	adds	r3, r7, r3
 8002822:	8819      	ldrh	r1, [r3, #0]
 8002824:	68f8      	ldr	r0, [r7, #12]
 8002826:	4b55      	ldr	r3, [pc, #340]	; (800297c <HAL_I2C_Master_Transmit+0x208>)
 8002828:	9300      	str	r3, [sp, #0]
 800282a:	0023      	movs	r3, r4
 800282c:	f000 fd28 	bl	8003280 <I2C_TransferConfig>
 8002830:	e075      	b.n	800291e <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002836:	b29a      	uxth	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002840:	b2da      	uxtb	r2, r3
 8002842:	2380      	movs	r3, #128	; 0x80
 8002844:	049c      	lsls	r4, r3, #18
 8002846:	230a      	movs	r3, #10
 8002848:	18fb      	adds	r3, r7, r3
 800284a:	8819      	ldrh	r1, [r3, #0]
 800284c:	68f8      	ldr	r0, [r7, #12]
 800284e:	4b4b      	ldr	r3, [pc, #300]	; (800297c <HAL_I2C_Master_Transmit+0x208>)
 8002850:	9300      	str	r3, [sp, #0]
 8002852:	0023      	movs	r3, r4
 8002854:	f000 fd14 	bl	8003280 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002858:	e061      	b.n	800291e <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	0018      	movs	r0, r3
 8002862:	f000 fc18 	bl	8003096 <I2C_WaitOnTXISFlagUntilTimeout>
 8002866:	1e03      	subs	r3, r0, #0
 8002868:	d001      	beq.n	800286e <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e081      	b.n	8002972 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002872:	781a      	ldrb	r2, [r3, #0]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287e:	1c5a      	adds	r2, r3, #1
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002888:	b29b      	uxth	r3, r3
 800288a:	3b01      	subs	r3, #1
 800288c:	b29a      	uxth	r2, r3
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002896:	3b01      	subs	r3, #1
 8002898:	b29a      	uxth	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d03a      	beq.n	800291e <HAL_I2C_Master_Transmit+0x1aa>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d136      	bne.n	800291e <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80028b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	9300      	str	r3, [sp, #0]
 80028b8:	0013      	movs	r3, r2
 80028ba:	2200      	movs	r2, #0
 80028bc:	2180      	movs	r1, #128	; 0x80
 80028be:	f000 fbab 	bl	8003018 <I2C_WaitOnFlagUntilTimeout>
 80028c2:	1e03      	subs	r3, r0, #0
 80028c4:	d001      	beq.n	80028ca <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e053      	b.n	8002972 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	2bff      	cmp	r3, #255	; 0xff
 80028d2:	d911      	bls.n	80028f8 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	22ff      	movs	r2, #255	; 0xff
 80028d8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028de:	b2da      	uxtb	r2, r3
 80028e0:	2380      	movs	r3, #128	; 0x80
 80028e2:	045c      	lsls	r4, r3, #17
 80028e4:	230a      	movs	r3, #10
 80028e6:	18fb      	adds	r3, r7, r3
 80028e8:	8819      	ldrh	r1, [r3, #0]
 80028ea:	68f8      	ldr	r0, [r7, #12]
 80028ec:	2300      	movs	r3, #0
 80028ee:	9300      	str	r3, [sp, #0]
 80028f0:	0023      	movs	r3, r4
 80028f2:	f000 fcc5 	bl	8003280 <I2C_TransferConfig>
 80028f6:	e012      	b.n	800291e <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028fc:	b29a      	uxth	r2, r3
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002906:	b2da      	uxtb	r2, r3
 8002908:	2380      	movs	r3, #128	; 0x80
 800290a:	049c      	lsls	r4, r3, #18
 800290c:	230a      	movs	r3, #10
 800290e:	18fb      	adds	r3, r7, r3
 8002910:	8819      	ldrh	r1, [r3, #0]
 8002912:	68f8      	ldr	r0, [r7, #12]
 8002914:	2300      	movs	r3, #0
 8002916:	9300      	str	r3, [sp, #0]
 8002918:	0023      	movs	r3, r4
 800291a:	f000 fcb1 	bl	8003280 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002922:	b29b      	uxth	r3, r3
 8002924:	2b00      	cmp	r3, #0
 8002926:	d198      	bne.n	800285a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002928:	697a      	ldr	r2, [r7, #20]
 800292a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	0018      	movs	r0, r3
 8002930:	f000 fbf0 	bl	8003114 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002934:	1e03      	subs	r3, r0, #0
 8002936:	d001      	beq.n	800293c <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e01a      	b.n	8002972 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2220      	movs	r2, #32
 8002942:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	490c      	ldr	r1, [pc, #48]	; (8002980 <HAL_I2C_Master_Transmit+0x20c>)
 8002950:	400a      	ands	r2, r1
 8002952:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2241      	movs	r2, #65	; 0x41
 8002958:	2120      	movs	r1, #32
 800295a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2242      	movs	r2, #66	; 0x42
 8002960:	2100      	movs	r1, #0
 8002962:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2240      	movs	r2, #64	; 0x40
 8002968:	2100      	movs	r1, #0
 800296a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800296c:	2300      	movs	r3, #0
 800296e:	e000      	b.n	8002972 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8002970:	2302      	movs	r3, #2
  }
}
 8002972:	0018      	movs	r0, r3
 8002974:	46bd      	mov	sp, r7
 8002976:	b007      	add	sp, #28
 8002978:	bd90      	pop	{r4, r7, pc}
 800297a:	46c0      	nop			; (mov r8, r8)
 800297c:	80002000 	.word	0x80002000
 8002980:	fe00e800 	.word	0xfe00e800

08002984 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002984:	b590      	push	{r4, r7, lr}
 8002986:	b089      	sub	sp, #36	; 0x24
 8002988:	af02      	add	r7, sp, #8
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	000c      	movs	r4, r1
 800298e:	0010      	movs	r0, r2
 8002990:	0019      	movs	r1, r3
 8002992:	230a      	movs	r3, #10
 8002994:	18fb      	adds	r3, r7, r3
 8002996:	1c22      	adds	r2, r4, #0
 8002998:	801a      	strh	r2, [r3, #0]
 800299a:	2308      	movs	r3, #8
 800299c:	18fb      	adds	r3, r7, r3
 800299e:	1c02      	adds	r2, r0, #0
 80029a0:	801a      	strh	r2, [r3, #0]
 80029a2:	1dbb      	adds	r3, r7, #6
 80029a4:	1c0a      	adds	r2, r1, #0
 80029a6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2241      	movs	r2, #65	; 0x41
 80029ac:	5c9b      	ldrb	r3, [r3, r2]
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	2b20      	cmp	r3, #32
 80029b2:	d000      	beq.n	80029b6 <HAL_I2C_Mem_Write+0x32>
 80029b4:	e10c      	b.n	8002bd0 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80029b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d004      	beq.n	80029c6 <HAL_I2C_Mem_Write+0x42>
 80029bc:	232c      	movs	r3, #44	; 0x2c
 80029be:	18fb      	adds	r3, r7, r3
 80029c0:	881b      	ldrh	r3, [r3, #0]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d105      	bne.n	80029d2 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2280      	movs	r2, #128	; 0x80
 80029ca:	0092      	lsls	r2, r2, #2
 80029cc:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e0ff      	b.n	8002bd2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2240      	movs	r2, #64	; 0x40
 80029d6:	5c9b      	ldrb	r3, [r3, r2]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d101      	bne.n	80029e0 <HAL_I2C_Mem_Write+0x5c>
 80029dc:	2302      	movs	r3, #2
 80029de:	e0f8      	b.n	8002bd2 <HAL_I2C_Mem_Write+0x24e>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2240      	movs	r2, #64	; 0x40
 80029e4:	2101      	movs	r1, #1
 80029e6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80029e8:	f7ff f95e 	bl	8001ca8 <HAL_GetTick>
 80029ec:	0003      	movs	r3, r0
 80029ee:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80029f0:	2380      	movs	r3, #128	; 0x80
 80029f2:	0219      	lsls	r1, r3, #8
 80029f4:	68f8      	ldr	r0, [r7, #12]
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	9300      	str	r3, [sp, #0]
 80029fa:	2319      	movs	r3, #25
 80029fc:	2201      	movs	r2, #1
 80029fe:	f000 fb0b 	bl	8003018 <I2C_WaitOnFlagUntilTimeout>
 8002a02:	1e03      	subs	r3, r0, #0
 8002a04:	d001      	beq.n	8002a0a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e0e3      	b.n	8002bd2 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2241      	movs	r2, #65	; 0x41
 8002a0e:	2121      	movs	r1, #33	; 0x21
 8002a10:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2242      	movs	r2, #66	; 0x42
 8002a16:	2140      	movs	r1, #64	; 0x40
 8002a18:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a24:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	222c      	movs	r2, #44	; 0x2c
 8002a2a:	18ba      	adds	r2, r7, r2
 8002a2c:	8812      	ldrh	r2, [r2, #0]
 8002a2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2200      	movs	r2, #0
 8002a34:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a36:	1dbb      	adds	r3, r7, #6
 8002a38:	881c      	ldrh	r4, [r3, #0]
 8002a3a:	2308      	movs	r3, #8
 8002a3c:	18fb      	adds	r3, r7, r3
 8002a3e:	881a      	ldrh	r2, [r3, #0]
 8002a40:	230a      	movs	r3, #10
 8002a42:	18fb      	adds	r3, r7, r3
 8002a44:	8819      	ldrh	r1, [r3, #0]
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	9301      	str	r3, [sp, #4]
 8002a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a4e:	9300      	str	r3, [sp, #0]
 8002a50:	0023      	movs	r3, r4
 8002a52:	f000 f9f9 	bl	8002e48 <I2C_RequestMemoryWrite>
 8002a56:	1e03      	subs	r3, r0, #0
 8002a58:	d005      	beq.n	8002a66 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2240      	movs	r2, #64	; 0x40
 8002a5e:	2100      	movs	r1, #0
 8002a60:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e0b5      	b.n	8002bd2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	2bff      	cmp	r3, #255	; 0xff
 8002a6e:	d911      	bls.n	8002a94 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	22ff      	movs	r2, #255	; 0xff
 8002a74:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	2380      	movs	r3, #128	; 0x80
 8002a7e:	045c      	lsls	r4, r3, #17
 8002a80:	230a      	movs	r3, #10
 8002a82:	18fb      	adds	r3, r7, r3
 8002a84:	8819      	ldrh	r1, [r3, #0]
 8002a86:	68f8      	ldr	r0, [r7, #12]
 8002a88:	2300      	movs	r3, #0
 8002a8a:	9300      	str	r3, [sp, #0]
 8002a8c:	0023      	movs	r3, r4
 8002a8e:	f000 fbf7 	bl	8003280 <I2C_TransferConfig>
 8002a92:	e012      	b.n	8002aba <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aa2:	b2da      	uxtb	r2, r3
 8002aa4:	2380      	movs	r3, #128	; 0x80
 8002aa6:	049c      	lsls	r4, r3, #18
 8002aa8:	230a      	movs	r3, #10
 8002aaa:	18fb      	adds	r3, r7, r3
 8002aac:	8819      	ldrh	r1, [r3, #0]
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	9300      	str	r3, [sp, #0]
 8002ab4:	0023      	movs	r3, r4
 8002ab6:	f000 fbe3 	bl	8003280 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	0018      	movs	r0, r3
 8002ac2:	f000 fae8 	bl	8003096 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ac6:	1e03      	subs	r3, r0, #0
 8002ac8:	d001      	beq.n	8002ace <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e081      	b.n	8002bd2 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad2:	781a      	ldrb	r2, [r3, #0]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ade:	1c5a      	adds	r2, r3, #1
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	3b01      	subs	r3, #1
 8002aec:	b29a      	uxth	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af6:	3b01      	subs	r3, #1
 8002af8:	b29a      	uxth	r2, r3
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d03a      	beq.n	8002b7e <HAL_I2C_Mem_Write+0x1fa>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d136      	bne.n	8002b7e <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002b10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b12:	68f8      	ldr	r0, [r7, #12]
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	0013      	movs	r3, r2
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2180      	movs	r1, #128	; 0x80
 8002b1e:	f000 fa7b 	bl	8003018 <I2C_WaitOnFlagUntilTimeout>
 8002b22:	1e03      	subs	r3, r0, #0
 8002b24:	d001      	beq.n	8002b2a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e053      	b.n	8002bd2 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	2bff      	cmp	r3, #255	; 0xff
 8002b32:	d911      	bls.n	8002b58 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	22ff      	movs	r2, #255	; 0xff
 8002b38:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	2380      	movs	r3, #128	; 0x80
 8002b42:	045c      	lsls	r4, r3, #17
 8002b44:	230a      	movs	r3, #10
 8002b46:	18fb      	adds	r3, r7, r3
 8002b48:	8819      	ldrh	r1, [r3, #0]
 8002b4a:	68f8      	ldr	r0, [r7, #12]
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	0023      	movs	r3, r4
 8002b52:	f000 fb95 	bl	8003280 <I2C_TransferConfig>
 8002b56:	e012      	b.n	8002b7e <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b66:	b2da      	uxtb	r2, r3
 8002b68:	2380      	movs	r3, #128	; 0x80
 8002b6a:	049c      	lsls	r4, r3, #18
 8002b6c:	230a      	movs	r3, #10
 8002b6e:	18fb      	adds	r3, r7, r3
 8002b70:	8819      	ldrh	r1, [r3, #0]
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	2300      	movs	r3, #0
 8002b76:	9300      	str	r3, [sp, #0]
 8002b78:	0023      	movs	r3, r4
 8002b7a:	f000 fb81 	bl	8003280 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d198      	bne.n	8002aba <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b88:	697a      	ldr	r2, [r7, #20]
 8002b8a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	0018      	movs	r0, r3
 8002b90:	f000 fac0 	bl	8003114 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b94:	1e03      	subs	r3, r0, #0
 8002b96:	d001      	beq.n	8002b9c <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e01a      	b.n	8002bd2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	685a      	ldr	r2, [r3, #4]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	490b      	ldr	r1, [pc, #44]	; (8002bdc <HAL_I2C_Mem_Write+0x258>)
 8002bb0:	400a      	ands	r2, r1
 8002bb2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2241      	movs	r2, #65	; 0x41
 8002bb8:	2120      	movs	r1, #32
 8002bba:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2242      	movs	r2, #66	; 0x42
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2240      	movs	r2, #64	; 0x40
 8002bc8:	2100      	movs	r1, #0
 8002bca:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	e000      	b.n	8002bd2 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8002bd0:	2302      	movs	r3, #2
  }
}
 8002bd2:	0018      	movs	r0, r3
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	b007      	add	sp, #28
 8002bd8:	bd90      	pop	{r4, r7, pc}
 8002bda:	46c0      	nop			; (mov r8, r8)
 8002bdc:	fe00e800 	.word	0xfe00e800

08002be0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002be0:	b590      	push	{r4, r7, lr}
 8002be2:	b089      	sub	sp, #36	; 0x24
 8002be4:	af02      	add	r7, sp, #8
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	000c      	movs	r4, r1
 8002bea:	0010      	movs	r0, r2
 8002bec:	0019      	movs	r1, r3
 8002bee:	230a      	movs	r3, #10
 8002bf0:	18fb      	adds	r3, r7, r3
 8002bf2:	1c22      	adds	r2, r4, #0
 8002bf4:	801a      	strh	r2, [r3, #0]
 8002bf6:	2308      	movs	r3, #8
 8002bf8:	18fb      	adds	r3, r7, r3
 8002bfa:	1c02      	adds	r2, r0, #0
 8002bfc:	801a      	strh	r2, [r3, #0]
 8002bfe:	1dbb      	adds	r3, r7, #6
 8002c00:	1c0a      	adds	r2, r1, #0
 8002c02:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2241      	movs	r2, #65	; 0x41
 8002c08:	5c9b      	ldrb	r3, [r3, r2]
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b20      	cmp	r3, #32
 8002c0e:	d000      	beq.n	8002c12 <HAL_I2C_Mem_Read+0x32>
 8002c10:	e110      	b.n	8002e34 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d004      	beq.n	8002c22 <HAL_I2C_Mem_Read+0x42>
 8002c18:	232c      	movs	r3, #44	; 0x2c
 8002c1a:	18fb      	adds	r3, r7, r3
 8002c1c:	881b      	ldrh	r3, [r3, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d105      	bne.n	8002c2e <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2280      	movs	r2, #128	; 0x80
 8002c26:	0092      	lsls	r2, r2, #2
 8002c28:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e103      	b.n	8002e36 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2240      	movs	r2, #64	; 0x40
 8002c32:	5c9b      	ldrb	r3, [r3, r2]
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d101      	bne.n	8002c3c <HAL_I2C_Mem_Read+0x5c>
 8002c38:	2302      	movs	r3, #2
 8002c3a:	e0fc      	b.n	8002e36 <HAL_I2C_Mem_Read+0x256>
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2240      	movs	r2, #64	; 0x40
 8002c40:	2101      	movs	r1, #1
 8002c42:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002c44:	f7ff f830 	bl	8001ca8 <HAL_GetTick>
 8002c48:	0003      	movs	r3, r0
 8002c4a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c4c:	2380      	movs	r3, #128	; 0x80
 8002c4e:	0219      	lsls	r1, r3, #8
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	9300      	str	r3, [sp, #0]
 8002c56:	2319      	movs	r3, #25
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f000 f9dd 	bl	8003018 <I2C_WaitOnFlagUntilTimeout>
 8002c5e:	1e03      	subs	r3, r0, #0
 8002c60:	d001      	beq.n	8002c66 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e0e7      	b.n	8002e36 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2241      	movs	r2, #65	; 0x41
 8002c6a:	2122      	movs	r1, #34	; 0x22
 8002c6c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2242      	movs	r2, #66	; 0x42
 8002c72:	2140      	movs	r1, #64	; 0x40
 8002c74:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c80:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	222c      	movs	r2, #44	; 0x2c
 8002c86:	18ba      	adds	r2, r7, r2
 8002c88:	8812      	ldrh	r2, [r2, #0]
 8002c8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c92:	1dbb      	adds	r3, r7, #6
 8002c94:	881c      	ldrh	r4, [r3, #0]
 8002c96:	2308      	movs	r3, #8
 8002c98:	18fb      	adds	r3, r7, r3
 8002c9a:	881a      	ldrh	r2, [r3, #0]
 8002c9c:	230a      	movs	r3, #10
 8002c9e:	18fb      	adds	r3, r7, r3
 8002ca0:	8819      	ldrh	r1, [r3, #0]
 8002ca2:	68f8      	ldr	r0, [r7, #12]
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	9301      	str	r3, [sp, #4]
 8002ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002caa:	9300      	str	r3, [sp, #0]
 8002cac:	0023      	movs	r3, r4
 8002cae:	f000 f92f 	bl	8002f10 <I2C_RequestMemoryRead>
 8002cb2:	1e03      	subs	r3, r0, #0
 8002cb4:	d005      	beq.n	8002cc2 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2240      	movs	r2, #64	; 0x40
 8002cba:	2100      	movs	r1, #0
 8002cbc:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e0b9      	b.n	8002e36 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	2bff      	cmp	r3, #255	; 0xff
 8002cca:	d911      	bls.n	8002cf0 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	22ff      	movs	r2, #255	; 0xff
 8002cd0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cd6:	b2da      	uxtb	r2, r3
 8002cd8:	2380      	movs	r3, #128	; 0x80
 8002cda:	045c      	lsls	r4, r3, #17
 8002cdc:	230a      	movs	r3, #10
 8002cde:	18fb      	adds	r3, r7, r3
 8002ce0:	8819      	ldrh	r1, [r3, #0]
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	4b56      	ldr	r3, [pc, #344]	; (8002e40 <HAL_I2C_Mem_Read+0x260>)
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	0023      	movs	r3, r4
 8002cea:	f000 fac9 	bl	8003280 <I2C_TransferConfig>
 8002cee:	e012      	b.n	8002d16 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cfe:	b2da      	uxtb	r2, r3
 8002d00:	2380      	movs	r3, #128	; 0x80
 8002d02:	049c      	lsls	r4, r3, #18
 8002d04:	230a      	movs	r3, #10
 8002d06:	18fb      	adds	r3, r7, r3
 8002d08:	8819      	ldrh	r1, [r3, #0]
 8002d0a:	68f8      	ldr	r0, [r7, #12]
 8002d0c:	4b4c      	ldr	r3, [pc, #304]	; (8002e40 <HAL_I2C_Mem_Read+0x260>)
 8002d0e:	9300      	str	r3, [sp, #0]
 8002d10:	0023      	movs	r3, r4
 8002d12:	f000 fab5 	bl	8003280 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002d16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d18:	68f8      	ldr	r0, [r7, #12]
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	9300      	str	r3, [sp, #0]
 8002d1e:	0013      	movs	r3, r2
 8002d20:	2200      	movs	r2, #0
 8002d22:	2104      	movs	r1, #4
 8002d24:	f000 f978 	bl	8003018 <I2C_WaitOnFlagUntilTimeout>
 8002d28:	1e03      	subs	r3, r0, #0
 8002d2a:	d001      	beq.n	8002d30 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e082      	b.n	8002e36 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3a:	b2d2      	uxtb	r2, r2
 8002d3c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d42:	1c5a      	adds	r2, r3, #1
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	b29a      	uxth	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d03a      	beq.n	8002de2 <HAL_I2C_Mem_Read+0x202>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d136      	bne.n	8002de2 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d76:	68f8      	ldr	r0, [r7, #12]
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	9300      	str	r3, [sp, #0]
 8002d7c:	0013      	movs	r3, r2
 8002d7e:	2200      	movs	r2, #0
 8002d80:	2180      	movs	r1, #128	; 0x80
 8002d82:	f000 f949 	bl	8003018 <I2C_WaitOnFlagUntilTimeout>
 8002d86:	1e03      	subs	r3, r0, #0
 8002d88:	d001      	beq.n	8002d8e <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e053      	b.n	8002e36 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	2bff      	cmp	r3, #255	; 0xff
 8002d96:	d911      	bls.n	8002dbc <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	22ff      	movs	r2, #255	; 0xff
 8002d9c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002da2:	b2da      	uxtb	r2, r3
 8002da4:	2380      	movs	r3, #128	; 0x80
 8002da6:	045c      	lsls	r4, r3, #17
 8002da8:	230a      	movs	r3, #10
 8002daa:	18fb      	adds	r3, r7, r3
 8002dac:	8819      	ldrh	r1, [r3, #0]
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	2300      	movs	r3, #0
 8002db2:	9300      	str	r3, [sp, #0]
 8002db4:	0023      	movs	r3, r4
 8002db6:	f000 fa63 	bl	8003280 <I2C_TransferConfig>
 8002dba:	e012      	b.n	8002de2 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dc0:	b29a      	uxth	r2, r3
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dca:	b2da      	uxtb	r2, r3
 8002dcc:	2380      	movs	r3, #128	; 0x80
 8002dce:	049c      	lsls	r4, r3, #18
 8002dd0:	230a      	movs	r3, #10
 8002dd2:	18fb      	adds	r3, r7, r3
 8002dd4:	8819      	ldrh	r1, [r3, #0]
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	2300      	movs	r3, #0
 8002dda:	9300      	str	r3, [sp, #0]
 8002ddc:	0023      	movs	r3, r4
 8002dde:	f000 fa4f 	bl	8003280 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d194      	bne.n	8002d16 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dec:	697a      	ldr	r2, [r7, #20]
 8002dee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	0018      	movs	r0, r3
 8002df4:	f000 f98e 	bl	8003114 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002df8:	1e03      	subs	r3, r0, #0
 8002dfa:	d001      	beq.n	8002e00 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e01a      	b.n	8002e36 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2220      	movs	r2, #32
 8002e06:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	685a      	ldr	r2, [r3, #4]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	490c      	ldr	r1, [pc, #48]	; (8002e44 <HAL_I2C_Mem_Read+0x264>)
 8002e14:	400a      	ands	r2, r1
 8002e16:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2241      	movs	r2, #65	; 0x41
 8002e1c:	2120      	movs	r1, #32
 8002e1e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2242      	movs	r2, #66	; 0x42
 8002e24:	2100      	movs	r1, #0
 8002e26:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2240      	movs	r2, #64	; 0x40
 8002e2c:	2100      	movs	r1, #0
 8002e2e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002e30:	2300      	movs	r3, #0
 8002e32:	e000      	b.n	8002e36 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8002e34:	2302      	movs	r3, #2
  }
}
 8002e36:	0018      	movs	r0, r3
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	b007      	add	sp, #28
 8002e3c:	bd90      	pop	{r4, r7, pc}
 8002e3e:	46c0      	nop			; (mov r8, r8)
 8002e40:	80002400 	.word	0x80002400
 8002e44:	fe00e800 	.word	0xfe00e800

08002e48 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002e48:	b5b0      	push	{r4, r5, r7, lr}
 8002e4a:	b086      	sub	sp, #24
 8002e4c:	af02      	add	r7, sp, #8
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	000c      	movs	r4, r1
 8002e52:	0010      	movs	r0, r2
 8002e54:	0019      	movs	r1, r3
 8002e56:	250a      	movs	r5, #10
 8002e58:	197b      	adds	r3, r7, r5
 8002e5a:	1c22      	adds	r2, r4, #0
 8002e5c:	801a      	strh	r2, [r3, #0]
 8002e5e:	2308      	movs	r3, #8
 8002e60:	18fb      	adds	r3, r7, r3
 8002e62:	1c02      	adds	r2, r0, #0
 8002e64:	801a      	strh	r2, [r3, #0]
 8002e66:	1dbb      	adds	r3, r7, #6
 8002e68:	1c0a      	adds	r2, r1, #0
 8002e6a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002e6c:	1dbb      	adds	r3, r7, #6
 8002e6e:	881b      	ldrh	r3, [r3, #0]
 8002e70:	b2da      	uxtb	r2, r3
 8002e72:	2380      	movs	r3, #128	; 0x80
 8002e74:	045c      	lsls	r4, r3, #17
 8002e76:	197b      	adds	r3, r7, r5
 8002e78:	8819      	ldrh	r1, [r3, #0]
 8002e7a:	68f8      	ldr	r0, [r7, #12]
 8002e7c:	4b23      	ldr	r3, [pc, #140]	; (8002f0c <I2C_RequestMemoryWrite+0xc4>)
 8002e7e:	9300      	str	r3, [sp, #0]
 8002e80:	0023      	movs	r3, r4
 8002e82:	f000 f9fd 	bl	8003280 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e88:	6a39      	ldr	r1, [r7, #32]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	0018      	movs	r0, r3
 8002e8e:	f000 f902 	bl	8003096 <I2C_WaitOnTXISFlagUntilTimeout>
 8002e92:	1e03      	subs	r3, r0, #0
 8002e94:	d001      	beq.n	8002e9a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e033      	b.n	8002f02 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e9a:	1dbb      	adds	r3, r7, #6
 8002e9c:	881b      	ldrh	r3, [r3, #0]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d107      	bne.n	8002eb2 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ea2:	2308      	movs	r3, #8
 8002ea4:	18fb      	adds	r3, r7, r3
 8002ea6:	881b      	ldrh	r3, [r3, #0]
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	629a      	str	r2, [r3, #40]	; 0x28
 8002eb0:	e019      	b.n	8002ee6 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002eb2:	2308      	movs	r3, #8
 8002eb4:	18fb      	adds	r3, r7, r3
 8002eb6:	881b      	ldrh	r3, [r3, #0]
 8002eb8:	0a1b      	lsrs	r3, r3, #8
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	b2da      	uxtb	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ec4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ec6:	6a39      	ldr	r1, [r7, #32]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f000 f8e3 	bl	8003096 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ed0:	1e03      	subs	r3, r0, #0
 8002ed2:	d001      	beq.n	8002ed8 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e014      	b.n	8002f02 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ed8:	2308      	movs	r3, #8
 8002eda:	18fb      	adds	r3, r7, r3
 8002edc:	881b      	ldrh	r3, [r3, #0]
 8002ede:	b2da      	uxtb	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002ee6:	6a3a      	ldr	r2, [r7, #32]
 8002ee8:	68f8      	ldr	r0, [r7, #12]
 8002eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	0013      	movs	r3, r2
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	2180      	movs	r1, #128	; 0x80
 8002ef4:	f000 f890 	bl	8003018 <I2C_WaitOnFlagUntilTimeout>
 8002ef8:	1e03      	subs	r3, r0, #0
 8002efa:	d001      	beq.n	8002f00 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e000      	b.n	8002f02 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	0018      	movs	r0, r3
 8002f04:	46bd      	mov	sp, r7
 8002f06:	b004      	add	sp, #16
 8002f08:	bdb0      	pop	{r4, r5, r7, pc}
 8002f0a:	46c0      	nop			; (mov r8, r8)
 8002f0c:	80002000 	.word	0x80002000

08002f10 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002f10:	b5b0      	push	{r4, r5, r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af02      	add	r7, sp, #8
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	000c      	movs	r4, r1
 8002f1a:	0010      	movs	r0, r2
 8002f1c:	0019      	movs	r1, r3
 8002f1e:	250a      	movs	r5, #10
 8002f20:	197b      	adds	r3, r7, r5
 8002f22:	1c22      	adds	r2, r4, #0
 8002f24:	801a      	strh	r2, [r3, #0]
 8002f26:	2308      	movs	r3, #8
 8002f28:	18fb      	adds	r3, r7, r3
 8002f2a:	1c02      	adds	r2, r0, #0
 8002f2c:	801a      	strh	r2, [r3, #0]
 8002f2e:	1dbb      	adds	r3, r7, #6
 8002f30:	1c0a      	adds	r2, r1, #0
 8002f32:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002f34:	1dbb      	adds	r3, r7, #6
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	b2da      	uxtb	r2, r3
 8002f3a:	197b      	adds	r3, r7, r5
 8002f3c:	8819      	ldrh	r1, [r3, #0]
 8002f3e:	68f8      	ldr	r0, [r7, #12]
 8002f40:	4b23      	ldr	r3, [pc, #140]	; (8002fd0 <I2C_RequestMemoryRead+0xc0>)
 8002f42:	9300      	str	r3, [sp, #0]
 8002f44:	2300      	movs	r3, #0
 8002f46:	f000 f99b 	bl	8003280 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f4c:	6a39      	ldr	r1, [r7, #32]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	0018      	movs	r0, r3
 8002f52:	f000 f8a0 	bl	8003096 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f56:	1e03      	subs	r3, r0, #0
 8002f58:	d001      	beq.n	8002f5e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e033      	b.n	8002fc6 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f5e:	1dbb      	adds	r3, r7, #6
 8002f60:	881b      	ldrh	r3, [r3, #0]
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d107      	bne.n	8002f76 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f66:	2308      	movs	r3, #8
 8002f68:	18fb      	adds	r3, r7, r3
 8002f6a:	881b      	ldrh	r3, [r3, #0]
 8002f6c:	b2da      	uxtb	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	629a      	str	r2, [r3, #40]	; 0x28
 8002f74:	e019      	b.n	8002faa <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002f76:	2308      	movs	r3, #8
 8002f78:	18fb      	adds	r3, r7, r3
 8002f7a:	881b      	ldrh	r3, [r3, #0]
 8002f7c:	0a1b      	lsrs	r3, r3, #8
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	b2da      	uxtb	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f8a:	6a39      	ldr	r1, [r7, #32]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	0018      	movs	r0, r3
 8002f90:	f000 f881 	bl	8003096 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f94:	1e03      	subs	r3, r0, #0
 8002f96:	d001      	beq.n	8002f9c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e014      	b.n	8002fc6 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f9c:	2308      	movs	r3, #8
 8002f9e:	18fb      	adds	r3, r7, r3
 8002fa0:	881b      	ldrh	r3, [r3, #0]
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002faa:	6a3a      	ldr	r2, [r7, #32]
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb0:	9300      	str	r3, [sp, #0]
 8002fb2:	0013      	movs	r3, r2
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	2140      	movs	r1, #64	; 0x40
 8002fb8:	f000 f82e 	bl	8003018 <I2C_WaitOnFlagUntilTimeout>
 8002fbc:	1e03      	subs	r3, r0, #0
 8002fbe:	d001      	beq.n	8002fc4 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e000      	b.n	8002fc6 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	0018      	movs	r0, r3
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	b004      	add	sp, #16
 8002fcc:	bdb0      	pop	{r4, r5, r7, pc}
 8002fce:	46c0      	nop			; (mov r8, r8)
 8002fd0:	80002000 	.word	0x80002000

08002fd4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	699b      	ldr	r3, [r3, #24]
 8002fe2:	2202      	movs	r2, #2
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d103      	bne.n	8002ff2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	699b      	ldr	r3, [r3, #24]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d007      	beq.n	8003010 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	699a      	ldr	r2, [r3, #24]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2101      	movs	r1, #1
 800300c:	430a      	orrs	r2, r1
 800300e:	619a      	str	r2, [r3, #24]
  }
}
 8003010:	46c0      	nop			; (mov r8, r8)
 8003012:	46bd      	mov	sp, r7
 8003014:	b002      	add	sp, #8
 8003016:	bd80      	pop	{r7, pc}

08003018 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	60b9      	str	r1, [r7, #8]
 8003022:	603b      	str	r3, [r7, #0]
 8003024:	1dfb      	adds	r3, r7, #7
 8003026:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003028:	e021      	b.n	800306e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	3301      	adds	r3, #1
 800302e:	d01e      	beq.n	800306e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003030:	f7fe fe3a 	bl	8001ca8 <HAL_GetTick>
 8003034:	0002      	movs	r2, r0
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	429a      	cmp	r2, r3
 800303e:	d302      	bcc.n	8003046 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d113      	bne.n	800306e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800304a:	2220      	movs	r2, #32
 800304c:	431a      	orrs	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2241      	movs	r2, #65	; 0x41
 8003056:	2120      	movs	r1, #32
 8003058:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2242      	movs	r2, #66	; 0x42
 800305e:	2100      	movs	r1, #0
 8003060:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2240      	movs	r2, #64	; 0x40
 8003066:	2100      	movs	r1, #0
 8003068:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e00f      	b.n	800308e <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	68ba      	ldr	r2, [r7, #8]
 8003076:	4013      	ands	r3, r2
 8003078:	68ba      	ldr	r2, [r7, #8]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	425a      	negs	r2, r3
 800307e:	4153      	adcs	r3, r2
 8003080:	b2db      	uxtb	r3, r3
 8003082:	001a      	movs	r2, r3
 8003084:	1dfb      	adds	r3, r7, #7
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	429a      	cmp	r2, r3
 800308a:	d0ce      	beq.n	800302a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	0018      	movs	r0, r3
 8003090:	46bd      	mov	sp, r7
 8003092:	b004      	add	sp, #16
 8003094:	bd80      	pop	{r7, pc}

08003096 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b084      	sub	sp, #16
 800309a:	af00      	add	r7, sp, #0
 800309c:	60f8      	str	r0, [r7, #12]
 800309e:	60b9      	str	r1, [r7, #8]
 80030a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030a2:	e02b      	b.n	80030fc <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	68b9      	ldr	r1, [r7, #8]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	0018      	movs	r0, r3
 80030ac:	f000 f86e 	bl	800318c <I2C_IsAcknowledgeFailed>
 80030b0:	1e03      	subs	r3, r0, #0
 80030b2:	d001      	beq.n	80030b8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e029      	b.n	800310c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	3301      	adds	r3, #1
 80030bc:	d01e      	beq.n	80030fc <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030be:	f7fe fdf3 	bl	8001ca8 <HAL_GetTick>
 80030c2:	0002      	movs	r2, r0
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	68ba      	ldr	r2, [r7, #8]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d302      	bcc.n	80030d4 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d113      	bne.n	80030fc <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d8:	2220      	movs	r2, #32
 80030da:	431a      	orrs	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2241      	movs	r2, #65	; 0x41
 80030e4:	2120      	movs	r1, #32
 80030e6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2242      	movs	r2, #66	; 0x42
 80030ec:	2100      	movs	r1, #0
 80030ee:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2240      	movs	r2, #64	; 0x40
 80030f4:	2100      	movs	r1, #0
 80030f6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e007      	b.n	800310c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	699b      	ldr	r3, [r3, #24]
 8003102:	2202      	movs	r2, #2
 8003104:	4013      	ands	r3, r2
 8003106:	2b02      	cmp	r3, #2
 8003108:	d1cc      	bne.n	80030a4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800310a:	2300      	movs	r3, #0
}
 800310c:	0018      	movs	r0, r3
 800310e:	46bd      	mov	sp, r7
 8003110:	b004      	add	sp, #16
 8003112:	bd80      	pop	{r7, pc}

08003114 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003120:	e028      	b.n	8003174 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	68b9      	ldr	r1, [r7, #8]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	0018      	movs	r0, r3
 800312a:	f000 f82f 	bl	800318c <I2C_IsAcknowledgeFailed>
 800312e:	1e03      	subs	r3, r0, #0
 8003130:	d001      	beq.n	8003136 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e026      	b.n	8003184 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003136:	f7fe fdb7 	bl	8001ca8 <HAL_GetTick>
 800313a:	0002      	movs	r2, r0
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	68ba      	ldr	r2, [r7, #8]
 8003142:	429a      	cmp	r2, r3
 8003144:	d302      	bcc.n	800314c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d113      	bne.n	8003174 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003150:	2220      	movs	r2, #32
 8003152:	431a      	orrs	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2241      	movs	r2, #65	; 0x41
 800315c:	2120      	movs	r1, #32
 800315e:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2242      	movs	r2, #66	; 0x42
 8003164:	2100      	movs	r1, #0
 8003166:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2240      	movs	r2, #64	; 0x40
 800316c:	2100      	movs	r1, #0
 800316e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e007      	b.n	8003184 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	2220      	movs	r2, #32
 800317c:	4013      	ands	r3, r2
 800317e:	2b20      	cmp	r3, #32
 8003180:	d1cf      	bne.n	8003122 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	0018      	movs	r0, r3
 8003186:	46bd      	mov	sp, r7
 8003188:	b004      	add	sp, #16
 800318a:	bd80      	pop	{r7, pc}

0800318c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	2210      	movs	r2, #16
 80031a0:	4013      	ands	r3, r2
 80031a2:	2b10      	cmp	r3, #16
 80031a4:	d164      	bne.n	8003270 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	685a      	ldr	r2, [r3, #4]
 80031ac:	2380      	movs	r3, #128	; 0x80
 80031ae:	049b      	lsls	r3, r3, #18
 80031b0:	401a      	ands	r2, r3
 80031b2:	2380      	movs	r3, #128	; 0x80
 80031b4:	049b      	lsls	r3, r3, #18
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d02b      	beq.n	8003212 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	685a      	ldr	r2, [r3, #4]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2180      	movs	r1, #128	; 0x80
 80031c6:	01c9      	lsls	r1, r1, #7
 80031c8:	430a      	orrs	r2, r1
 80031ca:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031cc:	e021      	b.n	8003212 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	3301      	adds	r3, #1
 80031d2:	d01e      	beq.n	8003212 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031d4:	f7fe fd68 	bl	8001ca8 <HAL_GetTick>
 80031d8:	0002      	movs	r2, r0
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	68ba      	ldr	r2, [r7, #8]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d302      	bcc.n	80031ea <I2C_IsAcknowledgeFailed+0x5e>
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d113      	bne.n	8003212 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ee:	2220      	movs	r2, #32
 80031f0:	431a      	orrs	r2, r3
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2241      	movs	r2, #65	; 0x41
 80031fa:	2120      	movs	r1, #32
 80031fc:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2242      	movs	r2, #66	; 0x42
 8003202:	2100      	movs	r1, #0
 8003204:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2240      	movs	r2, #64	; 0x40
 800320a:	2100      	movs	r1, #0
 800320c:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e02f      	b.n	8003272 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	2220      	movs	r2, #32
 800321a:	4013      	ands	r3, r2
 800321c:	2b20      	cmp	r3, #32
 800321e:	d1d6      	bne.n	80031ce <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2210      	movs	r2, #16
 8003226:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2220      	movs	r2, #32
 800322e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	0018      	movs	r0, r3
 8003234:	f7ff fece 	bl	8002fd4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	685a      	ldr	r2, [r3, #4]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	490e      	ldr	r1, [pc, #56]	; (800327c <I2C_IsAcknowledgeFailed+0xf0>)
 8003244:	400a      	ands	r2, r1
 8003246:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324c:	2204      	movs	r2, #4
 800324e:	431a      	orrs	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2241      	movs	r2, #65	; 0x41
 8003258:	2120      	movs	r1, #32
 800325a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2242      	movs	r2, #66	; 0x42
 8003260:	2100      	movs	r1, #0
 8003262:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2240      	movs	r2, #64	; 0x40
 8003268:	2100      	movs	r1, #0
 800326a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e000      	b.n	8003272 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	0018      	movs	r0, r3
 8003274:	46bd      	mov	sp, r7
 8003276:	b004      	add	sp, #16
 8003278:	bd80      	pop	{r7, pc}
 800327a:	46c0      	nop			; (mov r8, r8)
 800327c:	fe00e800 	.word	0xfe00e800

08003280 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003280:	b590      	push	{r4, r7, lr}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	0008      	movs	r0, r1
 800328a:	0011      	movs	r1, r2
 800328c:	607b      	str	r3, [r7, #4]
 800328e:	240a      	movs	r4, #10
 8003290:	193b      	adds	r3, r7, r4
 8003292:	1c02      	adds	r2, r0, #0
 8003294:	801a      	strh	r2, [r3, #0]
 8003296:	2009      	movs	r0, #9
 8003298:	183b      	adds	r3, r7, r0
 800329a:	1c0a      	adds	r2, r1, #0
 800329c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	6a3a      	ldr	r2, [r7, #32]
 80032a6:	0d51      	lsrs	r1, r2, #21
 80032a8:	2280      	movs	r2, #128	; 0x80
 80032aa:	00d2      	lsls	r2, r2, #3
 80032ac:	400a      	ands	r2, r1
 80032ae:	490e      	ldr	r1, [pc, #56]	; (80032e8 <I2C_TransferConfig+0x68>)
 80032b0:	430a      	orrs	r2, r1
 80032b2:	43d2      	mvns	r2, r2
 80032b4:	401a      	ands	r2, r3
 80032b6:	0011      	movs	r1, r2
 80032b8:	193b      	adds	r3, r7, r4
 80032ba:	881b      	ldrh	r3, [r3, #0]
 80032bc:	059b      	lsls	r3, r3, #22
 80032be:	0d9a      	lsrs	r2, r3, #22
 80032c0:	183b      	adds	r3, r7, r0
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	0418      	lsls	r0, r3, #16
 80032c6:	23ff      	movs	r3, #255	; 0xff
 80032c8:	041b      	lsls	r3, r3, #16
 80032ca:	4003      	ands	r3, r0
 80032cc:	431a      	orrs	r2, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	431a      	orrs	r2, r3
 80032d2:	6a3b      	ldr	r3, [r7, #32]
 80032d4:	431a      	orrs	r2, r3
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	430a      	orrs	r2, r1
 80032dc:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80032de:	46c0      	nop			; (mov r8, r8)
 80032e0:	46bd      	mov	sp, r7
 80032e2:	b005      	add	sp, #20
 80032e4:	bd90      	pop	{r4, r7, pc}
 80032e6:	46c0      	nop			; (mov r8, r8)
 80032e8:	03ff63ff 	.word	0x03ff63ff

080032ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2241      	movs	r2, #65	; 0x41
 80032fa:	5c9b      	ldrb	r3, [r3, r2]
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b20      	cmp	r3, #32
 8003300:	d138      	bne.n	8003374 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2240      	movs	r2, #64	; 0x40
 8003306:	5c9b      	ldrb	r3, [r3, r2]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d101      	bne.n	8003310 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800330c:	2302      	movs	r3, #2
 800330e:	e032      	b.n	8003376 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2240      	movs	r2, #64	; 0x40
 8003314:	2101      	movs	r1, #1
 8003316:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2241      	movs	r2, #65	; 0x41
 800331c:	2124      	movs	r1, #36	; 0x24
 800331e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2101      	movs	r1, #1
 800332c:	438a      	bics	r2, r1
 800332e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4911      	ldr	r1, [pc, #68]	; (8003380 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800333c:	400a      	ands	r2, r1
 800333e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	6819      	ldr	r1, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	430a      	orrs	r2, r1
 800334e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2101      	movs	r1, #1
 800335c:	430a      	orrs	r2, r1
 800335e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2241      	movs	r2, #65	; 0x41
 8003364:	2120      	movs	r1, #32
 8003366:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2240      	movs	r2, #64	; 0x40
 800336c:	2100      	movs	r1, #0
 800336e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003370:	2300      	movs	r3, #0
 8003372:	e000      	b.n	8003376 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003374:	2302      	movs	r3, #2
  }
}
 8003376:	0018      	movs	r0, r3
 8003378:	46bd      	mov	sp, r7
 800337a:	b002      	add	sp, #8
 800337c:	bd80      	pop	{r7, pc}
 800337e:	46c0      	nop			; (mov r8, r8)
 8003380:	ffffefff 	.word	0xffffefff

08003384 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2241      	movs	r2, #65	; 0x41
 8003392:	5c9b      	ldrb	r3, [r3, r2]
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b20      	cmp	r3, #32
 8003398:	d139      	bne.n	800340e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2240      	movs	r2, #64	; 0x40
 800339e:	5c9b      	ldrb	r3, [r3, r2]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d101      	bne.n	80033a8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80033a4:	2302      	movs	r3, #2
 80033a6:	e033      	b.n	8003410 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2240      	movs	r2, #64	; 0x40
 80033ac:	2101      	movs	r1, #1
 80033ae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2241      	movs	r2, #65	; 0x41
 80033b4:	2124      	movs	r1, #36	; 0x24
 80033b6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2101      	movs	r1, #1
 80033c4:	438a      	bics	r2, r1
 80033c6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	4a11      	ldr	r2, [pc, #68]	; (8003418 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80033d4:	4013      	ands	r3, r2
 80033d6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	021b      	lsls	r3, r3, #8
 80033dc:	68fa      	ldr	r2, [r7, #12]
 80033de:	4313      	orrs	r3, r2
 80033e0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	68fa      	ldr	r2, [r7, #12]
 80033e8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2101      	movs	r1, #1
 80033f6:	430a      	orrs	r2, r1
 80033f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2241      	movs	r2, #65	; 0x41
 80033fe:	2120      	movs	r1, #32
 8003400:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2240      	movs	r2, #64	; 0x40
 8003406:	2100      	movs	r1, #0
 8003408:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800340a:	2300      	movs	r3, #0
 800340c:	e000      	b.n	8003410 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800340e:	2302      	movs	r3, #2
  }
}
 8003410:	0018      	movs	r0, r3
 8003412:	46bd      	mov	sp, r7
 8003414:	b004      	add	sp, #16
 8003416:	bd80      	pop	{r7, pc}
 8003418:	fffff0ff 	.word	0xfffff0ff

0800341c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b088      	sub	sp, #32
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e305      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2201      	movs	r2, #1
 8003434:	4013      	ands	r3, r2
 8003436:	d100      	bne.n	800343a <HAL_RCC_OscConfig+0x1e>
 8003438:	e08d      	b.n	8003556 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800343a:	4bc5      	ldr	r3, [pc, #788]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	220c      	movs	r2, #12
 8003440:	4013      	ands	r3, r2
 8003442:	2b04      	cmp	r3, #4
 8003444:	d00e      	beq.n	8003464 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003446:	4bc2      	ldr	r3, [pc, #776]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	220c      	movs	r2, #12
 800344c:	4013      	ands	r3, r2
 800344e:	2b08      	cmp	r3, #8
 8003450:	d116      	bne.n	8003480 <HAL_RCC_OscConfig+0x64>
 8003452:	4bbf      	ldr	r3, [pc, #764]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	23c0      	movs	r3, #192	; 0xc0
 8003458:	025b      	lsls	r3, r3, #9
 800345a:	401a      	ands	r2, r3
 800345c:	2380      	movs	r3, #128	; 0x80
 800345e:	025b      	lsls	r3, r3, #9
 8003460:	429a      	cmp	r2, r3
 8003462:	d10d      	bne.n	8003480 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003464:	4bba      	ldr	r3, [pc, #744]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	2380      	movs	r3, #128	; 0x80
 800346a:	029b      	lsls	r3, r3, #10
 800346c:	4013      	ands	r3, r2
 800346e:	d100      	bne.n	8003472 <HAL_RCC_OscConfig+0x56>
 8003470:	e070      	b.n	8003554 <HAL_RCC_OscConfig+0x138>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d000      	beq.n	800347c <HAL_RCC_OscConfig+0x60>
 800347a:	e06b      	b.n	8003554 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e2dc      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	2b01      	cmp	r3, #1
 8003486:	d107      	bne.n	8003498 <HAL_RCC_OscConfig+0x7c>
 8003488:	4bb1      	ldr	r3, [pc, #708]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	4bb0      	ldr	r3, [pc, #704]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 800348e:	2180      	movs	r1, #128	; 0x80
 8003490:	0249      	lsls	r1, r1, #9
 8003492:	430a      	orrs	r2, r1
 8003494:	601a      	str	r2, [r3, #0]
 8003496:	e02f      	b.n	80034f8 <HAL_RCC_OscConfig+0xdc>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d10c      	bne.n	80034ba <HAL_RCC_OscConfig+0x9e>
 80034a0:	4bab      	ldr	r3, [pc, #684]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	4baa      	ldr	r3, [pc, #680]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80034a6:	49ab      	ldr	r1, [pc, #684]	; (8003754 <HAL_RCC_OscConfig+0x338>)
 80034a8:	400a      	ands	r2, r1
 80034aa:	601a      	str	r2, [r3, #0]
 80034ac:	4ba8      	ldr	r3, [pc, #672]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	4ba7      	ldr	r3, [pc, #668]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80034b2:	49a9      	ldr	r1, [pc, #676]	; (8003758 <HAL_RCC_OscConfig+0x33c>)
 80034b4:	400a      	ands	r2, r1
 80034b6:	601a      	str	r2, [r3, #0]
 80034b8:	e01e      	b.n	80034f8 <HAL_RCC_OscConfig+0xdc>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	2b05      	cmp	r3, #5
 80034c0:	d10e      	bne.n	80034e0 <HAL_RCC_OscConfig+0xc4>
 80034c2:	4ba3      	ldr	r3, [pc, #652]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	4ba2      	ldr	r3, [pc, #648]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80034c8:	2180      	movs	r1, #128	; 0x80
 80034ca:	02c9      	lsls	r1, r1, #11
 80034cc:	430a      	orrs	r2, r1
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	4b9f      	ldr	r3, [pc, #636]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	4b9e      	ldr	r3, [pc, #632]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80034d6:	2180      	movs	r1, #128	; 0x80
 80034d8:	0249      	lsls	r1, r1, #9
 80034da:	430a      	orrs	r2, r1
 80034dc:	601a      	str	r2, [r3, #0]
 80034de:	e00b      	b.n	80034f8 <HAL_RCC_OscConfig+0xdc>
 80034e0:	4b9b      	ldr	r3, [pc, #620]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	4b9a      	ldr	r3, [pc, #616]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80034e6:	499b      	ldr	r1, [pc, #620]	; (8003754 <HAL_RCC_OscConfig+0x338>)
 80034e8:	400a      	ands	r2, r1
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	4b98      	ldr	r3, [pc, #608]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	4b97      	ldr	r3, [pc, #604]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80034f2:	4999      	ldr	r1, [pc, #612]	; (8003758 <HAL_RCC_OscConfig+0x33c>)
 80034f4:	400a      	ands	r2, r1
 80034f6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d014      	beq.n	800352a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003500:	f7fe fbd2 	bl	8001ca8 <HAL_GetTick>
 8003504:	0003      	movs	r3, r0
 8003506:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003508:	e008      	b.n	800351c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800350a:	f7fe fbcd 	bl	8001ca8 <HAL_GetTick>
 800350e:	0002      	movs	r2, r0
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b64      	cmp	r3, #100	; 0x64
 8003516:	d901      	bls.n	800351c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e28e      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800351c:	4b8c      	ldr	r3, [pc, #560]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	2380      	movs	r3, #128	; 0x80
 8003522:	029b      	lsls	r3, r3, #10
 8003524:	4013      	ands	r3, r2
 8003526:	d0f0      	beq.n	800350a <HAL_RCC_OscConfig+0xee>
 8003528:	e015      	b.n	8003556 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352a:	f7fe fbbd 	bl	8001ca8 <HAL_GetTick>
 800352e:	0003      	movs	r3, r0
 8003530:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003532:	e008      	b.n	8003546 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003534:	f7fe fbb8 	bl	8001ca8 <HAL_GetTick>
 8003538:	0002      	movs	r2, r0
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	2b64      	cmp	r3, #100	; 0x64
 8003540:	d901      	bls.n	8003546 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e279      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003546:	4b82      	ldr	r3, [pc, #520]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	2380      	movs	r3, #128	; 0x80
 800354c:	029b      	lsls	r3, r3, #10
 800354e:	4013      	ands	r3, r2
 8003550:	d1f0      	bne.n	8003534 <HAL_RCC_OscConfig+0x118>
 8003552:	e000      	b.n	8003556 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003554:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2202      	movs	r2, #2
 800355c:	4013      	ands	r3, r2
 800355e:	d100      	bne.n	8003562 <HAL_RCC_OscConfig+0x146>
 8003560:	e06c      	b.n	800363c <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003562:	4b7b      	ldr	r3, [pc, #492]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	220c      	movs	r2, #12
 8003568:	4013      	ands	r3, r2
 800356a:	d00e      	beq.n	800358a <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800356c:	4b78      	ldr	r3, [pc, #480]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	220c      	movs	r2, #12
 8003572:	4013      	ands	r3, r2
 8003574:	2b08      	cmp	r3, #8
 8003576:	d11f      	bne.n	80035b8 <HAL_RCC_OscConfig+0x19c>
 8003578:	4b75      	ldr	r3, [pc, #468]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 800357a:	685a      	ldr	r2, [r3, #4]
 800357c:	23c0      	movs	r3, #192	; 0xc0
 800357e:	025b      	lsls	r3, r3, #9
 8003580:	401a      	ands	r2, r3
 8003582:	2380      	movs	r3, #128	; 0x80
 8003584:	021b      	lsls	r3, r3, #8
 8003586:	429a      	cmp	r2, r3
 8003588:	d116      	bne.n	80035b8 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800358a:	4b71      	ldr	r3, [pc, #452]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2202      	movs	r2, #2
 8003590:	4013      	ands	r3, r2
 8003592:	d005      	beq.n	80035a0 <HAL_RCC_OscConfig+0x184>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	2b01      	cmp	r3, #1
 800359a:	d001      	beq.n	80035a0 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e24c      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035a0:	4b6b      	ldr	r3, [pc, #428]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	22f8      	movs	r2, #248	; 0xf8
 80035a6:	4393      	bics	r3, r2
 80035a8:	0019      	movs	r1, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	691b      	ldr	r3, [r3, #16]
 80035ae:	00da      	lsls	r2, r3, #3
 80035b0:	4b67      	ldr	r3, [pc, #412]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80035b2:	430a      	orrs	r2, r1
 80035b4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035b6:	e041      	b.n	800363c <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d024      	beq.n	800360a <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035c0:	4b63      	ldr	r3, [pc, #396]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	4b62      	ldr	r3, [pc, #392]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80035c6:	2101      	movs	r1, #1
 80035c8:	430a      	orrs	r2, r1
 80035ca:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035cc:	f7fe fb6c 	bl	8001ca8 <HAL_GetTick>
 80035d0:	0003      	movs	r3, r0
 80035d2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d4:	e008      	b.n	80035e8 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035d6:	f7fe fb67 	bl	8001ca8 <HAL_GetTick>
 80035da:	0002      	movs	r2, r0
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d901      	bls.n	80035e8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e228      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035e8:	4b59      	ldr	r3, [pc, #356]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2202      	movs	r2, #2
 80035ee:	4013      	ands	r3, r2
 80035f0:	d0f1      	beq.n	80035d6 <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035f2:	4b57      	ldr	r3, [pc, #348]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	22f8      	movs	r2, #248	; 0xf8
 80035f8:	4393      	bics	r3, r2
 80035fa:	0019      	movs	r1, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	00da      	lsls	r2, r3, #3
 8003602:	4b53      	ldr	r3, [pc, #332]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003604:	430a      	orrs	r2, r1
 8003606:	601a      	str	r2, [r3, #0]
 8003608:	e018      	b.n	800363c <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800360a:	4b51      	ldr	r3, [pc, #324]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	4b50      	ldr	r3, [pc, #320]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003610:	2101      	movs	r1, #1
 8003612:	438a      	bics	r2, r1
 8003614:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003616:	f7fe fb47 	bl	8001ca8 <HAL_GetTick>
 800361a:	0003      	movs	r3, r0
 800361c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800361e:	e008      	b.n	8003632 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003620:	f7fe fb42 	bl	8001ca8 <HAL_GetTick>
 8003624:	0002      	movs	r2, r0
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	2b02      	cmp	r3, #2
 800362c:	d901      	bls.n	8003632 <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e203      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003632:	4b47      	ldr	r3, [pc, #284]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2202      	movs	r2, #2
 8003638:	4013      	ands	r3, r2
 800363a:	d1f1      	bne.n	8003620 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2208      	movs	r2, #8
 8003642:	4013      	ands	r3, r2
 8003644:	d036      	beq.n	80036b4 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d019      	beq.n	8003682 <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800364e:	4b40      	ldr	r3, [pc, #256]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003650:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003652:	4b3f      	ldr	r3, [pc, #252]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003654:	2101      	movs	r1, #1
 8003656:	430a      	orrs	r2, r1
 8003658:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800365a:	f7fe fb25 	bl	8001ca8 <HAL_GetTick>
 800365e:	0003      	movs	r3, r0
 8003660:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003664:	f7fe fb20 	bl	8001ca8 <HAL_GetTick>
 8003668:	0002      	movs	r2, r0
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e1e1      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003676:	4b36      	ldr	r3, [pc, #216]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367a:	2202      	movs	r2, #2
 800367c:	4013      	ands	r3, r2
 800367e:	d0f1      	beq.n	8003664 <HAL_RCC_OscConfig+0x248>
 8003680:	e018      	b.n	80036b4 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003682:	4b33      	ldr	r3, [pc, #204]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003684:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003686:	4b32      	ldr	r3, [pc, #200]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003688:	2101      	movs	r1, #1
 800368a:	438a      	bics	r2, r1
 800368c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800368e:	f7fe fb0b 	bl	8001ca8 <HAL_GetTick>
 8003692:	0003      	movs	r3, r0
 8003694:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003696:	e008      	b.n	80036aa <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003698:	f7fe fb06 	bl	8001ca8 <HAL_GetTick>
 800369c:	0002      	movs	r2, r0
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e1c7      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036aa:	4b29      	ldr	r3, [pc, #164]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80036ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ae:	2202      	movs	r2, #2
 80036b0:	4013      	ands	r3, r2
 80036b2:	d1f1      	bne.n	8003698 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2204      	movs	r2, #4
 80036ba:	4013      	ands	r3, r2
 80036bc:	d100      	bne.n	80036c0 <HAL_RCC_OscConfig+0x2a4>
 80036be:	e0b5      	b.n	800382c <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036c0:	201f      	movs	r0, #31
 80036c2:	183b      	adds	r3, r7, r0
 80036c4:	2200      	movs	r2, #0
 80036c6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036c8:	4b21      	ldr	r3, [pc, #132]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80036ca:	69da      	ldr	r2, [r3, #28]
 80036cc:	2380      	movs	r3, #128	; 0x80
 80036ce:	055b      	lsls	r3, r3, #21
 80036d0:	4013      	ands	r3, r2
 80036d2:	d110      	bne.n	80036f6 <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036d4:	4b1e      	ldr	r3, [pc, #120]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80036d6:	69da      	ldr	r2, [r3, #28]
 80036d8:	4b1d      	ldr	r3, [pc, #116]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80036da:	2180      	movs	r1, #128	; 0x80
 80036dc:	0549      	lsls	r1, r1, #21
 80036de:	430a      	orrs	r2, r1
 80036e0:	61da      	str	r2, [r3, #28]
 80036e2:	4b1b      	ldr	r3, [pc, #108]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 80036e4:	69da      	ldr	r2, [r3, #28]
 80036e6:	2380      	movs	r3, #128	; 0x80
 80036e8:	055b      	lsls	r3, r3, #21
 80036ea:	4013      	ands	r3, r2
 80036ec:	60fb      	str	r3, [r7, #12]
 80036ee:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80036f0:	183b      	adds	r3, r7, r0
 80036f2:	2201      	movs	r2, #1
 80036f4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036f6:	4b19      	ldr	r3, [pc, #100]	; (800375c <HAL_RCC_OscConfig+0x340>)
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	2380      	movs	r3, #128	; 0x80
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	4013      	ands	r3, r2
 8003700:	d11a      	bne.n	8003738 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003702:	4b16      	ldr	r3, [pc, #88]	; (800375c <HAL_RCC_OscConfig+0x340>)
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	4b15      	ldr	r3, [pc, #84]	; (800375c <HAL_RCC_OscConfig+0x340>)
 8003708:	2180      	movs	r1, #128	; 0x80
 800370a:	0049      	lsls	r1, r1, #1
 800370c:	430a      	orrs	r2, r1
 800370e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003710:	f7fe faca 	bl	8001ca8 <HAL_GetTick>
 8003714:	0003      	movs	r3, r0
 8003716:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003718:	e008      	b.n	800372c <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800371a:	f7fe fac5 	bl	8001ca8 <HAL_GetTick>
 800371e:	0002      	movs	r2, r0
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	2b64      	cmp	r3, #100	; 0x64
 8003726:	d901      	bls.n	800372c <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e186      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800372c:	4b0b      	ldr	r3, [pc, #44]	; (800375c <HAL_RCC_OscConfig+0x340>)
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	2380      	movs	r3, #128	; 0x80
 8003732:	005b      	lsls	r3, r3, #1
 8003734:	4013      	ands	r3, r2
 8003736:	d0f0      	beq.n	800371a <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d10f      	bne.n	8003760 <HAL_RCC_OscConfig+0x344>
 8003740:	4b03      	ldr	r3, [pc, #12]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003742:	6a1a      	ldr	r2, [r3, #32]
 8003744:	4b02      	ldr	r3, [pc, #8]	; (8003750 <HAL_RCC_OscConfig+0x334>)
 8003746:	2101      	movs	r1, #1
 8003748:	430a      	orrs	r2, r1
 800374a:	621a      	str	r2, [r3, #32]
 800374c:	e036      	b.n	80037bc <HAL_RCC_OscConfig+0x3a0>
 800374e:	46c0      	nop			; (mov r8, r8)
 8003750:	40021000 	.word	0x40021000
 8003754:	fffeffff 	.word	0xfffeffff
 8003758:	fffbffff 	.word	0xfffbffff
 800375c:	40007000 	.word	0x40007000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d10c      	bne.n	8003782 <HAL_RCC_OscConfig+0x366>
 8003768:	4bb6      	ldr	r3, [pc, #728]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 800376a:	6a1a      	ldr	r2, [r3, #32]
 800376c:	4bb5      	ldr	r3, [pc, #724]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 800376e:	2101      	movs	r1, #1
 8003770:	438a      	bics	r2, r1
 8003772:	621a      	str	r2, [r3, #32]
 8003774:	4bb3      	ldr	r3, [pc, #716]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003776:	6a1a      	ldr	r2, [r3, #32]
 8003778:	4bb2      	ldr	r3, [pc, #712]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 800377a:	2104      	movs	r1, #4
 800377c:	438a      	bics	r2, r1
 800377e:	621a      	str	r2, [r3, #32]
 8003780:	e01c      	b.n	80037bc <HAL_RCC_OscConfig+0x3a0>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	2b05      	cmp	r3, #5
 8003788:	d10c      	bne.n	80037a4 <HAL_RCC_OscConfig+0x388>
 800378a:	4bae      	ldr	r3, [pc, #696]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 800378c:	6a1a      	ldr	r2, [r3, #32]
 800378e:	4bad      	ldr	r3, [pc, #692]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003790:	2104      	movs	r1, #4
 8003792:	430a      	orrs	r2, r1
 8003794:	621a      	str	r2, [r3, #32]
 8003796:	4bab      	ldr	r3, [pc, #684]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003798:	6a1a      	ldr	r2, [r3, #32]
 800379a:	4baa      	ldr	r3, [pc, #680]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 800379c:	2101      	movs	r1, #1
 800379e:	430a      	orrs	r2, r1
 80037a0:	621a      	str	r2, [r3, #32]
 80037a2:	e00b      	b.n	80037bc <HAL_RCC_OscConfig+0x3a0>
 80037a4:	4ba7      	ldr	r3, [pc, #668]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80037a6:	6a1a      	ldr	r2, [r3, #32]
 80037a8:	4ba6      	ldr	r3, [pc, #664]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80037aa:	2101      	movs	r1, #1
 80037ac:	438a      	bics	r2, r1
 80037ae:	621a      	str	r2, [r3, #32]
 80037b0:	4ba4      	ldr	r3, [pc, #656]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80037b2:	6a1a      	ldr	r2, [r3, #32]
 80037b4:	4ba3      	ldr	r3, [pc, #652]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80037b6:	2104      	movs	r1, #4
 80037b8:	438a      	bics	r2, r1
 80037ba:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d014      	beq.n	80037ee <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037c4:	f7fe fa70 	bl	8001ca8 <HAL_GetTick>
 80037c8:	0003      	movs	r3, r0
 80037ca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037cc:	e009      	b.n	80037e2 <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037ce:	f7fe fa6b 	bl	8001ca8 <HAL_GetTick>
 80037d2:	0002      	movs	r2, r0
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	4a9b      	ldr	r2, [pc, #620]	; (8003a48 <HAL_RCC_OscConfig+0x62c>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e12b      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037e2:	4b98      	ldr	r3, [pc, #608]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	2202      	movs	r2, #2
 80037e8:	4013      	ands	r3, r2
 80037ea:	d0f0      	beq.n	80037ce <HAL_RCC_OscConfig+0x3b2>
 80037ec:	e013      	b.n	8003816 <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ee:	f7fe fa5b 	bl	8001ca8 <HAL_GetTick>
 80037f2:	0003      	movs	r3, r0
 80037f4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037f6:	e009      	b.n	800380c <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037f8:	f7fe fa56 	bl	8001ca8 <HAL_GetTick>
 80037fc:	0002      	movs	r2, r0
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	4a91      	ldr	r2, [pc, #580]	; (8003a48 <HAL_RCC_OscConfig+0x62c>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d901      	bls.n	800380c <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e116      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800380c:	4b8d      	ldr	r3, [pc, #564]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	2202      	movs	r2, #2
 8003812:	4013      	ands	r3, r2
 8003814:	d1f0      	bne.n	80037f8 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003816:	231f      	movs	r3, #31
 8003818:	18fb      	adds	r3, r7, r3
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d105      	bne.n	800382c <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003820:	4b88      	ldr	r3, [pc, #544]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003822:	69da      	ldr	r2, [r3, #28]
 8003824:	4b87      	ldr	r3, [pc, #540]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003826:	4989      	ldr	r1, [pc, #548]	; (8003a4c <HAL_RCC_OscConfig+0x630>)
 8003828:	400a      	ands	r2, r1
 800382a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2210      	movs	r2, #16
 8003832:	4013      	ands	r3, r2
 8003834:	d063      	beq.n	80038fe <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	2b01      	cmp	r3, #1
 800383c:	d12a      	bne.n	8003894 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800383e:	4b81      	ldr	r3, [pc, #516]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003840:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003842:	4b80      	ldr	r3, [pc, #512]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003844:	2104      	movs	r1, #4
 8003846:	430a      	orrs	r2, r1
 8003848:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800384a:	4b7e      	ldr	r3, [pc, #504]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 800384c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800384e:	4b7d      	ldr	r3, [pc, #500]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003850:	2101      	movs	r1, #1
 8003852:	430a      	orrs	r2, r1
 8003854:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003856:	f7fe fa27 	bl	8001ca8 <HAL_GetTick>
 800385a:	0003      	movs	r3, r0
 800385c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800385e:	e008      	b.n	8003872 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003860:	f7fe fa22 	bl	8001ca8 <HAL_GetTick>
 8003864:	0002      	movs	r2, r0
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	2b02      	cmp	r3, #2
 800386c:	d901      	bls.n	8003872 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e0e3      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003872:	4b74      	ldr	r3, [pc, #464]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003876:	2202      	movs	r2, #2
 8003878:	4013      	ands	r3, r2
 800387a:	d0f1      	beq.n	8003860 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800387c:	4b71      	ldr	r3, [pc, #452]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 800387e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003880:	22f8      	movs	r2, #248	; 0xf8
 8003882:	4393      	bics	r3, r2
 8003884:	0019      	movs	r1, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	00da      	lsls	r2, r3, #3
 800388c:	4b6d      	ldr	r3, [pc, #436]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 800388e:	430a      	orrs	r2, r1
 8003890:	635a      	str	r2, [r3, #52]	; 0x34
 8003892:	e034      	b.n	80038fe <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	695b      	ldr	r3, [r3, #20]
 8003898:	3305      	adds	r3, #5
 800389a:	d111      	bne.n	80038c0 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800389c:	4b69      	ldr	r3, [pc, #420]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 800389e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038a0:	4b68      	ldr	r3, [pc, #416]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80038a2:	2104      	movs	r1, #4
 80038a4:	438a      	bics	r2, r1
 80038a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80038a8:	4b66      	ldr	r3, [pc, #408]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80038aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ac:	22f8      	movs	r2, #248	; 0xf8
 80038ae:	4393      	bics	r3, r2
 80038b0:	0019      	movs	r1, r3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	00da      	lsls	r2, r3, #3
 80038b8:	4b62      	ldr	r3, [pc, #392]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80038ba:	430a      	orrs	r2, r1
 80038bc:	635a      	str	r2, [r3, #52]	; 0x34
 80038be:	e01e      	b.n	80038fe <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80038c0:	4b60      	ldr	r3, [pc, #384]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80038c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038c4:	4b5f      	ldr	r3, [pc, #380]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80038c6:	2104      	movs	r1, #4
 80038c8:	430a      	orrs	r2, r1
 80038ca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80038cc:	4b5d      	ldr	r3, [pc, #372]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80038ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038d0:	4b5c      	ldr	r3, [pc, #368]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80038d2:	2101      	movs	r1, #1
 80038d4:	438a      	bics	r2, r1
 80038d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038d8:	f7fe f9e6 	bl	8001ca8 <HAL_GetTick>
 80038dc:	0003      	movs	r3, r0
 80038de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80038e0:	e008      	b.n	80038f4 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80038e2:	f7fe f9e1 	bl	8001ca8 <HAL_GetTick>
 80038e6:	0002      	movs	r2, r0
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d901      	bls.n	80038f4 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e0a2      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80038f4:	4b53      	ldr	r3, [pc, #332]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80038f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038f8:	2202      	movs	r2, #2
 80038fa:	4013      	ands	r3, r2
 80038fc:	d1f1      	bne.n	80038e2 <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d100      	bne.n	8003908 <HAL_RCC_OscConfig+0x4ec>
 8003906:	e097      	b.n	8003a38 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003908:	4b4e      	ldr	r3, [pc, #312]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	220c      	movs	r2, #12
 800390e:	4013      	ands	r3, r2
 8003910:	2b08      	cmp	r3, #8
 8003912:	d100      	bne.n	8003916 <HAL_RCC_OscConfig+0x4fa>
 8003914:	e06b      	b.n	80039ee <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	2b02      	cmp	r3, #2
 800391c:	d14c      	bne.n	80039b8 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800391e:	4b49      	ldr	r3, [pc, #292]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	4b48      	ldr	r3, [pc, #288]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003924:	494a      	ldr	r1, [pc, #296]	; (8003a50 <HAL_RCC_OscConfig+0x634>)
 8003926:	400a      	ands	r2, r1
 8003928:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800392a:	f7fe f9bd 	bl	8001ca8 <HAL_GetTick>
 800392e:	0003      	movs	r3, r0
 8003930:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003934:	f7fe f9b8 	bl	8001ca8 <HAL_GetTick>
 8003938:	0002      	movs	r2, r0
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b02      	cmp	r3, #2
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e079      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003946:	4b3f      	ldr	r3, [pc, #252]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	2380      	movs	r3, #128	; 0x80
 800394c:	049b      	lsls	r3, r3, #18
 800394e:	4013      	ands	r3, r2
 8003950:	d1f0      	bne.n	8003934 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003952:	4b3c      	ldr	r3, [pc, #240]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003956:	220f      	movs	r2, #15
 8003958:	4393      	bics	r3, r2
 800395a:	0019      	movs	r1, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003960:	4b38      	ldr	r3, [pc, #224]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003962:	430a      	orrs	r2, r1
 8003964:	62da      	str	r2, [r3, #44]	; 0x2c
 8003966:	4b37      	ldr	r3, [pc, #220]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	4a3a      	ldr	r2, [pc, #232]	; (8003a54 <HAL_RCC_OscConfig+0x638>)
 800396c:	4013      	ands	r3, r2
 800396e:	0019      	movs	r1, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003978:	431a      	orrs	r2, r3
 800397a:	4b32      	ldr	r3, [pc, #200]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 800397c:	430a      	orrs	r2, r1
 800397e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003980:	4b30      	ldr	r3, [pc, #192]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	4b2f      	ldr	r3, [pc, #188]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003986:	2180      	movs	r1, #128	; 0x80
 8003988:	0449      	lsls	r1, r1, #17
 800398a:	430a      	orrs	r2, r1
 800398c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398e:	f7fe f98b 	bl	8001ca8 <HAL_GetTick>
 8003992:	0003      	movs	r3, r0
 8003994:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003996:	e008      	b.n	80039aa <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003998:	f7fe f986 	bl	8001ca8 <HAL_GetTick>
 800399c:	0002      	movs	r2, r0
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e047      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039aa:	4b26      	ldr	r3, [pc, #152]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	2380      	movs	r3, #128	; 0x80
 80039b0:	049b      	lsls	r3, r3, #18
 80039b2:	4013      	ands	r3, r2
 80039b4:	d0f0      	beq.n	8003998 <HAL_RCC_OscConfig+0x57c>
 80039b6:	e03f      	b.n	8003a38 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039b8:	4b22      	ldr	r3, [pc, #136]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	4b21      	ldr	r3, [pc, #132]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80039be:	4924      	ldr	r1, [pc, #144]	; (8003a50 <HAL_RCC_OscConfig+0x634>)
 80039c0:	400a      	ands	r2, r1
 80039c2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c4:	f7fe f970 	bl	8001ca8 <HAL_GetTick>
 80039c8:	0003      	movs	r3, r0
 80039ca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039cc:	e008      	b.n	80039e0 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039ce:	f7fe f96b 	bl	8001ca8 <HAL_GetTick>
 80039d2:	0002      	movs	r2, r0
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d901      	bls.n	80039e0 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e02c      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039e0:	4b18      	ldr	r3, [pc, #96]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	2380      	movs	r3, #128	; 0x80
 80039e6:	049b      	lsls	r3, r3, #18
 80039e8:	4013      	ands	r3, r2
 80039ea:	d1f0      	bne.n	80039ce <HAL_RCC_OscConfig+0x5b2>
 80039ec:	e024      	b.n	8003a38 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a1b      	ldr	r3, [r3, #32]
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d101      	bne.n	80039fa <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e01f      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80039fa:	4b12      	ldr	r3, [pc, #72]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003a00:	4b10      	ldr	r3, [pc, #64]	; (8003a44 <HAL_RCC_OscConfig+0x628>)
 8003a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a04:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a06:	697a      	ldr	r2, [r7, #20]
 8003a08:	23c0      	movs	r3, #192	; 0xc0
 8003a0a:	025b      	lsls	r3, r3, #9
 8003a0c:	401a      	ands	r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d10e      	bne.n	8003a34 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	220f      	movs	r2, #15
 8003a1a:	401a      	ands	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d107      	bne.n	8003a34 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	23f0      	movs	r3, #240	; 0xf0
 8003a28:	039b      	lsls	r3, r3, #14
 8003a2a:	401a      	ands	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d001      	beq.n	8003a38 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e000      	b.n	8003a3a <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	0018      	movs	r0, r3
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	b008      	add	sp, #32
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	46c0      	nop			; (mov r8, r8)
 8003a44:	40021000 	.word	0x40021000
 8003a48:	00001388 	.word	0x00001388
 8003a4c:	efffffff 	.word	0xefffffff
 8003a50:	feffffff 	.word	0xfeffffff
 8003a54:	ffc27fff 	.word	0xffc27fff

08003a58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d101      	bne.n	8003a6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e0b3      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a6c:	4b5b      	ldr	r3, [pc, #364]	; (8003bdc <HAL_RCC_ClockConfig+0x184>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2201      	movs	r2, #1
 8003a72:	4013      	ands	r3, r2
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d911      	bls.n	8003a9e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a7a:	4b58      	ldr	r3, [pc, #352]	; (8003bdc <HAL_RCC_ClockConfig+0x184>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	4393      	bics	r3, r2
 8003a82:	0019      	movs	r1, r3
 8003a84:	4b55      	ldr	r3, [pc, #340]	; (8003bdc <HAL_RCC_ClockConfig+0x184>)
 8003a86:	683a      	ldr	r2, [r7, #0]
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a8c:	4b53      	ldr	r3, [pc, #332]	; (8003bdc <HAL_RCC_ClockConfig+0x184>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2201      	movs	r2, #1
 8003a92:	4013      	ands	r3, r2
 8003a94:	683a      	ldr	r2, [r7, #0]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d001      	beq.n	8003a9e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e09a      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	d015      	beq.n	8003ad4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2204      	movs	r2, #4
 8003aae:	4013      	ands	r3, r2
 8003ab0:	d006      	beq.n	8003ac0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003ab2:	4b4b      	ldr	r3, [pc, #300]	; (8003be0 <HAL_RCC_ClockConfig+0x188>)
 8003ab4:	685a      	ldr	r2, [r3, #4]
 8003ab6:	4b4a      	ldr	r3, [pc, #296]	; (8003be0 <HAL_RCC_ClockConfig+0x188>)
 8003ab8:	21e0      	movs	r1, #224	; 0xe0
 8003aba:	00c9      	lsls	r1, r1, #3
 8003abc:	430a      	orrs	r2, r1
 8003abe:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ac0:	4b47      	ldr	r3, [pc, #284]	; (8003be0 <HAL_RCC_ClockConfig+0x188>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	22f0      	movs	r2, #240	; 0xf0
 8003ac6:	4393      	bics	r3, r2
 8003ac8:	0019      	movs	r1, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689a      	ldr	r2, [r3, #8]
 8003ace:	4b44      	ldr	r3, [pc, #272]	; (8003be0 <HAL_RCC_ClockConfig+0x188>)
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	4013      	ands	r3, r2
 8003adc:	d040      	beq.n	8003b60 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d107      	bne.n	8003af6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ae6:	4b3e      	ldr	r3, [pc, #248]	; (8003be0 <HAL_RCC_ClockConfig+0x188>)
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	2380      	movs	r3, #128	; 0x80
 8003aec:	029b      	lsls	r3, r3, #10
 8003aee:	4013      	ands	r3, r2
 8003af0:	d114      	bne.n	8003b1c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e06e      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d107      	bne.n	8003b0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003afe:	4b38      	ldr	r3, [pc, #224]	; (8003be0 <HAL_RCC_ClockConfig+0x188>)
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	2380      	movs	r3, #128	; 0x80
 8003b04:	049b      	lsls	r3, r3, #18
 8003b06:	4013      	ands	r3, r2
 8003b08:	d108      	bne.n	8003b1c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e062      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b0e:	4b34      	ldr	r3, [pc, #208]	; (8003be0 <HAL_RCC_ClockConfig+0x188>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2202      	movs	r2, #2
 8003b14:	4013      	ands	r3, r2
 8003b16:	d101      	bne.n	8003b1c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e05b      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b1c:	4b30      	ldr	r3, [pc, #192]	; (8003be0 <HAL_RCC_ClockConfig+0x188>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	2203      	movs	r2, #3
 8003b22:	4393      	bics	r3, r2
 8003b24:	0019      	movs	r1, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	4b2d      	ldr	r3, [pc, #180]	; (8003be0 <HAL_RCC_ClockConfig+0x188>)
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b30:	f7fe f8ba 	bl	8001ca8 <HAL_GetTick>
 8003b34:	0003      	movs	r3, r0
 8003b36:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b38:	e009      	b.n	8003b4e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b3a:	f7fe f8b5 	bl	8001ca8 <HAL_GetTick>
 8003b3e:	0002      	movs	r2, r0
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	4a27      	ldr	r2, [pc, #156]	; (8003be4 <HAL_RCC_ClockConfig+0x18c>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e042      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b4e:	4b24      	ldr	r3, [pc, #144]	; (8003be0 <HAL_RCC_ClockConfig+0x188>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	220c      	movs	r2, #12
 8003b54:	401a      	ands	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d1ec      	bne.n	8003b3a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b60:	4b1e      	ldr	r3, [pc, #120]	; (8003bdc <HAL_RCC_ClockConfig+0x184>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2201      	movs	r2, #1
 8003b66:	4013      	ands	r3, r2
 8003b68:	683a      	ldr	r2, [r7, #0]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d211      	bcs.n	8003b92 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b6e:	4b1b      	ldr	r3, [pc, #108]	; (8003bdc <HAL_RCC_ClockConfig+0x184>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2201      	movs	r2, #1
 8003b74:	4393      	bics	r3, r2
 8003b76:	0019      	movs	r1, r3
 8003b78:	4b18      	ldr	r3, [pc, #96]	; (8003bdc <HAL_RCC_ClockConfig+0x184>)
 8003b7a:	683a      	ldr	r2, [r7, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b80:	4b16      	ldr	r3, [pc, #88]	; (8003bdc <HAL_RCC_ClockConfig+0x184>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	2201      	movs	r2, #1
 8003b86:	4013      	ands	r3, r2
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d001      	beq.n	8003b92 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e020      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2204      	movs	r2, #4
 8003b98:	4013      	ands	r3, r2
 8003b9a:	d009      	beq.n	8003bb0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003b9c:	4b10      	ldr	r3, [pc, #64]	; (8003be0 <HAL_RCC_ClockConfig+0x188>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	4a11      	ldr	r2, [pc, #68]	; (8003be8 <HAL_RCC_ClockConfig+0x190>)
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	0019      	movs	r1, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	68da      	ldr	r2, [r3, #12]
 8003baa:	4b0d      	ldr	r3, [pc, #52]	; (8003be0 <HAL_RCC_ClockConfig+0x188>)
 8003bac:	430a      	orrs	r2, r1
 8003bae:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003bb0:	f000 f820 	bl	8003bf4 <HAL_RCC_GetSysClockFreq>
 8003bb4:	0001      	movs	r1, r0
 8003bb6:	4b0a      	ldr	r3, [pc, #40]	; (8003be0 <HAL_RCC_ClockConfig+0x188>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	091b      	lsrs	r3, r3, #4
 8003bbc:	220f      	movs	r2, #15
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	4a0a      	ldr	r2, [pc, #40]	; (8003bec <HAL_RCC_ClockConfig+0x194>)
 8003bc2:	5cd3      	ldrb	r3, [r2, r3]
 8003bc4:	000a      	movs	r2, r1
 8003bc6:	40da      	lsrs	r2, r3
 8003bc8:	4b09      	ldr	r3, [pc, #36]	; (8003bf0 <HAL_RCC_ClockConfig+0x198>)
 8003bca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003bcc:	2003      	movs	r0, #3
 8003bce:	f7fe f825 	bl	8001c1c <HAL_InitTick>
  
  return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	0018      	movs	r0, r3
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	b004      	add	sp, #16
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	40022000 	.word	0x40022000
 8003be0:	40021000 	.word	0x40021000
 8003be4:	00001388 	.word	0x00001388
 8003be8:	fffff8ff 	.word	0xfffff8ff
 8003bec:	080080c0 	.word	0x080080c0
 8003bf0:	20000000 	.word	0x20000000

08003bf4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bf4:	b590      	push	{r4, r7, lr}
 8003bf6:	b08f      	sub	sp, #60	; 0x3c
 8003bf8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8003bfa:	2314      	movs	r3, #20
 8003bfc:	18fb      	adds	r3, r7, r3
 8003bfe:	4a2c      	ldr	r2, [pc, #176]	; (8003cb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003c00:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003c02:	c313      	stmia	r3!, {r0, r1, r4}
 8003c04:	6812      	ldr	r2, [r2, #0]
 8003c06:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003c08:	1d3b      	adds	r3, r7, #4
 8003c0a:	4a2a      	ldr	r2, [pc, #168]	; (8003cb4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c0c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003c0e:	c313      	stmia	r3!, {r0, r1, r4}
 8003c10:	6812      	ldr	r2, [r2, #0]
 8003c12:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c14:	2300      	movs	r3, #0
 8003c16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c18:	2300      	movs	r3, #0
 8003c1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	637b      	str	r3, [r7, #52]	; 0x34
 8003c20:	2300      	movs	r3, #0
 8003c22:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8003c24:	2300      	movs	r3, #0
 8003c26:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8003c28:	4b23      	ldr	r3, [pc, #140]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c30:	220c      	movs	r2, #12
 8003c32:	4013      	ands	r3, r2
 8003c34:	2b04      	cmp	r3, #4
 8003c36:	d002      	beq.n	8003c3e <HAL_RCC_GetSysClockFreq+0x4a>
 8003c38:	2b08      	cmp	r3, #8
 8003c3a:	d003      	beq.n	8003c44 <HAL_RCC_GetSysClockFreq+0x50>
 8003c3c:	e02f      	b.n	8003c9e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c3e:	4b1f      	ldr	r3, [pc, #124]	; (8003cbc <HAL_RCC_GetSysClockFreq+0xc8>)
 8003c40:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003c42:	e02f      	b.n	8003ca4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c46:	0c9b      	lsrs	r3, r3, #18
 8003c48:	220f      	movs	r2, #15
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	2214      	movs	r2, #20
 8003c4e:	18ba      	adds	r2, r7, r2
 8003c50:	5cd3      	ldrb	r3, [r2, r3]
 8003c52:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003c54:	4b18      	ldr	r3, [pc, #96]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c58:	220f      	movs	r2, #15
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	1d3a      	adds	r2, r7, #4
 8003c5e:	5cd3      	ldrb	r3, [r2, r3]
 8003c60:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003c62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c64:	23c0      	movs	r3, #192	; 0xc0
 8003c66:	025b      	lsls	r3, r3, #9
 8003c68:	401a      	ands	r2, r3
 8003c6a:	2380      	movs	r3, #128	; 0x80
 8003c6c:	025b      	lsls	r3, r3, #9
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d109      	bne.n	8003c86 <HAL_RCC_GetSysClockFreq+0x92>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003c72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c74:	4811      	ldr	r0, [pc, #68]	; (8003cbc <HAL_RCC_GetSysClockFreq+0xc8>)
 8003c76:	f7fc fa51 	bl	800011c <__udivsi3>
 8003c7a:	0003      	movs	r3, r0
 8003c7c:	001a      	movs	r2, r3
 8003c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c80:	4353      	muls	r3, r2
 8003c82:	637b      	str	r3, [r7, #52]	; 0x34
 8003c84:	e008      	b.n	8003c98 <HAL_RCC_GetSysClockFreq+0xa4>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003c86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c88:	480c      	ldr	r0, [pc, #48]	; (8003cbc <HAL_RCC_GetSysClockFreq+0xc8>)
 8003c8a:	f7fc fa47 	bl	800011c <__udivsi3>
 8003c8e:	0003      	movs	r3, r0
 8003c90:	001a      	movs	r2, r3
 8003c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c94:	4353      	muls	r3, r2
 8003c96:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8003c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c9a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003c9c:	e002      	b.n	8003ca4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c9e:	4b07      	ldr	r3, [pc, #28]	; (8003cbc <HAL_RCC_GetSysClockFreq+0xc8>)
 8003ca0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003ca2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003ca6:	0018      	movs	r0, r3
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	b00f      	add	sp, #60	; 0x3c
 8003cac:	bd90      	pop	{r4, r7, pc}
 8003cae:	46c0      	nop			; (mov r8, r8)
 8003cb0:	08007fa4 	.word	0x08007fa4
 8003cb4:	08007fb4 	.word	0x08007fb4
 8003cb8:	40021000 	.word	0x40021000
 8003cbc:	007a1200 	.word	0x007a1200

08003cc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b086      	sub	sp, #24
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	2380      	movs	r3, #128	; 0x80
 8003cd6:	025b      	lsls	r3, r3, #9
 8003cd8:	4013      	ands	r3, r2
 8003cda:	d100      	bne.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003cdc:	e08e      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003cde:	2017      	movs	r0, #23
 8003ce0:	183b      	adds	r3, r7, r0
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ce6:	4b5f      	ldr	r3, [pc, #380]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003ce8:	69da      	ldr	r2, [r3, #28]
 8003cea:	2380      	movs	r3, #128	; 0x80
 8003cec:	055b      	lsls	r3, r3, #21
 8003cee:	4013      	ands	r3, r2
 8003cf0:	d110      	bne.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003cf2:	4b5c      	ldr	r3, [pc, #368]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003cf4:	69da      	ldr	r2, [r3, #28]
 8003cf6:	4b5b      	ldr	r3, [pc, #364]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003cf8:	2180      	movs	r1, #128	; 0x80
 8003cfa:	0549      	lsls	r1, r1, #21
 8003cfc:	430a      	orrs	r2, r1
 8003cfe:	61da      	str	r2, [r3, #28]
 8003d00:	4b58      	ldr	r3, [pc, #352]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d02:	69da      	ldr	r2, [r3, #28]
 8003d04:	2380      	movs	r3, #128	; 0x80
 8003d06:	055b      	lsls	r3, r3, #21
 8003d08:	4013      	ands	r3, r2
 8003d0a:	60bb      	str	r3, [r7, #8]
 8003d0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d0e:	183b      	adds	r3, r7, r0
 8003d10:	2201      	movs	r2, #1
 8003d12:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d14:	4b54      	ldr	r3, [pc, #336]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	2380      	movs	r3, #128	; 0x80
 8003d1a:	005b      	lsls	r3, r3, #1
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	d11a      	bne.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d20:	4b51      	ldr	r3, [pc, #324]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	4b50      	ldr	r3, [pc, #320]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003d26:	2180      	movs	r1, #128	; 0x80
 8003d28:	0049      	lsls	r1, r1, #1
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d2e:	f7fd ffbb 	bl	8001ca8 <HAL_GetTick>
 8003d32:	0003      	movs	r3, r0
 8003d34:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d36:	e008      	b.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d38:	f7fd ffb6 	bl	8001ca8 <HAL_GetTick>
 8003d3c:	0002      	movs	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b64      	cmp	r3, #100	; 0x64
 8003d44:	d901      	bls.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e087      	b.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d4a:	4b47      	ldr	r3, [pc, #284]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	2380      	movs	r3, #128	; 0x80
 8003d50:	005b      	lsls	r3, r3, #1
 8003d52:	4013      	ands	r3, r2
 8003d54:	d0f0      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d56:	4b43      	ldr	r3, [pc, #268]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d58:	6a1a      	ldr	r2, [r3, #32]
 8003d5a:	23c0      	movs	r3, #192	; 0xc0
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	4013      	ands	r3, r2
 8003d60:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d034      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	23c0      	movs	r3, #192	; 0xc0
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4013      	ands	r3, r2
 8003d72:	68fa      	ldr	r2, [r7, #12]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d02c      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d78:	4b3a      	ldr	r3, [pc, #232]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d7a:	6a1b      	ldr	r3, [r3, #32]
 8003d7c:	4a3b      	ldr	r2, [pc, #236]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003d7e:	4013      	ands	r3, r2
 8003d80:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d82:	4b38      	ldr	r3, [pc, #224]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d84:	6a1a      	ldr	r2, [r3, #32]
 8003d86:	4b37      	ldr	r3, [pc, #220]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d88:	2180      	movs	r1, #128	; 0x80
 8003d8a:	0249      	lsls	r1, r1, #9
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d90:	4b34      	ldr	r3, [pc, #208]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d92:	6a1a      	ldr	r2, [r3, #32]
 8003d94:	4b33      	ldr	r3, [pc, #204]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d96:	4936      	ldr	r1, [pc, #216]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003d98:	400a      	ands	r2, r1
 8003d9a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003d9c:	4b31      	ldr	r3, [pc, #196]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2201      	movs	r2, #1
 8003da6:	4013      	ands	r3, r2
 8003da8:	d013      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003daa:	f7fd ff7d 	bl	8001ca8 <HAL_GetTick>
 8003dae:	0003      	movs	r3, r0
 8003db0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003db2:	e009      	b.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003db4:	f7fd ff78 	bl	8001ca8 <HAL_GetTick>
 8003db8:	0002      	movs	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	4a2d      	ldr	r2, [pc, #180]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e048      	b.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dc8:	4b26      	ldr	r3, [pc, #152]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003dca:	6a1b      	ldr	r3, [r3, #32]
 8003dcc:	2202      	movs	r2, #2
 8003dce:	4013      	ands	r3, r2
 8003dd0:	d0f0      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003dd2:	4b24      	ldr	r3, [pc, #144]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	4a25      	ldr	r2, [pc, #148]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003dd8:	4013      	ands	r3, r2
 8003dda:	0019      	movs	r1, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	4b20      	ldr	r3, [pc, #128]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003de2:	430a      	orrs	r2, r1
 8003de4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003de6:	2317      	movs	r3, #23
 8003de8:	18fb      	adds	r3, r7, r3
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d105      	bne.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003df0:	4b1c      	ldr	r3, [pc, #112]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003df2:	69da      	ldr	r2, [r3, #28]
 8003df4:	4b1b      	ldr	r3, [pc, #108]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003df6:	4920      	ldr	r1, [pc, #128]	; (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003df8:	400a      	ands	r2, r1
 8003dfa:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2201      	movs	r2, #1
 8003e02:	4013      	ands	r3, r2
 8003e04:	d009      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e06:	4b17      	ldr	r3, [pc, #92]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0a:	2203      	movs	r2, #3
 8003e0c:	4393      	bics	r3, r2
 8003e0e:	0019      	movs	r1, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689a      	ldr	r2, [r3, #8]
 8003e14:	4b13      	ldr	r3, [pc, #76]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003e16:	430a      	orrs	r2, r1
 8003e18:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2220      	movs	r2, #32
 8003e20:	4013      	ands	r3, r2
 8003e22:	d009      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e24:	4b0f      	ldr	r3, [pc, #60]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e28:	2210      	movs	r2, #16
 8003e2a:	4393      	bics	r3, r2
 8003e2c:	0019      	movs	r1, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	68da      	ldr	r2, [r3, #12]
 8003e32:	4b0c      	ldr	r3, [pc, #48]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003e34:	430a      	orrs	r2, r1
 8003e36:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	2380      	movs	r3, #128	; 0x80
 8003e3e:	029b      	lsls	r3, r3, #10
 8003e40:	4013      	ands	r3, r2
 8003e42:	d009      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e44:	4b07      	ldr	r3, [pc, #28]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e48:	2280      	movs	r2, #128	; 0x80
 8003e4a:	4393      	bics	r3, r2
 8003e4c:	0019      	movs	r1, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691a      	ldr	r2, [r3, #16]
 8003e52:	4b04      	ldr	r3, [pc, #16]	; (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003e54:	430a      	orrs	r2, r1
 8003e56:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003e58:	2300      	movs	r3, #0
}
 8003e5a:	0018      	movs	r0, r3
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	b006      	add	sp, #24
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	46c0      	nop			; (mov r8, r8)
 8003e64:	40021000 	.word	0x40021000
 8003e68:	40007000 	.word	0x40007000
 8003e6c:	fffffcff 	.word	0xfffffcff
 8003e70:	fffeffff 	.word	0xfffeffff
 8003e74:	00001388 	.word	0x00001388
 8003e78:	efffffff 	.word	0xefffffff

08003e7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e042      	b.n	8003f14 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	223d      	movs	r2, #61	; 0x3d
 8003e92:	5c9b      	ldrb	r3, [r3, r2]
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d107      	bne.n	8003eaa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	223c      	movs	r2, #60	; 0x3c
 8003e9e:	2100      	movs	r1, #0
 8003ea0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	0018      	movs	r0, r3
 8003ea6:	f7fd fda3 	bl	80019f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	223d      	movs	r2, #61	; 0x3d
 8003eae:	2102      	movs	r1, #2
 8003eb0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	3304      	adds	r3, #4
 8003eba:	0019      	movs	r1, r3
 8003ebc:	0010      	movs	r0, r2
 8003ebe:	f000 fb61 	bl	8004584 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2246      	movs	r2, #70	; 0x46
 8003ec6:	2101      	movs	r1, #1
 8003ec8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	223e      	movs	r2, #62	; 0x3e
 8003ece:	2101      	movs	r1, #1
 8003ed0:	5499      	strb	r1, [r3, r2]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	223f      	movs	r2, #63	; 0x3f
 8003ed6:	2101      	movs	r1, #1
 8003ed8:	5499      	strb	r1, [r3, r2]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2240      	movs	r2, #64	; 0x40
 8003ede:	2101      	movs	r1, #1
 8003ee0:	5499      	strb	r1, [r3, r2]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2241      	movs	r2, #65	; 0x41
 8003ee6:	2101      	movs	r1, #1
 8003ee8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2242      	movs	r2, #66	; 0x42
 8003eee:	2101      	movs	r1, #1
 8003ef0:	5499      	strb	r1, [r3, r2]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2243      	movs	r2, #67	; 0x43
 8003ef6:	2101      	movs	r1, #1
 8003ef8:	5499      	strb	r1, [r3, r2]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2244      	movs	r2, #68	; 0x44
 8003efe:	2101      	movs	r1, #1
 8003f00:	5499      	strb	r1, [r3, r2]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2245      	movs	r2, #69	; 0x45
 8003f06:	2101      	movs	r1, #1
 8003f08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	223d      	movs	r2, #61	; 0x3d
 8003f0e:	2101      	movs	r1, #1
 8003f10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	0018      	movs	r0, r3
 8003f16:	46bd      	mov	sp, r7
 8003f18:	b002      	add	sp, #8
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	223d      	movs	r2, #61	; 0x3d
 8003f28:	5c9b      	ldrb	r3, [r3, r2]
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d001      	beq.n	8003f34 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e02d      	b.n	8003f90 <HAL_TIM_Base_Start+0x74>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	223d      	movs	r2, #61	; 0x3d
 8003f38:	2102      	movs	r1, #2
 8003f3a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a15      	ldr	r2, [pc, #84]	; (8003f98 <HAL_TIM_Base_Start+0x7c>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d009      	beq.n	8003f5a <HAL_TIM_Base_Start+0x3e>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a14      	ldr	r2, [pc, #80]	; (8003f9c <HAL_TIM_Base_Start+0x80>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d004      	beq.n	8003f5a <HAL_TIM_Base_Start+0x3e>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a12      	ldr	r2, [pc, #72]	; (8003fa0 <HAL_TIM_Base_Start+0x84>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d111      	bne.n	8003f7e <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	2207      	movs	r2, #7
 8003f62:	4013      	ands	r3, r2
 8003f64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2b06      	cmp	r3, #6
 8003f6a:	d010      	beq.n	8003f8e <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2101      	movs	r1, #1
 8003f78:	430a      	orrs	r2, r1
 8003f7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f7c:	e007      	b.n	8003f8e <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2101      	movs	r1, #1
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f8e:	2300      	movs	r3, #0
}
 8003f90:	0018      	movs	r0, r3
 8003f92:	46bd      	mov	sp, r7
 8003f94:	b004      	add	sp, #16
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	40012c00 	.word	0x40012c00
 8003f9c:	40000400 	.word	0x40000400
 8003fa0:	40014000 	.word	0x40014000

08003fa4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	223d      	movs	r2, #61	; 0x3d
 8003fb0:	5c9b      	ldrb	r3, [r3, r2]
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d001      	beq.n	8003fbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e035      	b.n	8004028 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	223d      	movs	r2, #61	; 0x3d
 8003fc0:	2102      	movs	r1, #2
 8003fc2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68da      	ldr	r2, [r3, #12]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2101      	movs	r1, #1
 8003fd0:	430a      	orrs	r2, r1
 8003fd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a15      	ldr	r2, [pc, #84]	; (8004030 <HAL_TIM_Base_Start_IT+0x8c>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d009      	beq.n	8003ff2 <HAL_TIM_Base_Start_IT+0x4e>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a14      	ldr	r2, [pc, #80]	; (8004034 <HAL_TIM_Base_Start_IT+0x90>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d004      	beq.n	8003ff2 <HAL_TIM_Base_Start_IT+0x4e>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a12      	ldr	r2, [pc, #72]	; (8004038 <HAL_TIM_Base_Start_IT+0x94>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d111      	bne.n	8004016 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	2207      	movs	r2, #7
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2b06      	cmp	r3, #6
 8004002:	d010      	beq.n	8004026 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2101      	movs	r1, #1
 8004010:	430a      	orrs	r2, r1
 8004012:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004014:	e007      	b.n	8004026 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2101      	movs	r1, #1
 8004022:	430a      	orrs	r2, r1
 8004024:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	0018      	movs	r0, r3
 800402a:	46bd      	mov	sp, r7
 800402c:	b004      	add	sp, #16
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40012c00 	.word	0x40012c00
 8004034:	40000400 	.word	0x40000400
 8004038:	40014000 	.word	0x40014000

0800403c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d101      	bne.n	800404e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e042      	b.n	80040d4 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	223d      	movs	r2, #61	; 0x3d
 8004052:	5c9b      	ldrb	r3, [r3, r2]
 8004054:	b2db      	uxtb	r3, r3
 8004056:	2b00      	cmp	r3, #0
 8004058:	d107      	bne.n	800406a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	223c      	movs	r2, #60	; 0x3c
 800405e:	2100      	movs	r1, #0
 8004060:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	0018      	movs	r0, r3
 8004066:	f000 f839 	bl	80040dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	223d      	movs	r2, #61	; 0x3d
 800406e:	2102      	movs	r1, #2
 8004070:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	3304      	adds	r3, #4
 800407a:	0019      	movs	r1, r3
 800407c:	0010      	movs	r0, r2
 800407e:	f000 fa81 	bl	8004584 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2246      	movs	r2, #70	; 0x46
 8004086:	2101      	movs	r1, #1
 8004088:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	223e      	movs	r2, #62	; 0x3e
 800408e:	2101      	movs	r1, #1
 8004090:	5499      	strb	r1, [r3, r2]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	223f      	movs	r2, #63	; 0x3f
 8004096:	2101      	movs	r1, #1
 8004098:	5499      	strb	r1, [r3, r2]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2240      	movs	r2, #64	; 0x40
 800409e:	2101      	movs	r1, #1
 80040a0:	5499      	strb	r1, [r3, r2]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2241      	movs	r2, #65	; 0x41
 80040a6:	2101      	movs	r1, #1
 80040a8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2242      	movs	r2, #66	; 0x42
 80040ae:	2101      	movs	r1, #1
 80040b0:	5499      	strb	r1, [r3, r2]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2243      	movs	r2, #67	; 0x43
 80040b6:	2101      	movs	r1, #1
 80040b8:	5499      	strb	r1, [r3, r2]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2244      	movs	r2, #68	; 0x44
 80040be:	2101      	movs	r1, #1
 80040c0:	5499      	strb	r1, [r3, r2]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2245      	movs	r2, #69	; 0x45
 80040c6:	2101      	movs	r1, #1
 80040c8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	223d      	movs	r2, #61	; 0x3d
 80040ce:	2101      	movs	r1, #1
 80040d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	0018      	movs	r0, r3
 80040d6:	46bd      	mov	sp, r7
 80040d8:	b002      	add	sp, #8
 80040da:	bd80      	pop	{r7, pc}

080040dc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80040e4:	46c0      	nop			; (mov r8, r8)
 80040e6:	46bd      	mov	sp, r7
 80040e8:	b002      	add	sp, #8
 80040ea:	bd80      	pop	{r7, pc}

080040ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d108      	bne.n	800410e <HAL_TIM_PWM_Start+0x22>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	223e      	movs	r2, #62	; 0x3e
 8004100:	5c9b      	ldrb	r3, [r3, r2]
 8004102:	b2db      	uxtb	r3, r3
 8004104:	3b01      	subs	r3, #1
 8004106:	1e5a      	subs	r2, r3, #1
 8004108:	4193      	sbcs	r3, r2
 800410a:	b2db      	uxtb	r3, r3
 800410c:	e01f      	b.n	800414e <HAL_TIM_PWM_Start+0x62>
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	2b04      	cmp	r3, #4
 8004112:	d108      	bne.n	8004126 <HAL_TIM_PWM_Start+0x3a>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	223f      	movs	r2, #63	; 0x3f
 8004118:	5c9b      	ldrb	r3, [r3, r2]
 800411a:	b2db      	uxtb	r3, r3
 800411c:	3b01      	subs	r3, #1
 800411e:	1e5a      	subs	r2, r3, #1
 8004120:	4193      	sbcs	r3, r2
 8004122:	b2db      	uxtb	r3, r3
 8004124:	e013      	b.n	800414e <HAL_TIM_PWM_Start+0x62>
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	2b08      	cmp	r3, #8
 800412a:	d108      	bne.n	800413e <HAL_TIM_PWM_Start+0x52>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2240      	movs	r2, #64	; 0x40
 8004130:	5c9b      	ldrb	r3, [r3, r2]
 8004132:	b2db      	uxtb	r3, r3
 8004134:	3b01      	subs	r3, #1
 8004136:	1e5a      	subs	r2, r3, #1
 8004138:	4193      	sbcs	r3, r2
 800413a:	b2db      	uxtb	r3, r3
 800413c:	e007      	b.n	800414e <HAL_TIM_PWM_Start+0x62>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2241      	movs	r2, #65	; 0x41
 8004142:	5c9b      	ldrb	r3, [r3, r2]
 8004144:	b2db      	uxtb	r3, r3
 8004146:	3b01      	subs	r3, #1
 8004148:	1e5a      	subs	r2, r3, #1
 800414a:	4193      	sbcs	r3, r2
 800414c:	b2db      	uxtb	r3, r3
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e06e      	b.n	8004234 <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d104      	bne.n	8004166 <HAL_TIM_PWM_Start+0x7a>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	223e      	movs	r2, #62	; 0x3e
 8004160:	2102      	movs	r1, #2
 8004162:	5499      	strb	r1, [r3, r2]
 8004164:	e013      	b.n	800418e <HAL_TIM_PWM_Start+0xa2>
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	2b04      	cmp	r3, #4
 800416a:	d104      	bne.n	8004176 <HAL_TIM_PWM_Start+0x8a>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	223f      	movs	r2, #63	; 0x3f
 8004170:	2102      	movs	r1, #2
 8004172:	5499      	strb	r1, [r3, r2]
 8004174:	e00b      	b.n	800418e <HAL_TIM_PWM_Start+0xa2>
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	2b08      	cmp	r3, #8
 800417a:	d104      	bne.n	8004186 <HAL_TIM_PWM_Start+0x9a>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2240      	movs	r2, #64	; 0x40
 8004180:	2102      	movs	r1, #2
 8004182:	5499      	strb	r1, [r3, r2]
 8004184:	e003      	b.n	800418e <HAL_TIM_PWM_Start+0xa2>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2241      	movs	r2, #65	; 0x41
 800418a:	2102      	movs	r1, #2
 800418c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	6839      	ldr	r1, [r7, #0]
 8004194:	2201      	movs	r2, #1
 8004196:	0018      	movs	r0, r3
 8004198:	f000 fd00 	bl	8004b9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a26      	ldr	r2, [pc, #152]	; (800423c <HAL_TIM_PWM_Start+0x150>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d00e      	beq.n	80041c4 <HAL_TIM_PWM_Start+0xd8>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a25      	ldr	r2, [pc, #148]	; (8004240 <HAL_TIM_PWM_Start+0x154>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d009      	beq.n	80041c4 <HAL_TIM_PWM_Start+0xd8>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a23      	ldr	r2, [pc, #140]	; (8004244 <HAL_TIM_PWM_Start+0x158>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d004      	beq.n	80041c4 <HAL_TIM_PWM_Start+0xd8>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a22      	ldr	r2, [pc, #136]	; (8004248 <HAL_TIM_PWM_Start+0x15c>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d101      	bne.n	80041c8 <HAL_TIM_PWM_Start+0xdc>
 80041c4:	2301      	movs	r3, #1
 80041c6:	e000      	b.n	80041ca <HAL_TIM_PWM_Start+0xde>
 80041c8:	2300      	movs	r3, #0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d008      	beq.n	80041e0 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2180      	movs	r1, #128	; 0x80
 80041da:	0209      	lsls	r1, r1, #8
 80041dc:	430a      	orrs	r2, r1
 80041de:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a15      	ldr	r2, [pc, #84]	; (800423c <HAL_TIM_PWM_Start+0x150>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d009      	beq.n	80041fe <HAL_TIM_PWM_Start+0x112>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a17      	ldr	r2, [pc, #92]	; (800424c <HAL_TIM_PWM_Start+0x160>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d004      	beq.n	80041fe <HAL_TIM_PWM_Start+0x112>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a11      	ldr	r2, [pc, #68]	; (8004240 <HAL_TIM_PWM_Start+0x154>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d111      	bne.n	8004222 <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	2207      	movs	r2, #7
 8004206:	4013      	ands	r3, r2
 8004208:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2b06      	cmp	r3, #6
 800420e:	d010      	beq.n	8004232 <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2101      	movs	r1, #1
 800421c:	430a      	orrs	r2, r1
 800421e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004220:	e007      	b.n	8004232 <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2101      	movs	r1, #1
 800422e:	430a      	orrs	r2, r1
 8004230:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	0018      	movs	r0, r3
 8004236:	46bd      	mov	sp, r7
 8004238:	b004      	add	sp, #16
 800423a:	bd80      	pop	{r7, pc}
 800423c:	40012c00 	.word	0x40012c00
 8004240:	40014000 	.word	0x40014000
 8004244:	40014400 	.word	0x40014400
 8004248:	40014800 	.word	0x40014800
 800424c:	40000400 	.word	0x40000400

08004250 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800425c:	2317      	movs	r3, #23
 800425e:	18fb      	adds	r3, r7, r3
 8004260:	2200      	movs	r2, #0
 8004262:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	223c      	movs	r2, #60	; 0x3c
 8004268:	5c9b      	ldrb	r3, [r3, r2]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d101      	bne.n	8004272 <HAL_TIM_PWM_ConfigChannel+0x22>
 800426e:	2302      	movs	r3, #2
 8004270:	e0ad      	b.n	80043ce <HAL_TIM_PWM_ConfigChannel+0x17e>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	223c      	movs	r2, #60	; 0x3c
 8004276:	2101      	movs	r1, #1
 8004278:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b0c      	cmp	r3, #12
 800427e:	d100      	bne.n	8004282 <HAL_TIM_PWM_ConfigChannel+0x32>
 8004280:	e076      	b.n	8004370 <HAL_TIM_PWM_ConfigChannel+0x120>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2b0c      	cmp	r3, #12
 8004286:	d900      	bls.n	800428a <HAL_TIM_PWM_ConfigChannel+0x3a>
 8004288:	e095      	b.n	80043b6 <HAL_TIM_PWM_ConfigChannel+0x166>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2b08      	cmp	r3, #8
 800428e:	d04e      	beq.n	800432e <HAL_TIM_PWM_ConfigChannel+0xde>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b08      	cmp	r3, #8
 8004294:	d900      	bls.n	8004298 <HAL_TIM_PWM_ConfigChannel+0x48>
 8004296:	e08e      	b.n	80043b6 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d003      	beq.n	80042a6 <HAL_TIM_PWM_ConfigChannel+0x56>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2b04      	cmp	r3, #4
 80042a2:	d021      	beq.n	80042e8 <HAL_TIM_PWM_ConfigChannel+0x98>
 80042a4:	e087      	b.n	80043b6 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68ba      	ldr	r2, [r7, #8]
 80042ac:	0011      	movs	r1, r2
 80042ae:	0018      	movs	r0, r3
 80042b0:	f000 f9de 	bl	8004670 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	699a      	ldr	r2, [r3, #24]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	2108      	movs	r1, #8
 80042c0:	430a      	orrs	r2, r1
 80042c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	699a      	ldr	r2, [r3, #24]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2104      	movs	r1, #4
 80042d0:	438a      	bics	r2, r1
 80042d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	6999      	ldr	r1, [r3, #24]
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	691a      	ldr	r2, [r3, #16]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	619a      	str	r2, [r3, #24]
      break;
 80042e6:	e06b      	b.n	80043c0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68ba      	ldr	r2, [r7, #8]
 80042ee:	0011      	movs	r1, r2
 80042f0:	0018      	movs	r0, r3
 80042f2:	f000 fa45 	bl	8004780 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	699a      	ldr	r2, [r3, #24]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	2180      	movs	r1, #128	; 0x80
 8004302:	0109      	lsls	r1, r1, #4
 8004304:	430a      	orrs	r2, r1
 8004306:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	699a      	ldr	r2, [r3, #24]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4931      	ldr	r1, [pc, #196]	; (80043d8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004314:	400a      	ands	r2, r1
 8004316:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	6999      	ldr	r1, [r3, #24]
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	021a      	lsls	r2, r3, #8
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	430a      	orrs	r2, r1
 800432a:	619a      	str	r2, [r3, #24]
      break;
 800432c:	e048      	b.n	80043c0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68ba      	ldr	r2, [r7, #8]
 8004334:	0011      	movs	r1, r2
 8004336:	0018      	movs	r0, r3
 8004338:	f000 faa6 	bl	8004888 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	69da      	ldr	r2, [r3, #28]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2108      	movs	r1, #8
 8004348:	430a      	orrs	r2, r1
 800434a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	69da      	ldr	r2, [r3, #28]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2104      	movs	r1, #4
 8004358:	438a      	bics	r2, r1
 800435a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	69d9      	ldr	r1, [r3, #28]
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	691a      	ldr	r2, [r3, #16]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	430a      	orrs	r2, r1
 800436c:	61da      	str	r2, [r3, #28]
      break;
 800436e:	e027      	b.n	80043c0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68ba      	ldr	r2, [r7, #8]
 8004376:	0011      	movs	r1, r2
 8004378:	0018      	movs	r0, r3
 800437a:	f000 fb0b 	bl	8004994 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	69da      	ldr	r2, [r3, #28]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2180      	movs	r1, #128	; 0x80
 800438a:	0109      	lsls	r1, r1, #4
 800438c:	430a      	orrs	r2, r1
 800438e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	69da      	ldr	r2, [r3, #28]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	490f      	ldr	r1, [pc, #60]	; (80043d8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800439c:	400a      	ands	r2, r1
 800439e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	69d9      	ldr	r1, [r3, #28]
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	021a      	lsls	r2, r3, #8
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	430a      	orrs	r2, r1
 80043b2:	61da      	str	r2, [r3, #28]
      break;
 80043b4:	e004      	b.n	80043c0 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80043b6:	2317      	movs	r3, #23
 80043b8:	18fb      	adds	r3, r7, r3
 80043ba:	2201      	movs	r2, #1
 80043bc:	701a      	strb	r2, [r3, #0]
      break;
 80043be:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	223c      	movs	r2, #60	; 0x3c
 80043c4:	2100      	movs	r1, #0
 80043c6:	5499      	strb	r1, [r3, r2]

  return status;
 80043c8:	2317      	movs	r3, #23
 80043ca:	18fb      	adds	r3, r7, r3
 80043cc:	781b      	ldrb	r3, [r3, #0]
}
 80043ce:	0018      	movs	r0, r3
 80043d0:	46bd      	mov	sp, r7
 80043d2:	b006      	add	sp, #24
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	46c0      	nop			; (mov r8, r8)
 80043d8:	fffffbff 	.word	0xfffffbff

080043dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043e6:	230f      	movs	r3, #15
 80043e8:	18fb      	adds	r3, r7, r3
 80043ea:	2200      	movs	r2, #0
 80043ec:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	223c      	movs	r2, #60	; 0x3c
 80043f2:	5c9b      	ldrb	r3, [r3, r2]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d101      	bne.n	80043fc <HAL_TIM_ConfigClockSource+0x20>
 80043f8:	2302      	movs	r3, #2
 80043fa:	e0bc      	b.n	8004576 <HAL_TIM_ConfigClockSource+0x19a>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	223c      	movs	r2, #60	; 0x3c
 8004400:	2101      	movs	r1, #1
 8004402:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	223d      	movs	r2, #61	; 0x3d
 8004408:	2102      	movs	r1, #2
 800440a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	2277      	movs	r2, #119	; 0x77
 8004418:	4393      	bics	r3, r2
 800441a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	4a58      	ldr	r2, [pc, #352]	; (8004580 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004420:	4013      	ands	r3, r2
 8004422:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	68ba      	ldr	r2, [r7, #8]
 800442a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2280      	movs	r2, #128	; 0x80
 8004432:	0192      	lsls	r2, r2, #6
 8004434:	4293      	cmp	r3, r2
 8004436:	d040      	beq.n	80044ba <HAL_TIM_ConfigClockSource+0xde>
 8004438:	2280      	movs	r2, #128	; 0x80
 800443a:	0192      	lsls	r2, r2, #6
 800443c:	4293      	cmp	r3, r2
 800443e:	d900      	bls.n	8004442 <HAL_TIM_ConfigClockSource+0x66>
 8004440:	e088      	b.n	8004554 <HAL_TIM_ConfigClockSource+0x178>
 8004442:	2280      	movs	r2, #128	; 0x80
 8004444:	0152      	lsls	r2, r2, #5
 8004446:	4293      	cmp	r3, r2
 8004448:	d100      	bne.n	800444c <HAL_TIM_ConfigClockSource+0x70>
 800444a:	e088      	b.n	800455e <HAL_TIM_ConfigClockSource+0x182>
 800444c:	2280      	movs	r2, #128	; 0x80
 800444e:	0152      	lsls	r2, r2, #5
 8004450:	4293      	cmp	r3, r2
 8004452:	d900      	bls.n	8004456 <HAL_TIM_ConfigClockSource+0x7a>
 8004454:	e07e      	b.n	8004554 <HAL_TIM_ConfigClockSource+0x178>
 8004456:	2b70      	cmp	r3, #112	; 0x70
 8004458:	d018      	beq.n	800448c <HAL_TIM_ConfigClockSource+0xb0>
 800445a:	d900      	bls.n	800445e <HAL_TIM_ConfigClockSource+0x82>
 800445c:	e07a      	b.n	8004554 <HAL_TIM_ConfigClockSource+0x178>
 800445e:	2b60      	cmp	r3, #96	; 0x60
 8004460:	d04f      	beq.n	8004502 <HAL_TIM_ConfigClockSource+0x126>
 8004462:	d900      	bls.n	8004466 <HAL_TIM_ConfigClockSource+0x8a>
 8004464:	e076      	b.n	8004554 <HAL_TIM_ConfigClockSource+0x178>
 8004466:	2b50      	cmp	r3, #80	; 0x50
 8004468:	d03b      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0x106>
 800446a:	d900      	bls.n	800446e <HAL_TIM_ConfigClockSource+0x92>
 800446c:	e072      	b.n	8004554 <HAL_TIM_ConfigClockSource+0x178>
 800446e:	2b40      	cmp	r3, #64	; 0x40
 8004470:	d057      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0x146>
 8004472:	d900      	bls.n	8004476 <HAL_TIM_ConfigClockSource+0x9a>
 8004474:	e06e      	b.n	8004554 <HAL_TIM_ConfigClockSource+0x178>
 8004476:	2b30      	cmp	r3, #48	; 0x30
 8004478:	d063      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x166>
 800447a:	d86b      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x178>
 800447c:	2b20      	cmp	r3, #32
 800447e:	d060      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x166>
 8004480:	d868      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x178>
 8004482:	2b00      	cmp	r3, #0
 8004484:	d05d      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x166>
 8004486:	2b10      	cmp	r3, #16
 8004488:	d05b      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x166>
 800448a:	e063      	b.n	8004554 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6818      	ldr	r0, [r3, #0]
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	6899      	ldr	r1, [r3, #8]
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685a      	ldr	r2, [r3, #4]
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	f000 fb5e 	bl	8004b5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	2277      	movs	r2, #119	; 0x77
 80044ac:	4313      	orrs	r3, r2
 80044ae:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	68ba      	ldr	r2, [r7, #8]
 80044b6:	609a      	str	r2, [r3, #8]
      break;
 80044b8:	e052      	b.n	8004560 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6818      	ldr	r0, [r3, #0]
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	6899      	ldr	r1, [r3, #8]
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	685a      	ldr	r2, [r3, #4]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	f000 fb47 	bl	8004b5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	689a      	ldr	r2, [r3, #8]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2180      	movs	r1, #128	; 0x80
 80044da:	01c9      	lsls	r1, r1, #7
 80044dc:	430a      	orrs	r2, r1
 80044de:	609a      	str	r2, [r3, #8]
      break;
 80044e0:	e03e      	b.n	8004560 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6818      	ldr	r0, [r3, #0]
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	6859      	ldr	r1, [r3, #4]
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	001a      	movs	r2, r3
 80044f0:	f000 faba 	bl	8004a68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2150      	movs	r1, #80	; 0x50
 80044fa:	0018      	movs	r0, r3
 80044fc:	f000 fb14 	bl	8004b28 <TIM_ITRx_SetConfig>
      break;
 8004500:	e02e      	b.n	8004560 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6818      	ldr	r0, [r3, #0]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	6859      	ldr	r1, [r3, #4]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	001a      	movs	r2, r3
 8004510:	f000 fad8 	bl	8004ac4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2160      	movs	r1, #96	; 0x60
 800451a:	0018      	movs	r0, r3
 800451c:	f000 fb04 	bl	8004b28 <TIM_ITRx_SetConfig>
      break;
 8004520:	e01e      	b.n	8004560 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6818      	ldr	r0, [r3, #0]
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	6859      	ldr	r1, [r3, #4]
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	001a      	movs	r2, r3
 8004530:	f000 fa9a 	bl	8004a68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2140      	movs	r1, #64	; 0x40
 800453a:	0018      	movs	r0, r3
 800453c:	f000 faf4 	bl	8004b28 <TIM_ITRx_SetConfig>
      break;
 8004540:	e00e      	b.n	8004560 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	0019      	movs	r1, r3
 800454c:	0010      	movs	r0, r2
 800454e:	f000 faeb 	bl	8004b28 <TIM_ITRx_SetConfig>
      break;
 8004552:	e005      	b.n	8004560 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004554:	230f      	movs	r3, #15
 8004556:	18fb      	adds	r3, r7, r3
 8004558:	2201      	movs	r2, #1
 800455a:	701a      	strb	r2, [r3, #0]
      break;
 800455c:	e000      	b.n	8004560 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800455e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	223d      	movs	r2, #61	; 0x3d
 8004564:	2101      	movs	r1, #1
 8004566:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	223c      	movs	r2, #60	; 0x3c
 800456c:	2100      	movs	r1, #0
 800456e:	5499      	strb	r1, [r3, r2]

  return status;
 8004570:	230f      	movs	r3, #15
 8004572:	18fb      	adds	r3, r7, r3
 8004574:	781b      	ldrb	r3, [r3, #0]
}
 8004576:	0018      	movs	r0, r3
 8004578:	46bd      	mov	sp, r7
 800457a:	b004      	add	sp, #16
 800457c:	bd80      	pop	{r7, pc}
 800457e:	46c0      	nop			; (mov r8, r8)
 8004580:	ffff00ff 	.word	0xffff00ff

08004584 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a2f      	ldr	r2, [pc, #188]	; (8004654 <TIM_Base_SetConfig+0xd0>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d003      	beq.n	80045a4 <TIM_Base_SetConfig+0x20>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a2e      	ldr	r2, [pc, #184]	; (8004658 <TIM_Base_SetConfig+0xd4>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d108      	bne.n	80045b6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2270      	movs	r2, #112	; 0x70
 80045a8:	4393      	bics	r3, r2
 80045aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	68fa      	ldr	r2, [r7, #12]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a26      	ldr	r2, [pc, #152]	; (8004654 <TIM_Base_SetConfig+0xd0>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d013      	beq.n	80045e6 <TIM_Base_SetConfig+0x62>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a25      	ldr	r2, [pc, #148]	; (8004658 <TIM_Base_SetConfig+0xd4>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d00f      	beq.n	80045e6 <TIM_Base_SetConfig+0x62>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a24      	ldr	r2, [pc, #144]	; (800465c <TIM_Base_SetConfig+0xd8>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d00b      	beq.n	80045e6 <TIM_Base_SetConfig+0x62>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a23      	ldr	r2, [pc, #140]	; (8004660 <TIM_Base_SetConfig+0xdc>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d007      	beq.n	80045e6 <TIM_Base_SetConfig+0x62>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a22      	ldr	r2, [pc, #136]	; (8004664 <TIM_Base_SetConfig+0xe0>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d003      	beq.n	80045e6 <TIM_Base_SetConfig+0x62>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a21      	ldr	r2, [pc, #132]	; (8004668 <TIM_Base_SetConfig+0xe4>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d108      	bne.n	80045f8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	4a20      	ldr	r2, [pc, #128]	; (800466c <TIM_Base_SetConfig+0xe8>)
 80045ea:	4013      	ands	r3, r2
 80045ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2280      	movs	r2, #128	; 0x80
 80045fc:	4393      	bics	r3, r2
 80045fe:	001a      	movs	r2, r3
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	695b      	ldr	r3, [r3, #20]
 8004604:	4313      	orrs	r3, r2
 8004606:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	689a      	ldr	r2, [r3, #8]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a0c      	ldr	r2, [pc, #48]	; (8004654 <TIM_Base_SetConfig+0xd0>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d00b      	beq.n	800463e <TIM_Base_SetConfig+0xba>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a0d      	ldr	r2, [pc, #52]	; (8004660 <TIM_Base_SetConfig+0xdc>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d007      	beq.n	800463e <TIM_Base_SetConfig+0xba>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a0c      	ldr	r2, [pc, #48]	; (8004664 <TIM_Base_SetConfig+0xe0>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d003      	beq.n	800463e <TIM_Base_SetConfig+0xba>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a0b      	ldr	r2, [pc, #44]	; (8004668 <TIM_Base_SetConfig+0xe4>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d103      	bne.n	8004646 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	691a      	ldr	r2, [r3, #16]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2201      	movs	r2, #1
 800464a:	615a      	str	r2, [r3, #20]
}
 800464c:	46c0      	nop			; (mov r8, r8)
 800464e:	46bd      	mov	sp, r7
 8004650:	b004      	add	sp, #16
 8004652:	bd80      	pop	{r7, pc}
 8004654:	40012c00 	.word	0x40012c00
 8004658:	40000400 	.word	0x40000400
 800465c:	40002000 	.word	0x40002000
 8004660:	40014000 	.word	0x40014000
 8004664:	40014400 	.word	0x40014400
 8004668:	40014800 	.word	0x40014800
 800466c:	fffffcff 	.word	0xfffffcff

08004670 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b086      	sub	sp, #24
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	2201      	movs	r2, #1
 8004680:	4393      	bics	r3, r2
 8004682:	001a      	movs	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a1b      	ldr	r3, [r3, #32]
 800468c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2270      	movs	r2, #112	; 0x70
 800469e:	4393      	bics	r3, r2
 80046a0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2203      	movs	r2, #3
 80046a6:	4393      	bics	r3, r2
 80046a8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68fa      	ldr	r2, [r7, #12]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	2202      	movs	r2, #2
 80046b8:	4393      	bics	r3, r2
 80046ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	697a      	ldr	r2, [r7, #20]
 80046c2:	4313      	orrs	r3, r2
 80046c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a27      	ldr	r2, [pc, #156]	; (8004768 <TIM_OC1_SetConfig+0xf8>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d00b      	beq.n	80046e6 <TIM_OC1_SetConfig+0x76>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a26      	ldr	r2, [pc, #152]	; (800476c <TIM_OC1_SetConfig+0xfc>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d007      	beq.n	80046e6 <TIM_OC1_SetConfig+0x76>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a25      	ldr	r2, [pc, #148]	; (8004770 <TIM_OC1_SetConfig+0x100>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d003      	beq.n	80046e6 <TIM_OC1_SetConfig+0x76>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	4a24      	ldr	r2, [pc, #144]	; (8004774 <TIM_OC1_SetConfig+0x104>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d10c      	bne.n	8004700 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	2208      	movs	r2, #8
 80046ea:	4393      	bics	r3, r2
 80046ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	697a      	ldr	r2, [r7, #20]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	2204      	movs	r2, #4
 80046fc:	4393      	bics	r3, r2
 80046fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a19      	ldr	r2, [pc, #100]	; (8004768 <TIM_OC1_SetConfig+0xf8>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d00b      	beq.n	8004720 <TIM_OC1_SetConfig+0xb0>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	4a18      	ldr	r2, [pc, #96]	; (800476c <TIM_OC1_SetConfig+0xfc>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d007      	beq.n	8004720 <TIM_OC1_SetConfig+0xb0>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a17      	ldr	r2, [pc, #92]	; (8004770 <TIM_OC1_SetConfig+0x100>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d003      	beq.n	8004720 <TIM_OC1_SetConfig+0xb0>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a16      	ldr	r2, [pc, #88]	; (8004774 <TIM_OC1_SetConfig+0x104>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d111      	bne.n	8004744 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	4a15      	ldr	r2, [pc, #84]	; (8004778 <TIM_OC1_SetConfig+0x108>)
 8004724:	4013      	ands	r3, r2
 8004726:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	4a14      	ldr	r2, [pc, #80]	; (800477c <TIM_OC1_SetConfig+0x10c>)
 800472c:	4013      	ands	r3, r2
 800472e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	695b      	ldr	r3, [r3, #20]
 8004734:	693a      	ldr	r2, [r7, #16]
 8004736:	4313      	orrs	r3, r2
 8004738:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	4313      	orrs	r3, r2
 8004742:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	693a      	ldr	r2, [r7, #16]
 8004748:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	685a      	ldr	r2, [r3, #4]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	697a      	ldr	r2, [r7, #20]
 800475c:	621a      	str	r2, [r3, #32]
}
 800475e:	46c0      	nop			; (mov r8, r8)
 8004760:	46bd      	mov	sp, r7
 8004762:	b006      	add	sp, #24
 8004764:	bd80      	pop	{r7, pc}
 8004766:	46c0      	nop			; (mov r8, r8)
 8004768:	40012c00 	.word	0x40012c00
 800476c:	40014000 	.word	0x40014000
 8004770:	40014400 	.word	0x40014400
 8004774:	40014800 	.word	0x40014800
 8004778:	fffffeff 	.word	0xfffffeff
 800477c:	fffffdff 	.word	0xfffffdff

08004780 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b086      	sub	sp, #24
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	2210      	movs	r2, #16
 8004790:	4393      	bics	r3, r2
 8004792:	001a      	movs	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a1b      	ldr	r3, [r3, #32]
 800479c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	699b      	ldr	r3, [r3, #24]
 80047a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	4a2e      	ldr	r2, [pc, #184]	; (8004868 <TIM_OC2_SetConfig+0xe8>)
 80047ae:	4013      	ands	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	4a2d      	ldr	r2, [pc, #180]	; (800486c <TIM_OC2_SetConfig+0xec>)
 80047b6:	4013      	ands	r3, r2
 80047b8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	021b      	lsls	r3, r3, #8
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	2220      	movs	r2, #32
 80047ca:	4393      	bics	r3, r2
 80047cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	011b      	lsls	r3, r3, #4
 80047d4:	697a      	ldr	r2, [r7, #20]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a24      	ldr	r2, [pc, #144]	; (8004870 <TIM_OC2_SetConfig+0xf0>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d10d      	bne.n	80047fe <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	2280      	movs	r2, #128	; 0x80
 80047e6:	4393      	bics	r3, r2
 80047e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	011b      	lsls	r3, r3, #4
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	2240      	movs	r2, #64	; 0x40
 80047fa:	4393      	bics	r3, r2
 80047fc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a1b      	ldr	r2, [pc, #108]	; (8004870 <TIM_OC2_SetConfig+0xf0>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d00b      	beq.n	800481e <TIM_OC2_SetConfig+0x9e>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a1a      	ldr	r2, [pc, #104]	; (8004874 <TIM_OC2_SetConfig+0xf4>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d007      	beq.n	800481e <TIM_OC2_SetConfig+0x9e>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a19      	ldr	r2, [pc, #100]	; (8004878 <TIM_OC2_SetConfig+0xf8>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d003      	beq.n	800481e <TIM_OC2_SetConfig+0x9e>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a18      	ldr	r2, [pc, #96]	; (800487c <TIM_OC2_SetConfig+0xfc>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d113      	bne.n	8004846 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	4a17      	ldr	r2, [pc, #92]	; (8004880 <TIM_OC2_SetConfig+0x100>)
 8004822:	4013      	ands	r3, r2
 8004824:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	4a16      	ldr	r2, [pc, #88]	; (8004884 <TIM_OC2_SetConfig+0x104>)
 800482a:	4013      	ands	r3, r2
 800482c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	4313      	orrs	r3, r2
 8004838:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	693a      	ldr	r2, [r7, #16]
 8004842:	4313      	orrs	r3, r2
 8004844:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	693a      	ldr	r2, [r7, #16]
 800484a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	685a      	ldr	r2, [r3, #4]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	697a      	ldr	r2, [r7, #20]
 800485e:	621a      	str	r2, [r3, #32]
}
 8004860:	46c0      	nop			; (mov r8, r8)
 8004862:	46bd      	mov	sp, r7
 8004864:	b006      	add	sp, #24
 8004866:	bd80      	pop	{r7, pc}
 8004868:	ffff8fff 	.word	0xffff8fff
 800486c:	fffffcff 	.word	0xfffffcff
 8004870:	40012c00 	.word	0x40012c00
 8004874:	40014000 	.word	0x40014000
 8004878:	40014400 	.word	0x40014400
 800487c:	40014800 	.word	0x40014800
 8004880:	fffffbff 	.word	0xfffffbff
 8004884:	fffff7ff 	.word	0xfffff7ff

08004888 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b086      	sub	sp, #24
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6a1b      	ldr	r3, [r3, #32]
 8004896:	4a35      	ldr	r2, [pc, #212]	; (800496c <TIM_OC3_SetConfig+0xe4>)
 8004898:	401a      	ands	r2, r3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	69db      	ldr	r3, [r3, #28]
 80048ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2270      	movs	r2, #112	; 0x70
 80048b4:	4393      	bics	r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2203      	movs	r2, #3
 80048bc:	4393      	bics	r3, r2
 80048be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68fa      	ldr	r2, [r7, #12]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	4a28      	ldr	r2, [pc, #160]	; (8004970 <TIM_OC3_SetConfig+0xe8>)
 80048ce:	4013      	ands	r3, r2
 80048d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	021b      	lsls	r3, r3, #8
 80048d8:	697a      	ldr	r2, [r7, #20]
 80048da:	4313      	orrs	r3, r2
 80048dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a24      	ldr	r2, [pc, #144]	; (8004974 <TIM_OC3_SetConfig+0xec>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d10d      	bne.n	8004902 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	4a23      	ldr	r2, [pc, #140]	; (8004978 <TIM_OC3_SetConfig+0xf0>)
 80048ea:	4013      	ands	r3, r2
 80048ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	021b      	lsls	r3, r3, #8
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	4a1f      	ldr	r2, [pc, #124]	; (800497c <TIM_OC3_SetConfig+0xf4>)
 80048fe:	4013      	ands	r3, r2
 8004900:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a1b      	ldr	r2, [pc, #108]	; (8004974 <TIM_OC3_SetConfig+0xec>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d00b      	beq.n	8004922 <TIM_OC3_SetConfig+0x9a>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a1c      	ldr	r2, [pc, #112]	; (8004980 <TIM_OC3_SetConfig+0xf8>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d007      	beq.n	8004922 <TIM_OC3_SetConfig+0x9a>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a1b      	ldr	r2, [pc, #108]	; (8004984 <TIM_OC3_SetConfig+0xfc>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d003      	beq.n	8004922 <TIM_OC3_SetConfig+0x9a>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a1a      	ldr	r2, [pc, #104]	; (8004988 <TIM_OC3_SetConfig+0x100>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d113      	bne.n	800494a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	4a19      	ldr	r2, [pc, #100]	; (800498c <TIM_OC3_SetConfig+0x104>)
 8004926:	4013      	ands	r3, r2
 8004928:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	4a18      	ldr	r2, [pc, #96]	; (8004990 <TIM_OC3_SetConfig+0x108>)
 800492e:	4013      	ands	r3, r2
 8004930:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	011b      	lsls	r3, r3, #4
 8004938:	693a      	ldr	r2, [r7, #16]
 800493a:	4313      	orrs	r3, r2
 800493c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	011b      	lsls	r3, r3, #4
 8004944:	693a      	ldr	r2, [r7, #16]
 8004946:	4313      	orrs	r3, r2
 8004948:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	693a      	ldr	r2, [r7, #16]
 800494e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	68fa      	ldr	r2, [r7, #12]
 8004954:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685a      	ldr	r2, [r3, #4]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	697a      	ldr	r2, [r7, #20]
 8004962:	621a      	str	r2, [r3, #32]
}
 8004964:	46c0      	nop			; (mov r8, r8)
 8004966:	46bd      	mov	sp, r7
 8004968:	b006      	add	sp, #24
 800496a:	bd80      	pop	{r7, pc}
 800496c:	fffffeff 	.word	0xfffffeff
 8004970:	fffffdff 	.word	0xfffffdff
 8004974:	40012c00 	.word	0x40012c00
 8004978:	fffff7ff 	.word	0xfffff7ff
 800497c:	fffffbff 	.word	0xfffffbff
 8004980:	40014000 	.word	0x40014000
 8004984:	40014400 	.word	0x40014400
 8004988:	40014800 	.word	0x40014800
 800498c:	ffffefff 	.word	0xffffefff
 8004990:	ffffdfff 	.word	0xffffdfff

08004994 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b086      	sub	sp, #24
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	4a28      	ldr	r2, [pc, #160]	; (8004a44 <TIM_OC4_SetConfig+0xb0>)
 80049a4:	401a      	ands	r2, r3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a1b      	ldr	r3, [r3, #32]
 80049ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	4a22      	ldr	r2, [pc, #136]	; (8004a48 <TIM_OC4_SetConfig+0xb4>)
 80049c0:	4013      	ands	r3, r2
 80049c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	4a21      	ldr	r2, [pc, #132]	; (8004a4c <TIM_OC4_SetConfig+0xb8>)
 80049c8:	4013      	ands	r3, r2
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	021b      	lsls	r3, r3, #8
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	4a1d      	ldr	r2, [pc, #116]	; (8004a50 <TIM_OC4_SetConfig+0xbc>)
 80049dc:	4013      	ands	r3, r2
 80049de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	031b      	lsls	r3, r3, #12
 80049e6:	693a      	ldr	r2, [r7, #16]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a19      	ldr	r2, [pc, #100]	; (8004a54 <TIM_OC4_SetConfig+0xc0>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d00b      	beq.n	8004a0c <TIM_OC4_SetConfig+0x78>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a18      	ldr	r2, [pc, #96]	; (8004a58 <TIM_OC4_SetConfig+0xc4>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d007      	beq.n	8004a0c <TIM_OC4_SetConfig+0x78>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a17      	ldr	r2, [pc, #92]	; (8004a5c <TIM_OC4_SetConfig+0xc8>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d003      	beq.n	8004a0c <TIM_OC4_SetConfig+0x78>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a16      	ldr	r2, [pc, #88]	; (8004a60 <TIM_OC4_SetConfig+0xcc>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d109      	bne.n	8004a20 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	4a15      	ldr	r2, [pc, #84]	; (8004a64 <TIM_OC4_SetConfig+0xd0>)
 8004a10:	4013      	ands	r3, r2
 8004a12:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	695b      	ldr	r3, [r3, #20]
 8004a18:	019b      	lsls	r3, r3, #6
 8004a1a:	697a      	ldr	r2, [r7, #20]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	697a      	ldr	r2, [r7, #20]
 8004a24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	685a      	ldr	r2, [r3, #4]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	693a      	ldr	r2, [r7, #16]
 8004a38:	621a      	str	r2, [r3, #32]
}
 8004a3a:	46c0      	nop			; (mov r8, r8)
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	b006      	add	sp, #24
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	46c0      	nop			; (mov r8, r8)
 8004a44:	ffffefff 	.word	0xffffefff
 8004a48:	ffff8fff 	.word	0xffff8fff
 8004a4c:	fffffcff 	.word	0xfffffcff
 8004a50:	ffffdfff 	.word	0xffffdfff
 8004a54:	40012c00 	.word	0x40012c00
 8004a58:	40014000 	.word	0x40014000
 8004a5c:	40014400 	.word	0x40014400
 8004a60:	40014800 	.word	0x40014800
 8004a64:	ffffbfff 	.word	0xffffbfff

08004a68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6a1b      	ldr	r3, [r3, #32]
 8004a78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6a1b      	ldr	r3, [r3, #32]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	4393      	bics	r3, r2
 8004a82:	001a      	movs	r2, r3
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	699b      	ldr	r3, [r3, #24]
 8004a8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	22f0      	movs	r2, #240	; 0xf0
 8004a92:	4393      	bics	r3, r2
 8004a94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	011b      	lsls	r3, r3, #4
 8004a9a:	693a      	ldr	r2, [r7, #16]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	220a      	movs	r2, #10
 8004aa4:	4393      	bics	r3, r2
 8004aa6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	693a      	ldr	r2, [r7, #16]
 8004ab4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	697a      	ldr	r2, [r7, #20]
 8004aba:	621a      	str	r2, [r3, #32]
}
 8004abc:	46c0      	nop			; (mov r8, r8)
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	b006      	add	sp, #24
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b086      	sub	sp, #24
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6a1b      	ldr	r3, [r3, #32]
 8004ad4:	2210      	movs	r2, #16
 8004ad6:	4393      	bics	r3, r2
 8004ad8:	001a      	movs	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	699b      	ldr	r3, [r3, #24]
 8004ae2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6a1b      	ldr	r3, [r3, #32]
 8004ae8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	4a0d      	ldr	r2, [pc, #52]	; (8004b24 <TIM_TI2_ConfigInputStage+0x60>)
 8004aee:	4013      	ands	r3, r2
 8004af0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	031b      	lsls	r3, r3, #12
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	22a0      	movs	r2, #160	; 0xa0
 8004b00:	4393      	bics	r3, r2
 8004b02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	011b      	lsls	r3, r3, #4
 8004b08:	693a      	ldr	r2, [r7, #16]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	697a      	ldr	r2, [r7, #20]
 8004b12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	693a      	ldr	r2, [r7, #16]
 8004b18:	621a      	str	r2, [r3, #32]
}
 8004b1a:	46c0      	nop			; (mov r8, r8)
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	b006      	add	sp, #24
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	46c0      	nop			; (mov r8, r8)
 8004b24:	ffff0fff 	.word	0xffff0fff

08004b28 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2270      	movs	r2, #112	; 0x70
 8004b3c:	4393      	bics	r3, r2
 8004b3e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b40:	683a      	ldr	r2, [r7, #0]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	2207      	movs	r2, #7
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	68fa      	ldr	r2, [r7, #12]
 8004b50:	609a      	str	r2, [r3, #8]
}
 8004b52:	46c0      	nop			; (mov r8, r8)
 8004b54:	46bd      	mov	sp, r7
 8004b56:	b004      	add	sp, #16
 8004b58:	bd80      	pop	{r7, pc}
	...

08004b5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b086      	sub	sp, #24
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	607a      	str	r2, [r7, #4]
 8004b68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	4a09      	ldr	r2, [pc, #36]	; (8004b98 <TIM_ETR_SetConfig+0x3c>)
 8004b74:	4013      	ands	r3, r2
 8004b76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	021a      	lsls	r2, r3, #8
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	431a      	orrs	r2, r3
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	697a      	ldr	r2, [r7, #20]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	697a      	ldr	r2, [r7, #20]
 8004b8e:	609a      	str	r2, [r3, #8]
}
 8004b90:	46c0      	nop			; (mov r8, r8)
 8004b92:	46bd      	mov	sp, r7
 8004b94:	b006      	add	sp, #24
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	ffff00ff 	.word	0xffff00ff

08004b9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b086      	sub	sp, #24
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	60b9      	str	r1, [r7, #8]
 8004ba6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	221f      	movs	r2, #31
 8004bac:	4013      	ands	r3, r2
 8004bae:	2201      	movs	r2, #1
 8004bb0:	409a      	lsls	r2, r3
 8004bb2:	0013      	movs	r3, r2
 8004bb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6a1b      	ldr	r3, [r3, #32]
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	43d2      	mvns	r2, r2
 8004bbe:	401a      	ands	r2, r3
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6a1a      	ldr	r2, [r3, #32]
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	211f      	movs	r1, #31
 8004bcc:	400b      	ands	r3, r1
 8004bce:	6879      	ldr	r1, [r7, #4]
 8004bd0:	4099      	lsls	r1, r3
 8004bd2:	000b      	movs	r3, r1
 8004bd4:	431a      	orrs	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	621a      	str	r2, [r3, #32]
}
 8004bda:	46c0      	nop			; (mov r8, r8)
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	b006      	add	sp, #24
 8004be0:	bd80      	pop	{r7, pc}
	...

08004be4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	223c      	movs	r2, #60	; 0x3c
 8004bf2:	5c9b      	ldrb	r3, [r3, r2]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d101      	bne.n	8004bfc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bf8:	2302      	movs	r3, #2
 8004bfa:	e041      	b.n	8004c80 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	223c      	movs	r2, #60	; 0x3c
 8004c00:	2101      	movs	r1, #1
 8004c02:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	223d      	movs	r2, #61	; 0x3d
 8004c08:	2102      	movs	r1, #2
 8004c0a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2270      	movs	r2, #112	; 0x70
 8004c20:	4393      	bics	r3, r2
 8004c22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68fa      	ldr	r2, [r7, #12]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a13      	ldr	r2, [pc, #76]	; (8004c88 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d009      	beq.n	8004c54 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a11      	ldr	r2, [pc, #68]	; (8004c8c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d004      	beq.n	8004c54 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a10      	ldr	r2, [pc, #64]	; (8004c90 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d10c      	bne.n	8004c6e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	2280      	movs	r2, #128	; 0x80
 8004c58:	4393      	bics	r3, r2
 8004c5a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	68ba      	ldr	r2, [r7, #8]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68ba      	ldr	r2, [r7, #8]
 8004c6c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	223d      	movs	r2, #61	; 0x3d
 8004c72:	2101      	movs	r1, #1
 8004c74:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	223c      	movs	r2, #60	; 0x3c
 8004c7a:	2100      	movs	r1, #0
 8004c7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
}
 8004c80:	0018      	movs	r0, r3
 8004c82:	46bd      	mov	sp, r7
 8004c84:	b004      	add	sp, #16
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	40012c00 	.word	0x40012c00
 8004c8c:	40000400 	.word	0x40000400
 8004c90:	40014000 	.word	0x40014000

08004c94 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b084      	sub	sp, #16
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	223c      	movs	r2, #60	; 0x3c
 8004ca6:	5c9b      	ldrb	r3, [r3, r2]
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d101      	bne.n	8004cb0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004cac:	2302      	movs	r3, #2
 8004cae:	e03e      	b.n	8004d2e <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	223c      	movs	r2, #60	; 0x3c
 8004cb4:	2101      	movs	r1, #1
 8004cb6:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	22ff      	movs	r2, #255	; 0xff
 8004cbc:	4393      	bics	r3, r2
 8004cbe:	001a      	movs	r2, r3
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	4a1b      	ldr	r2, [pc, #108]	; (8004d38 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8004ccc:	401a      	ands	r2, r3
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	4a18      	ldr	r2, [pc, #96]	; (8004d3c <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8004cda:	401a      	ands	r2, r3
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	4a16      	ldr	r2, [pc, #88]	; (8004d40 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8004ce8:	401a      	ands	r2, r3
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	4a13      	ldr	r2, [pc, #76]	; (8004d44 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8004cf6:	401a      	ands	r2, r3
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	4a11      	ldr	r2, [pc, #68]	; (8004d48 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8004d04:	401a      	ands	r2, r3
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	4a0e      	ldr	r2, [pc, #56]	; (8004d4c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8004d12:	401a      	ands	r2, r3
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	69db      	ldr	r3, [r3, #28]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	223c      	movs	r2, #60	; 0x3c
 8004d28:	2100      	movs	r1, #0
 8004d2a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	0018      	movs	r0, r3
 8004d30:	46bd      	mov	sp, r7
 8004d32:	b004      	add	sp, #16
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	46c0      	nop			; (mov r8, r8)
 8004d38:	fffffcff 	.word	0xfffffcff
 8004d3c:	fffffbff 	.word	0xfffffbff
 8004d40:	fffff7ff 	.word	0xfffff7ff
 8004d44:	ffffefff 	.word	0xffffefff
 8004d48:	ffffdfff 	.word	0xffffdfff
 8004d4c:	ffffbfff 	.word	0xffffbfff

08004d50 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b084      	sub	sp, #16
 8004d54:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d56:	f3ef 8305 	mrs	r3, IPSR
 8004d5a:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d5c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d109      	bne.n	8004d76 <osKernelInitialize+0x26>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d62:	f3ef 8310 	mrs	r3, PRIMASK
 8004d66:	607b      	str	r3, [r7, #4]
  return(result);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d007      	beq.n	8004d7e <osKernelInitialize+0x2e>
 8004d6e:	4b0d      	ldr	r3, [pc, #52]	; (8004da4 <osKernelInitialize+0x54>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d103      	bne.n	8004d7e <osKernelInitialize+0x2e>
    stat = osErrorISR;
 8004d76:	2306      	movs	r3, #6
 8004d78:	425b      	negs	r3, r3
 8004d7a:	60fb      	str	r3, [r7, #12]
 8004d7c:	e00c      	b.n	8004d98 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004d7e:	4b09      	ldr	r3, [pc, #36]	; (8004da4 <osKernelInitialize+0x54>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d105      	bne.n	8004d92 <osKernelInitialize+0x42>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004d86:	4b07      	ldr	r3, [pc, #28]	; (8004da4 <osKernelInitialize+0x54>)
 8004d88:	2201      	movs	r2, #1
 8004d8a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	60fb      	str	r3, [r7, #12]
 8004d90:	e002      	b.n	8004d98 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 8004d92:	2301      	movs	r3, #1
 8004d94:	425b      	negs	r3, r3
 8004d96:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004d98:	68fb      	ldr	r3, [r7, #12]
}
 8004d9a:	0018      	movs	r0, r3
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	b004      	add	sp, #16
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	46c0      	nop			; (mov r8, r8)
 8004da4:	200000ac 	.word	0x200000ac

08004da8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004da8:	b5b0      	push	{r4, r5, r7, lr}
 8004daa:	b090      	sub	sp, #64	; 0x40
 8004dac:	af04      	add	r7, sp, #16
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004db4:	2300      	movs	r3, #0
 8004db6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004db8:	f3ef 8305 	mrs	r3, IPSR
 8004dbc:	61fb      	str	r3, [r7, #28]
  return(result);
 8004dbe:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d000      	beq.n	8004dc6 <osThreadNew+0x1e>
 8004dc4:	e090      	b.n	8004ee8 <osThreadNew+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dc6:	f3ef 8310 	mrs	r3, PRIMASK
 8004dca:	61bb      	str	r3, [r7, #24]
  return(result);
 8004dcc:	69bb      	ldr	r3, [r7, #24]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d004      	beq.n	8004ddc <osThreadNew+0x34>
 8004dd2:	4b48      	ldr	r3, [pc, #288]	; (8004ef4 <osThreadNew+0x14c>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d100      	bne.n	8004ddc <osThreadNew+0x34>
 8004dda:	e085      	b.n	8004ee8 <osThreadNew+0x140>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d100      	bne.n	8004de4 <osThreadNew+0x3c>
 8004de2:	e081      	b.n	8004ee8 <osThreadNew+0x140>
    stack = configMINIMAL_STACK_SIZE;
 8004de4:	2380      	movs	r3, #128	; 0x80
 8004de6:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8004de8:	2318      	movs	r3, #24
 8004dea:	627b      	str	r3, [r7, #36]	; 0x24

    empty = '\0';
 8004dec:	2117      	movs	r1, #23
 8004dee:	187b      	adds	r3, r7, r1
 8004df0:	2200      	movs	r2, #0
 8004df2:	701a      	strb	r2, [r3, #0]
    name  = &empty;
 8004df4:	187b      	adds	r3, r7, r1
 8004df6:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem   = -1;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	425b      	negs	r3, r3
 8004dfc:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d044      	beq.n	8004e8e <osThreadNew+0xe6>
      if (attr->name != NULL) {
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d002      	beq.n	8004e12 <osThreadNew+0x6a>
        name = attr->name;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	699b      	ldr	r3, [r3, #24]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d002      	beq.n	8004e20 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d007      	beq.n	8004e36 <osThreadNew+0x8e>
 8004e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e28:	2b38      	cmp	r3, #56	; 0x38
 8004e2a:	d804      	bhi.n	8004e36 <osThreadNew+0x8e>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	2201      	movs	r2, #1
 8004e32:	4013      	ands	r3, r2
 8004e34:	d001      	beq.n	8004e3a <osThreadNew+0x92>
        return (NULL);
 8004e36:	2300      	movs	r3, #0
 8004e38:	e057      	b.n	8004eea <osThreadNew+0x142>
      }

      if (attr->stack_size > 0U) {
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d003      	beq.n	8004e4a <osThreadNew+0xa2>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	695b      	ldr	r3, [r3, #20]
 8004e46:	089b      	lsrs	r3, r3, #2
 8004e48:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00e      	beq.n	8004e70 <osThreadNew+0xc8>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	2b5b      	cmp	r3, #91	; 0x5b
 8004e58:	d90a      	bls.n	8004e70 <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d006      	beq.n	8004e70 <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d002      	beq.n	8004e70 <osThreadNew+0xc8>
        mem = 1;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	623b      	str	r3, [r7, #32]
 8004e6e:	e010      	b.n	8004e92 <osThreadNew+0xea>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d10c      	bne.n	8004e92 <osThreadNew+0xea>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d108      	bne.n	8004e92 <osThreadNew+0xea>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d104      	bne.n	8004e92 <osThreadNew+0xea>
          mem = 0;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	623b      	str	r3, [r7, #32]
 8004e8c:	e001      	b.n	8004e92 <osThreadNew+0xea>
        }
      }
    }
    else {
      mem = 0;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8004e92:	6a3b      	ldr	r3, [r7, #32]
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d112      	bne.n	8004ebe <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004ea0:	68bd      	ldr	r5, [r7, #8]
 8004ea2:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8004ea4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	9302      	str	r3, [sp, #8]
 8004eaa:	9201      	str	r2, [sp, #4]
 8004eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eae:	9300      	str	r3, [sp, #0]
 8004eb0:	002b      	movs	r3, r5
 8004eb2:	0022      	movs	r2, r4
 8004eb4:	f000 fe47 	bl	8005b46 <xTaskCreateStatic>
 8004eb8:	0003      	movs	r3, r0
 8004eba:	613b      	str	r3, [r7, #16]
 8004ebc:	e014      	b.n	8004ee8 <osThreadNew+0x140>
    }
    else {
      if (mem == 0) {
 8004ebe:	6a3b      	ldr	r3, [r7, #32]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d111      	bne.n	8004ee8 <osThreadNew+0x140>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68bc      	ldr	r4, [r7, #8]
 8004eca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ecc:	68f8      	ldr	r0, [r7, #12]
 8004ece:	2310      	movs	r3, #16
 8004ed0:	18fb      	adds	r3, r7, r3
 8004ed2:	9301      	str	r3, [sp, #4]
 8004ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	0023      	movs	r3, r4
 8004eda:	f000 fe77 	bl	8005bcc <xTaskCreate>
 8004ede:	0003      	movs	r3, r0
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d001      	beq.n	8004ee8 <osThreadNew+0x140>
          hTask = NULL;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004ee8:	693b      	ldr	r3, [r7, #16]
}
 8004eea:	0018      	movs	r0, r3
 8004eec:	46bd      	mov	sp, r7
 8004eee:	b00c      	add	sp, #48	; 0x30
 8004ef0:	bdb0      	pop	{r4, r5, r7, pc}
 8004ef2:	46c0      	nop			; (mov r8, r8)
 8004ef4:	200000ac 	.word	0x200000ac

08004ef8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f00:	f3ef 8305 	mrs	r3, IPSR
 8004f04:	613b      	str	r3, [r7, #16]
  return(result);
 8004f06:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d109      	bne.n	8004f20 <osDelay+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f0c:	f3ef 8310 	mrs	r3, PRIMASK
 8004f10:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d007      	beq.n	8004f28 <osDelay+0x30>
 8004f18:	4b0a      	ldr	r3, [pc, #40]	; (8004f44 <osDelay+0x4c>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d103      	bne.n	8004f28 <osDelay+0x30>
    stat = osErrorISR;
 8004f20:	2306      	movs	r3, #6
 8004f22:	425b      	negs	r3, r3
 8004f24:	617b      	str	r3, [r7, #20]
 8004f26:	e008      	b.n	8004f3a <osDelay+0x42>
  }
  else {
    stat = osOK;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d003      	beq.n	8004f3a <osDelay+0x42>
      vTaskDelay(ticks);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	0018      	movs	r0, r3
 8004f36:	f000 ff7f 	bl	8005e38 <vTaskDelay>
    }
  }

  return (stat);
 8004f3a:	697b      	ldr	r3, [r7, #20]
}
 8004f3c:	0018      	movs	r0, r3
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	b006      	add	sp, #24
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	200000ac 	.word	0x200000ac

08004f48 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b084      	sub	sp, #16
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	4a06      	ldr	r2, [pc, #24]	; (8004f70 <vApplicationGetIdleTaskMemory+0x28>)
 8004f58:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	4a05      	ldr	r2, [pc, #20]	; (8004f74 <vApplicationGetIdleTaskMemory+0x2c>)
 8004f5e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2280      	movs	r2, #128	; 0x80
 8004f64:	601a      	str	r2, [r3, #0]
}
 8004f66:	46c0      	nop			; (mov r8, r8)
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	b004      	add	sp, #16
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	46c0      	nop			; (mov r8, r8)
 8004f70:	200000b0 	.word	0x200000b0
 8004f74:	2000010c 	.word	0x2000010c

08004f78 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	4a06      	ldr	r2, [pc, #24]	; (8004fa0 <vApplicationGetTimerTaskMemory+0x28>)
 8004f88:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	4a05      	ldr	r2, [pc, #20]	; (8004fa4 <vApplicationGetTimerTaskMemory+0x2c>)
 8004f8e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2280      	movs	r2, #128	; 0x80
 8004f94:	0052      	lsls	r2, r2, #1
 8004f96:	601a      	str	r2, [r3, #0]
}
 8004f98:	46c0      	nop			; (mov r8, r8)
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	b004      	add	sp, #16
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	2000030c 	.word	0x2000030c
 8004fa4:	20000368 	.word	0x20000368

08004fa8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b082      	sub	sp, #8
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	3308      	adds	r3, #8
 8004fb4:	001a      	movs	r2, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	4252      	negs	r2, r2
 8004fc0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	3308      	adds	r3, #8
 8004fc6:	001a      	movs	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3308      	adds	r3, #8
 8004fd0:	001a      	movs	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004fdc:	46c0      	nop			; (mov r8, r8)
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	b002      	add	sp, #8
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b082      	sub	sp, #8
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004ff2:	46c0      	nop			; (mov r8, r8)
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	b002      	add	sp, #8
 8004ff8:	bd80      	pop	{r7, pc}

08004ffa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ffa:	b580      	push	{r7, lr}
 8004ffc:	b084      	sub	sp, #16
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
 8005002:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	689a      	ldr	r2, [r3, #8]
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	683a      	ldr	r2, [r7, #0]
 800501e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	683a      	ldr	r2, [r7, #0]
 8005024:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	1c5a      	adds	r2, r3, #1
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	601a      	str	r2, [r3, #0]
}
 8005036:	46c0      	nop			; (mov r8, r8)
 8005038:	46bd      	mov	sp, r7
 800503a:	b004      	add	sp, #16
 800503c:	bd80      	pop	{r7, pc}

0800503e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800503e:	b580      	push	{r7, lr}
 8005040:	b084      	sub	sp, #16
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
 8005046:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	3301      	adds	r3, #1
 8005052:	d103      	bne.n	800505c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	691b      	ldr	r3, [r3, #16]
 8005058:	60fb      	str	r3, [r7, #12]
 800505a:	e00c      	b.n	8005076 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	3308      	adds	r3, #8
 8005060:	60fb      	str	r3, [r7, #12]
 8005062:	e002      	b.n	800506a <vListInsert+0x2c>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	60fb      	str	r3, [r7, #12]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	429a      	cmp	r2, r3
 8005074:	d2f6      	bcs.n	8005064 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	683a      	ldr	r2, [r7, #0]
 8005084:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	1c5a      	adds	r2, r3, #1
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	601a      	str	r2, [r3, #0]
}
 80050a2:	46c0      	nop			; (mov r8, r8)
 80050a4:	46bd      	mov	sp, r7
 80050a6:	b004      	add	sp, #16
 80050a8:	bd80      	pop	{r7, pc}

080050aa <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80050aa:	b580      	push	{r7, lr}
 80050ac:	b084      	sub	sp, #16
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	687a      	ldr	r2, [r7, #4]
 80050be:	6892      	ldr	r2, [r2, #8]
 80050c0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	6852      	ldr	r2, [r2, #4]
 80050ca:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d103      	bne.n	80050de <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	689a      	ldr	r2, [r3, #8]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	1e5a      	subs	r2, r3, #1
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
}
 80050f2:	0018      	movs	r0, r3
 80050f4:	46bd      	mov	sp, r7
 80050f6:	b004      	add	sp, #16
 80050f8:	bd80      	pop	{r7, pc}

080050fa <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80050fa:	b580      	push	{r7, lr}
 80050fc:	b084      	sub	sp, #16
 80050fe:	af00      	add	r7, sp, #0
 8005100:	6078      	str	r0, [r7, #4]
 8005102:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d101      	bne.n	8005112 <xQueueGenericReset+0x18>
 800510e:	b672      	cpsid	i
 8005110:	e7fe      	b.n	8005110 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8005112:	f001 fecd 	bl	8006eb0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005122:	434b      	muls	r3, r1
 8005124:	18d2      	adds	r2, r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2200      	movs	r2, #0
 800512e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005140:	1e59      	subs	r1, r3, #1
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005146:	434b      	muls	r3, r1
 8005148:	18d2      	adds	r2, r2, r3
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2244      	movs	r2, #68	; 0x44
 8005152:	21ff      	movs	r1, #255	; 0xff
 8005154:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2245      	movs	r2, #69	; 0x45
 800515a:	21ff      	movs	r1, #255	; 0xff
 800515c:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10d      	bne.n	8005180 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	691b      	ldr	r3, [r3, #16]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d013      	beq.n	8005194 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	3310      	adds	r3, #16
 8005170:	0018      	movs	r0, r3
 8005172:	f001 f8cb 	bl	800630c <xTaskRemoveFromEventList>
 8005176:	1e03      	subs	r3, r0, #0
 8005178:	d00c      	beq.n	8005194 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800517a:	f001 fe89 	bl	8006e90 <vPortYield>
 800517e:	e009      	b.n	8005194 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	3310      	adds	r3, #16
 8005184:	0018      	movs	r0, r3
 8005186:	f7ff ff0f 	bl	8004fa8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	3324      	adds	r3, #36	; 0x24
 800518e:	0018      	movs	r0, r3
 8005190:	f7ff ff0a 	bl	8004fa8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005194:	f001 fe9e 	bl	8006ed4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005198:	2301      	movs	r3, #1
}
 800519a:	0018      	movs	r0, r3
 800519c:	46bd      	mov	sp, r7
 800519e:	b004      	add	sp, #16
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80051a2:	b590      	push	{r4, r7, lr}
 80051a4:	b089      	sub	sp, #36	; 0x24
 80051a6:	af02      	add	r7, sp, #8
 80051a8:	60f8      	str	r0, [r7, #12]
 80051aa:	60b9      	str	r1, [r7, #8]
 80051ac:	607a      	str	r2, [r7, #4]
 80051ae:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d101      	bne.n	80051ba <xQueueGenericCreateStatic+0x18>
 80051b6:	b672      	cpsid	i
 80051b8:	e7fe      	b.n	80051b8 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d101      	bne.n	80051c4 <xQueueGenericCreateStatic+0x22>
 80051c0:	b672      	cpsid	i
 80051c2:	e7fe      	b.n	80051c2 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d002      	beq.n	80051d0 <xQueueGenericCreateStatic+0x2e>
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d001      	beq.n	80051d4 <xQueueGenericCreateStatic+0x32>
 80051d0:	2301      	movs	r3, #1
 80051d2:	e000      	b.n	80051d6 <xQueueGenericCreateStatic+0x34>
 80051d4:	2300      	movs	r3, #0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d101      	bne.n	80051de <xQueueGenericCreateStatic+0x3c>
 80051da:	b672      	cpsid	i
 80051dc:	e7fe      	b.n	80051dc <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d102      	bne.n	80051ea <xQueueGenericCreateStatic+0x48>
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d101      	bne.n	80051ee <xQueueGenericCreateStatic+0x4c>
 80051ea:	2301      	movs	r3, #1
 80051ec:	e000      	b.n	80051f0 <xQueueGenericCreateStatic+0x4e>
 80051ee:	2300      	movs	r3, #0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d101      	bne.n	80051f8 <xQueueGenericCreateStatic+0x56>
 80051f4:	b672      	cpsid	i
 80051f6:	e7fe      	b.n	80051f6 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80051f8:	2350      	movs	r3, #80	; 0x50
 80051fa:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	2b50      	cmp	r3, #80	; 0x50
 8005200:	d001      	beq.n	8005206 <xQueueGenericCreateStatic+0x64>
 8005202:	b672      	cpsid	i
 8005204:	e7fe      	b.n	8005204 <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d00e      	beq.n	800522e <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	2246      	movs	r2, #70	; 0x46
 8005214:	2101      	movs	r1, #1
 8005216:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005218:	2328      	movs	r3, #40	; 0x28
 800521a:	18fb      	adds	r3, r7, r3
 800521c:	781c      	ldrb	r4, [r3, #0]
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	68b9      	ldr	r1, [r7, #8]
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	9300      	str	r3, [sp, #0]
 8005228:	0023      	movs	r3, r4
 800522a:	f000 f83b 	bl	80052a4 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800522e:	697b      	ldr	r3, [r7, #20]
	}
 8005230:	0018      	movs	r0, r3
 8005232:	46bd      	mov	sp, r7
 8005234:	b007      	add	sp, #28
 8005236:	bd90      	pop	{r4, r7, pc}

08005238 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005238:	b590      	push	{r4, r7, lr}
 800523a:	b08b      	sub	sp, #44	; 0x2c
 800523c:	af02      	add	r7, sp, #8
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	60b9      	str	r1, [r7, #8]
 8005242:	1dfb      	adds	r3, r7, #7
 8005244:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d101      	bne.n	8005250 <xQueueGenericCreate+0x18>
 800524c:	b672      	cpsid	i
 800524e:	e7fe      	b.n	800524e <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d102      	bne.n	800525c <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005256:	2300      	movs	r3, #0
 8005258:	61fb      	str	r3, [r7, #28]
 800525a:	e003      	b.n	8005264 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	68ba      	ldr	r2, [r7, #8]
 8005260:	4353      	muls	r3, r2
 8005262:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005264:	69fb      	ldr	r3, [r7, #28]
 8005266:	3350      	adds	r3, #80	; 0x50
 8005268:	0018      	movs	r0, r3
 800526a:	f001 feb9 	bl	8006fe0 <pvPortMalloc>
 800526e:	0003      	movs	r3, r0
 8005270:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d010      	beq.n	800529a <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8005278:	69bb      	ldr	r3, [r7, #24]
 800527a:	3350      	adds	r3, #80	; 0x50
 800527c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	2246      	movs	r2, #70	; 0x46
 8005282:	2100      	movs	r1, #0
 8005284:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005286:	1dfb      	adds	r3, r7, #7
 8005288:	781c      	ldrb	r4, [r3, #0]
 800528a:	697a      	ldr	r2, [r7, #20]
 800528c:	68b9      	ldr	r1, [r7, #8]
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	9300      	str	r3, [sp, #0]
 8005294:	0023      	movs	r3, r4
 8005296:	f000 f805 	bl	80052a4 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800529a:	69bb      	ldr	r3, [r7, #24]
	}
 800529c:	0018      	movs	r0, r3
 800529e:	46bd      	mov	sp, r7
 80052a0:	b009      	add	sp, #36	; 0x24
 80052a2:	bd90      	pop	{r4, r7, pc}

080052a4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b084      	sub	sp, #16
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]
 80052b0:	001a      	movs	r2, r3
 80052b2:	1cfb      	adds	r3, r7, #3
 80052b4:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d103      	bne.n	80052c4 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	69ba      	ldr	r2, [r7, #24]
 80052c0:	601a      	str	r2, [r3, #0]
 80052c2:	e002      	b.n	80052ca <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80052c4:	69bb      	ldr	r3, [r7, #24]
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80052ca:	69bb      	ldr	r3, [r7, #24]
 80052cc:	68fa      	ldr	r2, [r7, #12]
 80052ce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	68ba      	ldr	r2, [r7, #8]
 80052d4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	2101      	movs	r1, #1
 80052da:	0018      	movs	r0, r3
 80052dc:	f7ff ff0d 	bl	80050fa <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	1cfa      	adds	r2, r7, #3
 80052e4:	214c      	movs	r1, #76	; 0x4c
 80052e6:	7812      	ldrb	r2, [r2, #0]
 80052e8:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80052ea:	46c0      	nop			; (mov r8, r8)
 80052ec:	46bd      	mov	sp, r7
 80052ee:	b004      	add	sp, #16
 80052f0:	bd80      	pop	{r7, pc}

080052f2 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80052f2:	b580      	push	{r7, lr}
 80052f4:	b08a      	sub	sp, #40	; 0x28
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	60f8      	str	r0, [r7, #12]
 80052fa:	60b9      	str	r1, [r7, #8]
 80052fc:	607a      	str	r2, [r7, #4]
 80052fe:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005300:	2300      	movs	r3, #0
 8005302:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8005308:	6a3b      	ldr	r3, [r7, #32]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d101      	bne.n	8005312 <xQueueGenericSend+0x20>
 800530e:	b672      	cpsid	i
 8005310:	e7fe      	b.n	8005310 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d103      	bne.n	8005320 <xQueueGenericSend+0x2e>
 8005318:	6a3b      	ldr	r3, [r7, #32]
 800531a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <xQueueGenericSend+0x32>
 8005320:	2301      	movs	r3, #1
 8005322:	e000      	b.n	8005326 <xQueueGenericSend+0x34>
 8005324:	2300      	movs	r3, #0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d101      	bne.n	800532e <xQueueGenericSend+0x3c>
 800532a:	b672      	cpsid	i
 800532c:	e7fe      	b.n	800532c <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	2b02      	cmp	r3, #2
 8005332:	d103      	bne.n	800533c <xQueueGenericSend+0x4a>
 8005334:	6a3b      	ldr	r3, [r7, #32]
 8005336:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005338:	2b01      	cmp	r3, #1
 800533a:	d101      	bne.n	8005340 <xQueueGenericSend+0x4e>
 800533c:	2301      	movs	r3, #1
 800533e:	e000      	b.n	8005342 <xQueueGenericSend+0x50>
 8005340:	2300      	movs	r3, #0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d101      	bne.n	800534a <xQueueGenericSend+0x58>
 8005346:	b672      	cpsid	i
 8005348:	e7fe      	b.n	8005348 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800534a:	f001 f977 	bl	800663c <xTaskGetSchedulerState>
 800534e:	1e03      	subs	r3, r0, #0
 8005350:	d102      	bne.n	8005358 <xQueueGenericSend+0x66>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d101      	bne.n	800535c <xQueueGenericSend+0x6a>
 8005358:	2301      	movs	r3, #1
 800535a:	e000      	b.n	800535e <xQueueGenericSend+0x6c>
 800535c:	2300      	movs	r3, #0
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <xQueueGenericSend+0x74>
 8005362:	b672      	cpsid	i
 8005364:	e7fe      	b.n	8005364 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005366:	f001 fda3 	bl	8006eb0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800536a:	6a3b      	ldr	r3, [r7, #32]
 800536c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800536e:	6a3b      	ldr	r3, [r7, #32]
 8005370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005372:	429a      	cmp	r2, r3
 8005374:	d302      	bcc.n	800537c <xQueueGenericSend+0x8a>
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	2b02      	cmp	r3, #2
 800537a:	d11e      	bne.n	80053ba <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800537c:	683a      	ldr	r2, [r7, #0]
 800537e:	68b9      	ldr	r1, [r7, #8]
 8005380:	6a3b      	ldr	r3, [r7, #32]
 8005382:	0018      	movs	r0, r3
 8005384:	f000 fa67 	bl	8005856 <prvCopyDataToQueue>
 8005388:	0003      	movs	r3, r0
 800538a:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005390:	2b00      	cmp	r3, #0
 8005392:	d009      	beq.n	80053a8 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005394:	6a3b      	ldr	r3, [r7, #32]
 8005396:	3324      	adds	r3, #36	; 0x24
 8005398:	0018      	movs	r0, r3
 800539a:	f000 ffb7 	bl	800630c <xTaskRemoveFromEventList>
 800539e:	1e03      	subs	r3, r0, #0
 80053a0:	d007      	beq.n	80053b2 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80053a2:	f001 fd75 	bl	8006e90 <vPortYield>
 80053a6:	e004      	b.n	80053b2 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d001      	beq.n	80053b2 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80053ae:	f001 fd6f 	bl	8006e90 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80053b2:	f001 fd8f 	bl	8006ed4 <vPortExitCritical>
				return pdPASS;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e05b      	b.n	8005472 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d103      	bne.n	80053c8 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053c0:	f001 fd88 	bl	8006ed4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80053c4:	2300      	movs	r3, #0
 80053c6:	e054      	b.n	8005472 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 80053c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d106      	bne.n	80053dc <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053ce:	2314      	movs	r3, #20
 80053d0:	18fb      	adds	r3, r7, r3
 80053d2:	0018      	movs	r0, r3
 80053d4:	f000 fff6 	bl	80063c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80053d8:	2301      	movs	r3, #1
 80053da:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80053dc:	f001 fd7a 	bl	8006ed4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80053e0:	f000 fda4 	bl	8005f2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053e4:	f001 fd64 	bl	8006eb0 <vPortEnterCritical>
 80053e8:	6a3b      	ldr	r3, [r7, #32]
 80053ea:	2244      	movs	r2, #68	; 0x44
 80053ec:	5c9b      	ldrb	r3, [r3, r2]
 80053ee:	b25b      	sxtb	r3, r3
 80053f0:	3301      	adds	r3, #1
 80053f2:	d103      	bne.n	80053fc <xQueueGenericSend+0x10a>
 80053f4:	6a3b      	ldr	r3, [r7, #32]
 80053f6:	2244      	movs	r2, #68	; 0x44
 80053f8:	2100      	movs	r1, #0
 80053fa:	5499      	strb	r1, [r3, r2]
 80053fc:	6a3b      	ldr	r3, [r7, #32]
 80053fe:	2245      	movs	r2, #69	; 0x45
 8005400:	5c9b      	ldrb	r3, [r3, r2]
 8005402:	b25b      	sxtb	r3, r3
 8005404:	3301      	adds	r3, #1
 8005406:	d103      	bne.n	8005410 <xQueueGenericSend+0x11e>
 8005408:	6a3b      	ldr	r3, [r7, #32]
 800540a:	2245      	movs	r2, #69	; 0x45
 800540c:	2100      	movs	r1, #0
 800540e:	5499      	strb	r1, [r3, r2]
 8005410:	f001 fd60 	bl	8006ed4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005414:	1d3a      	adds	r2, r7, #4
 8005416:	2314      	movs	r3, #20
 8005418:	18fb      	adds	r3, r7, r3
 800541a:	0011      	movs	r1, r2
 800541c:	0018      	movs	r0, r3
 800541e:	f000 ffe5 	bl	80063ec <xTaskCheckForTimeOut>
 8005422:	1e03      	subs	r3, r0, #0
 8005424:	d11e      	bne.n	8005464 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005426:	6a3b      	ldr	r3, [r7, #32]
 8005428:	0018      	movs	r0, r3
 800542a:	f000 fb19 	bl	8005a60 <prvIsQueueFull>
 800542e:	1e03      	subs	r3, r0, #0
 8005430:	d011      	beq.n	8005456 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005432:	6a3b      	ldr	r3, [r7, #32]
 8005434:	3310      	adds	r3, #16
 8005436:	687a      	ldr	r2, [r7, #4]
 8005438:	0011      	movs	r1, r2
 800543a:	0018      	movs	r0, r3
 800543c:	f000 ff22 	bl	8006284 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005440:	6a3b      	ldr	r3, [r7, #32]
 8005442:	0018      	movs	r0, r3
 8005444:	f000 fa98 	bl	8005978 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005448:	f000 fd7c 	bl	8005f44 <xTaskResumeAll>
 800544c:	1e03      	subs	r3, r0, #0
 800544e:	d18a      	bne.n	8005366 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8005450:	f001 fd1e 	bl	8006e90 <vPortYield>
 8005454:	e787      	b.n	8005366 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	0018      	movs	r0, r3
 800545a:	f000 fa8d 	bl	8005978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800545e:	f000 fd71 	bl	8005f44 <xTaskResumeAll>
 8005462:	e780      	b.n	8005366 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005464:	6a3b      	ldr	r3, [r7, #32]
 8005466:	0018      	movs	r0, r3
 8005468:	f000 fa86 	bl	8005978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800546c:	f000 fd6a 	bl	8005f44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005470:	2300      	movs	r3, #0
		}
	}
}
 8005472:	0018      	movs	r0, r3
 8005474:	46bd      	mov	sp, r7
 8005476:	b00a      	add	sp, #40	; 0x28
 8005478:	bd80      	pop	{r7, pc}

0800547a <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800547a:	b590      	push	{r4, r7, lr}
 800547c:	b089      	sub	sp, #36	; 0x24
 800547e:	af00      	add	r7, sp, #0
 8005480:	60f8      	str	r0, [r7, #12]
 8005482:	60b9      	str	r1, [r7, #8]
 8005484:	607a      	str	r2, [r7, #4]
 8005486:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d101      	bne.n	8005496 <xQueueGenericSendFromISR+0x1c>
 8005492:	b672      	cpsid	i
 8005494:	e7fe      	b.n	8005494 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d103      	bne.n	80054a4 <xQueueGenericSendFromISR+0x2a>
 800549c:	69bb      	ldr	r3, [r7, #24]
 800549e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d101      	bne.n	80054a8 <xQueueGenericSendFromISR+0x2e>
 80054a4:	2301      	movs	r3, #1
 80054a6:	e000      	b.n	80054aa <xQueueGenericSendFromISR+0x30>
 80054a8:	2300      	movs	r3, #0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d101      	bne.n	80054b2 <xQueueGenericSendFromISR+0x38>
 80054ae:	b672      	cpsid	i
 80054b0:	e7fe      	b.n	80054b0 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	2b02      	cmp	r3, #2
 80054b6:	d103      	bne.n	80054c0 <xQueueGenericSendFromISR+0x46>
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d101      	bne.n	80054c4 <xQueueGenericSendFromISR+0x4a>
 80054c0:	2301      	movs	r3, #1
 80054c2:	e000      	b.n	80054c6 <xQueueGenericSendFromISR+0x4c>
 80054c4:	2300      	movs	r3, #0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d101      	bne.n	80054ce <xQueueGenericSendFromISR+0x54>
 80054ca:	b672      	cpsid	i
 80054cc:	e7fe      	b.n	80054cc <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80054ce:	f001 fd19 	bl	8006f04 <ulSetInterruptMaskFromISR>
 80054d2:	0003      	movs	r3, r0
 80054d4:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80054d6:	69bb      	ldr	r3, [r7, #24]
 80054d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054da:	69bb      	ldr	r3, [r7, #24]
 80054dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054de:	429a      	cmp	r2, r3
 80054e0:	d302      	bcc.n	80054e8 <xQueueGenericSendFromISR+0x6e>
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2b02      	cmp	r3, #2
 80054e6:	d12e      	bne.n	8005546 <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80054e8:	2413      	movs	r4, #19
 80054ea:	193b      	adds	r3, r7, r4
 80054ec:	69ba      	ldr	r2, [r7, #24]
 80054ee:	2145      	movs	r1, #69	; 0x45
 80054f0:	5c52      	ldrb	r2, [r2, r1]
 80054f2:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80054f4:	683a      	ldr	r2, [r7, #0]
 80054f6:	68b9      	ldr	r1, [r7, #8]
 80054f8:	69bb      	ldr	r3, [r7, #24]
 80054fa:	0018      	movs	r0, r3
 80054fc:	f000 f9ab 	bl	8005856 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005500:	193b      	adds	r3, r7, r4
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	b25b      	sxtb	r3, r3
 8005506:	3301      	adds	r3, #1
 8005508:	d111      	bne.n	800552e <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800550a:	69bb      	ldr	r3, [r7, #24]
 800550c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800550e:	2b00      	cmp	r3, #0
 8005510:	d016      	beq.n	8005540 <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	3324      	adds	r3, #36	; 0x24
 8005516:	0018      	movs	r0, r3
 8005518:	f000 fef8 	bl	800630c <xTaskRemoveFromEventList>
 800551c:	1e03      	subs	r3, r0, #0
 800551e:	d00f      	beq.n	8005540 <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00c      	beq.n	8005540 <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2201      	movs	r2, #1
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	e008      	b.n	8005540 <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800552e:	2313      	movs	r3, #19
 8005530:	18fb      	adds	r3, r7, r3
 8005532:	781b      	ldrb	r3, [r3, #0]
 8005534:	3301      	adds	r3, #1
 8005536:	b2db      	uxtb	r3, r3
 8005538:	b259      	sxtb	r1, r3
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	2245      	movs	r2, #69	; 0x45
 800553e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8005540:	2301      	movs	r3, #1
 8005542:	61fb      	str	r3, [r7, #28]
		{
 8005544:	e001      	b.n	800554a <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005546:	2300      	movs	r3, #0
 8005548:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	0018      	movs	r0, r3
 800554e:	f001 fcdf 	bl	8006f10 <vClearInterruptMaskFromISR>

	return xReturn;
 8005552:	69fb      	ldr	r3, [r7, #28]
}
 8005554:	0018      	movs	r0, r3
 8005556:	46bd      	mov	sp, r7
 8005558:	b009      	add	sp, #36	; 0x24
 800555a:	bd90      	pop	{r4, r7, pc}

0800555c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b088      	sub	sp, #32
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d101      	bne.n	8005574 <xQueueGiveFromISR+0x18>
 8005570:	b672      	cpsid	i
 8005572:	e7fe      	b.n	8005572 <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005578:	2b00      	cmp	r3, #0
 800557a:	d001      	beq.n	8005580 <xQueueGiveFromISR+0x24>
 800557c:	b672      	cpsid	i
 800557e:	e7fe      	b.n	800557e <xQueueGiveFromISR+0x22>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8005580:	69bb      	ldr	r3, [r7, #24]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d103      	bne.n	8005590 <xQueueGiveFromISR+0x34>
 8005588:	69bb      	ldr	r3, [r7, #24]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d101      	bne.n	8005594 <xQueueGiveFromISR+0x38>
 8005590:	2301      	movs	r3, #1
 8005592:	e000      	b.n	8005596 <xQueueGiveFromISR+0x3a>
 8005594:	2300      	movs	r3, #0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d101      	bne.n	800559e <xQueueGiveFromISR+0x42>
 800559a:	b672      	cpsid	i
 800559c:	e7fe      	b.n	800559c <xQueueGiveFromISR+0x40>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800559e:	f001 fcb1 	bl	8006f04 <ulSetInterruptMaskFromISR>
 80055a2:	0003      	movs	r3, r0
 80055a4:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055a6:	69bb      	ldr	r3, [r7, #24]
 80055a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055aa:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d22c      	bcs.n	8005610 <xQueueGiveFromISR+0xb4>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80055b6:	200f      	movs	r0, #15
 80055b8:	183b      	adds	r3, r7, r0
 80055ba:	69ba      	ldr	r2, [r7, #24]
 80055bc:	2145      	movs	r1, #69	; 0x45
 80055be:	5c52      	ldrb	r2, [r2, r1]
 80055c0:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	1c5a      	adds	r2, r3, #1
 80055c6:	69bb      	ldr	r3, [r7, #24]
 80055c8:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80055ca:	183b      	adds	r3, r7, r0
 80055cc:	781b      	ldrb	r3, [r3, #0]
 80055ce:	b25b      	sxtb	r3, r3
 80055d0:	3301      	adds	r3, #1
 80055d2:	d111      	bne.n	80055f8 <xQueueGiveFromISR+0x9c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d016      	beq.n	800560a <xQueueGiveFromISR+0xae>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055dc:	69bb      	ldr	r3, [r7, #24]
 80055de:	3324      	adds	r3, #36	; 0x24
 80055e0:	0018      	movs	r0, r3
 80055e2:	f000 fe93 	bl	800630c <xTaskRemoveFromEventList>
 80055e6:	1e03      	subs	r3, r0, #0
 80055e8:	d00f      	beq.n	800560a <xQueueGiveFromISR+0xae>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00c      	beq.n	800560a <xQueueGiveFromISR+0xae>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	2201      	movs	r2, #1
 80055f4:	601a      	str	r2, [r3, #0]
 80055f6:	e008      	b.n	800560a <xQueueGiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80055f8:	230f      	movs	r3, #15
 80055fa:	18fb      	adds	r3, r7, r3
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	3301      	adds	r3, #1
 8005600:	b2db      	uxtb	r3, r3
 8005602:	b259      	sxtb	r1, r3
 8005604:	69bb      	ldr	r3, [r7, #24]
 8005606:	2245      	movs	r2, #69	; 0x45
 8005608:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800560a:	2301      	movs	r3, #1
 800560c:	61fb      	str	r3, [r7, #28]
 800560e:	e001      	b.n	8005614 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005610:	2300      	movs	r3, #0
 8005612:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	0018      	movs	r0, r3
 8005618:	f001 fc7a 	bl	8006f10 <vClearInterruptMaskFromISR>

	return xReturn;
 800561c:	69fb      	ldr	r3, [r7, #28]
}
 800561e:	0018      	movs	r0, r3
 8005620:	46bd      	mov	sp, r7
 8005622:	b008      	add	sp, #32
 8005624:	bd80      	pop	{r7, pc}

08005626 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005626:	b580      	push	{r7, lr}
 8005628:	b08a      	sub	sp, #40	; 0x28
 800562a:	af00      	add	r7, sp, #0
 800562c:	60f8      	str	r0, [r7, #12]
 800562e:	60b9      	str	r1, [r7, #8]
 8005630:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005632:	2300      	movs	r3, #0
 8005634:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800563a:	6a3b      	ldr	r3, [r7, #32]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d101      	bne.n	8005644 <xQueueReceive+0x1e>
 8005640:	b672      	cpsid	i
 8005642:	e7fe      	b.n	8005642 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d103      	bne.n	8005652 <xQueueReceive+0x2c>
 800564a:	6a3b      	ldr	r3, [r7, #32]
 800564c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564e:	2b00      	cmp	r3, #0
 8005650:	d101      	bne.n	8005656 <xQueueReceive+0x30>
 8005652:	2301      	movs	r3, #1
 8005654:	e000      	b.n	8005658 <xQueueReceive+0x32>
 8005656:	2300      	movs	r3, #0
 8005658:	2b00      	cmp	r3, #0
 800565a:	d101      	bne.n	8005660 <xQueueReceive+0x3a>
 800565c:	b672      	cpsid	i
 800565e:	e7fe      	b.n	800565e <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005660:	f000 ffec 	bl	800663c <xTaskGetSchedulerState>
 8005664:	1e03      	subs	r3, r0, #0
 8005666:	d102      	bne.n	800566e <xQueueReceive+0x48>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d101      	bne.n	8005672 <xQueueReceive+0x4c>
 800566e:	2301      	movs	r3, #1
 8005670:	e000      	b.n	8005674 <xQueueReceive+0x4e>
 8005672:	2300      	movs	r3, #0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d101      	bne.n	800567c <xQueueReceive+0x56>
 8005678:	b672      	cpsid	i
 800567a:	e7fe      	b.n	800567a <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800567c:	f001 fc18 	bl	8006eb0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005680:	6a3b      	ldr	r3, [r7, #32]
 8005682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005684:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d01a      	beq.n	80056c2 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800568c:	68ba      	ldr	r2, [r7, #8]
 800568e:	6a3b      	ldr	r3, [r7, #32]
 8005690:	0011      	movs	r1, r2
 8005692:	0018      	movs	r0, r3
 8005694:	f000 f94a 	bl	800592c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	1e5a      	subs	r2, r3, #1
 800569c:	6a3b      	ldr	r3, [r7, #32]
 800569e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056a0:	6a3b      	ldr	r3, [r7, #32]
 80056a2:	691b      	ldr	r3, [r3, #16]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d008      	beq.n	80056ba <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056a8:	6a3b      	ldr	r3, [r7, #32]
 80056aa:	3310      	adds	r3, #16
 80056ac:	0018      	movs	r0, r3
 80056ae:	f000 fe2d 	bl	800630c <xTaskRemoveFromEventList>
 80056b2:	1e03      	subs	r3, r0, #0
 80056b4:	d001      	beq.n	80056ba <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80056b6:	f001 fbeb 	bl	8006e90 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80056ba:	f001 fc0b 	bl	8006ed4 <vPortExitCritical>
				return pdPASS;
 80056be:	2301      	movs	r3, #1
 80056c0:	e062      	b.n	8005788 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d103      	bne.n	80056d0 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80056c8:	f001 fc04 	bl	8006ed4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80056cc:	2300      	movs	r3, #0
 80056ce:	e05b      	b.n	8005788 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 80056d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d106      	bne.n	80056e4 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80056d6:	2314      	movs	r3, #20
 80056d8:	18fb      	adds	r3, r7, r3
 80056da:	0018      	movs	r0, r3
 80056dc:	f000 fe72 	bl	80063c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80056e0:	2301      	movs	r3, #1
 80056e2:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80056e4:	f001 fbf6 	bl	8006ed4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80056e8:	f000 fc20 	bl	8005f2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80056ec:	f001 fbe0 	bl	8006eb0 <vPortEnterCritical>
 80056f0:	6a3b      	ldr	r3, [r7, #32]
 80056f2:	2244      	movs	r2, #68	; 0x44
 80056f4:	5c9b      	ldrb	r3, [r3, r2]
 80056f6:	b25b      	sxtb	r3, r3
 80056f8:	3301      	adds	r3, #1
 80056fa:	d103      	bne.n	8005704 <xQueueReceive+0xde>
 80056fc:	6a3b      	ldr	r3, [r7, #32]
 80056fe:	2244      	movs	r2, #68	; 0x44
 8005700:	2100      	movs	r1, #0
 8005702:	5499      	strb	r1, [r3, r2]
 8005704:	6a3b      	ldr	r3, [r7, #32]
 8005706:	2245      	movs	r2, #69	; 0x45
 8005708:	5c9b      	ldrb	r3, [r3, r2]
 800570a:	b25b      	sxtb	r3, r3
 800570c:	3301      	adds	r3, #1
 800570e:	d103      	bne.n	8005718 <xQueueReceive+0xf2>
 8005710:	6a3b      	ldr	r3, [r7, #32]
 8005712:	2245      	movs	r2, #69	; 0x45
 8005714:	2100      	movs	r1, #0
 8005716:	5499      	strb	r1, [r3, r2]
 8005718:	f001 fbdc 	bl	8006ed4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800571c:	1d3a      	adds	r2, r7, #4
 800571e:	2314      	movs	r3, #20
 8005720:	18fb      	adds	r3, r7, r3
 8005722:	0011      	movs	r1, r2
 8005724:	0018      	movs	r0, r3
 8005726:	f000 fe61 	bl	80063ec <xTaskCheckForTimeOut>
 800572a:	1e03      	subs	r3, r0, #0
 800572c:	d11e      	bne.n	800576c <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800572e:	6a3b      	ldr	r3, [r7, #32]
 8005730:	0018      	movs	r0, r3
 8005732:	f000 f97f 	bl	8005a34 <prvIsQueueEmpty>
 8005736:	1e03      	subs	r3, r0, #0
 8005738:	d011      	beq.n	800575e <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800573a:	6a3b      	ldr	r3, [r7, #32]
 800573c:	3324      	adds	r3, #36	; 0x24
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	0011      	movs	r1, r2
 8005742:	0018      	movs	r0, r3
 8005744:	f000 fd9e 	bl	8006284 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005748:	6a3b      	ldr	r3, [r7, #32]
 800574a:	0018      	movs	r0, r3
 800574c:	f000 f914 	bl	8005978 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005750:	f000 fbf8 	bl	8005f44 <xTaskResumeAll>
 8005754:	1e03      	subs	r3, r0, #0
 8005756:	d191      	bne.n	800567c <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 8005758:	f001 fb9a 	bl	8006e90 <vPortYield>
 800575c:	e78e      	b.n	800567c <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800575e:	6a3b      	ldr	r3, [r7, #32]
 8005760:	0018      	movs	r0, r3
 8005762:	f000 f909 	bl	8005978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005766:	f000 fbed 	bl	8005f44 <xTaskResumeAll>
 800576a:	e787      	b.n	800567c <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800576c:	6a3b      	ldr	r3, [r7, #32]
 800576e:	0018      	movs	r0, r3
 8005770:	f000 f902 	bl	8005978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005774:	f000 fbe6 	bl	8005f44 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005778:	6a3b      	ldr	r3, [r7, #32]
 800577a:	0018      	movs	r0, r3
 800577c:	f000 f95a 	bl	8005a34 <prvIsQueueEmpty>
 8005780:	1e03      	subs	r3, r0, #0
 8005782:	d100      	bne.n	8005786 <xQueueReceive+0x160>
 8005784:	e77a      	b.n	800567c <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005786:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005788:	0018      	movs	r0, r3
 800578a:	46bd      	mov	sp, r7
 800578c:	b00a      	add	sp, #40	; 0x28
 800578e:	bd80      	pop	{r7, pc}

08005790 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005790:	b590      	push	{r4, r7, lr}
 8005792:	b08b      	sub	sp, #44	; 0x2c
 8005794:	af00      	add	r7, sp, #0
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80057a0:	6a3b      	ldr	r3, [r7, #32]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d101      	bne.n	80057aa <xQueueReceiveFromISR+0x1a>
 80057a6:	b672      	cpsid	i
 80057a8:	e7fe      	b.n	80057a8 <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d103      	bne.n	80057b8 <xQueueReceiveFromISR+0x28>
 80057b0:	6a3b      	ldr	r3, [r7, #32]
 80057b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <xQueueReceiveFromISR+0x2c>
 80057b8:	2301      	movs	r3, #1
 80057ba:	e000      	b.n	80057be <xQueueReceiveFromISR+0x2e>
 80057bc:	2300      	movs	r3, #0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d101      	bne.n	80057c6 <xQueueReceiveFromISR+0x36>
 80057c2:	b672      	cpsid	i
 80057c4:	e7fe      	b.n	80057c4 <xQueueReceiveFromISR+0x34>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80057c6:	f001 fb9d 	bl	8006f04 <ulSetInterruptMaskFromISR>
 80057ca:	0003      	movs	r3, r0
 80057cc:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057ce:	6a3b      	ldr	r3, [r7, #32]
 80057d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d2:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d032      	beq.n	8005840 <xQueueReceiveFromISR+0xb0>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80057da:	2417      	movs	r4, #23
 80057dc:	193b      	adds	r3, r7, r4
 80057de:	6a3a      	ldr	r2, [r7, #32]
 80057e0:	2144      	movs	r1, #68	; 0x44
 80057e2:	5c52      	ldrb	r2, [r2, r1]
 80057e4:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80057e6:	68ba      	ldr	r2, [r7, #8]
 80057e8:	6a3b      	ldr	r3, [r7, #32]
 80057ea:	0011      	movs	r1, r2
 80057ec:	0018      	movs	r0, r3
 80057ee:	f000 f89d 	bl	800592c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80057f2:	69bb      	ldr	r3, [r7, #24]
 80057f4:	1e5a      	subs	r2, r3, #1
 80057f6:	6a3b      	ldr	r3, [r7, #32]
 80057f8:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80057fa:	193b      	adds	r3, r7, r4
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	b25b      	sxtb	r3, r3
 8005800:	3301      	adds	r3, #1
 8005802:	d111      	bne.n	8005828 <xQueueReceiveFromISR+0x98>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005804:	6a3b      	ldr	r3, [r7, #32]
 8005806:	691b      	ldr	r3, [r3, #16]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d016      	beq.n	800583a <xQueueReceiveFromISR+0xaa>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800580c:	6a3b      	ldr	r3, [r7, #32]
 800580e:	3310      	adds	r3, #16
 8005810:	0018      	movs	r0, r3
 8005812:	f000 fd7b 	bl	800630c <xTaskRemoveFromEventList>
 8005816:	1e03      	subs	r3, r0, #0
 8005818:	d00f      	beq.n	800583a <xQueueReceiveFromISR+0xaa>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00c      	beq.n	800583a <xQueueReceiveFromISR+0xaa>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	601a      	str	r2, [r3, #0]
 8005826:	e008      	b.n	800583a <xQueueReceiveFromISR+0xaa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005828:	2317      	movs	r3, #23
 800582a:	18fb      	adds	r3, r7, r3
 800582c:	781b      	ldrb	r3, [r3, #0]
 800582e:	3301      	adds	r3, #1
 8005830:	b2db      	uxtb	r3, r3
 8005832:	b259      	sxtb	r1, r3
 8005834:	6a3b      	ldr	r3, [r7, #32]
 8005836:	2244      	movs	r2, #68	; 0x44
 8005838:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800583a:	2301      	movs	r3, #1
 800583c:	627b      	str	r3, [r7, #36]	; 0x24
 800583e:	e001      	b.n	8005844 <xQueueReceiveFromISR+0xb4>
		}
		else
		{
			xReturn = pdFAIL;
 8005840:	2300      	movs	r3, #0
 8005842:	627b      	str	r3, [r7, #36]	; 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	0018      	movs	r0, r3
 8005848:	f001 fb62 	bl	8006f10 <vClearInterruptMaskFromISR>

	return xReturn;
 800584c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800584e:	0018      	movs	r0, r3
 8005850:	46bd      	mov	sp, r7
 8005852:	b00b      	add	sp, #44	; 0x2c
 8005854:	bd90      	pop	{r4, r7, pc}

08005856 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005856:	b580      	push	{r7, lr}
 8005858:	b086      	sub	sp, #24
 800585a:	af00      	add	r7, sp, #0
 800585c:	60f8      	str	r0, [r7, #12]
 800585e:	60b9      	str	r1, [r7, #8]
 8005860:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005862:	2300      	movs	r3, #0
 8005864:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800586a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005870:	2b00      	cmp	r3, #0
 8005872:	d10e      	bne.n	8005892 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d14e      	bne.n	800591a <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	0018      	movs	r0, r3
 8005882:	f000 fef7 	bl	8006674 <xTaskPriorityDisinherit>
 8005886:	0003      	movs	r3, r0
 8005888:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2200      	movs	r2, #0
 800588e:	605a      	str	r2, [r3, #4]
 8005890:	e043      	b.n	800591a <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d119      	bne.n	80058cc <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6898      	ldr	r0, [r3, #8]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	0019      	movs	r1, r3
 80058a4:	f001 ff18 	bl	80076d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	689a      	ldr	r2, [r3, #8]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b0:	18d2      	adds	r2, r2, r3
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	689a      	ldr	r2, [r3, #8]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	429a      	cmp	r2, r3
 80058c0:	d32b      	bcc.n	800591a <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	609a      	str	r2, [r3, #8]
 80058ca:	e026      	b.n	800591a <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	68d8      	ldr	r0, [r3, #12]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	0019      	movs	r1, r3
 80058d8:	f001 fefe 	bl	80076d8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	68da      	ldr	r2, [r3, #12]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e4:	425b      	negs	r3, r3
 80058e6:	18d2      	adds	r2, r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	68da      	ldr	r2, [r3, #12]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d207      	bcs.n	8005908 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	685a      	ldr	r2, [r3, #4]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005900:	425b      	negs	r3, r3
 8005902:	18d2      	adds	r2, r2, r3
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2b02      	cmp	r3, #2
 800590c:	d105      	bne.n	800591a <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d002      	beq.n	800591a <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	3b01      	subs	r3, #1
 8005918:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	1c5a      	adds	r2, r3, #1
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005922:	697b      	ldr	r3, [r7, #20]
}
 8005924:	0018      	movs	r0, r3
 8005926:	46bd      	mov	sp, r7
 8005928:	b006      	add	sp, #24
 800592a:	bd80      	pop	{r7, pc}

0800592c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800593a:	2b00      	cmp	r3, #0
 800593c:	d018      	beq.n	8005970 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	68da      	ldr	r2, [r3, #12]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005946:	18d2      	adds	r2, r2, r3
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	68da      	ldr	r2, [r3, #12]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	429a      	cmp	r2, r3
 8005956:	d303      	bcc.n	8005960 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	68d9      	ldr	r1, [r3, #12]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	0018      	movs	r0, r3
 800596c:	f001 feb4 	bl	80076d8 <memcpy>
	}
}
 8005970:	46c0      	nop			; (mov r8, r8)
 8005972:	46bd      	mov	sp, r7
 8005974:	b002      	add	sp, #8
 8005976:	bd80      	pop	{r7, pc}

08005978 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005980:	f001 fa96 	bl	8006eb0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005984:	230f      	movs	r3, #15
 8005986:	18fb      	adds	r3, r7, r3
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	2145      	movs	r1, #69	; 0x45
 800598c:	5c52      	ldrb	r2, [r2, r1]
 800598e:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005990:	e013      	b.n	80059ba <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005996:	2b00      	cmp	r3, #0
 8005998:	d016      	beq.n	80059c8 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	3324      	adds	r3, #36	; 0x24
 800599e:	0018      	movs	r0, r3
 80059a0:	f000 fcb4 	bl	800630c <xTaskRemoveFromEventList>
 80059a4:	1e03      	subs	r3, r0, #0
 80059a6:	d001      	beq.n	80059ac <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80059a8:	f000 fd70 	bl	800648c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80059ac:	210f      	movs	r1, #15
 80059ae:	187b      	adds	r3, r7, r1
 80059b0:	781b      	ldrb	r3, [r3, #0]
 80059b2:	3b01      	subs	r3, #1
 80059b4:	b2da      	uxtb	r2, r3
 80059b6:	187b      	adds	r3, r7, r1
 80059b8:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059ba:	230f      	movs	r3, #15
 80059bc:	18fb      	adds	r3, r7, r3
 80059be:	781b      	ldrb	r3, [r3, #0]
 80059c0:	b25b      	sxtb	r3, r3
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	dce5      	bgt.n	8005992 <prvUnlockQueue+0x1a>
 80059c6:	e000      	b.n	80059ca <prvUnlockQueue+0x52>
					break;
 80059c8:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2245      	movs	r2, #69	; 0x45
 80059ce:	21ff      	movs	r1, #255	; 0xff
 80059d0:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80059d2:	f001 fa7f 	bl	8006ed4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80059d6:	f001 fa6b 	bl	8006eb0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80059da:	230e      	movs	r3, #14
 80059dc:	18fb      	adds	r3, r7, r3
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	2144      	movs	r1, #68	; 0x44
 80059e2:	5c52      	ldrb	r2, [r2, r1]
 80059e4:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059e6:	e013      	b.n	8005a10 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	691b      	ldr	r3, [r3, #16]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d016      	beq.n	8005a1e <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	3310      	adds	r3, #16
 80059f4:	0018      	movs	r0, r3
 80059f6:	f000 fc89 	bl	800630c <xTaskRemoveFromEventList>
 80059fa:	1e03      	subs	r3, r0, #0
 80059fc:	d001      	beq.n	8005a02 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 80059fe:	f000 fd45 	bl	800648c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005a02:	210e      	movs	r1, #14
 8005a04:	187b      	adds	r3, r7, r1
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	3b01      	subs	r3, #1
 8005a0a:	b2da      	uxtb	r2, r3
 8005a0c:	187b      	adds	r3, r7, r1
 8005a0e:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a10:	230e      	movs	r3, #14
 8005a12:	18fb      	adds	r3, r7, r3
 8005a14:	781b      	ldrb	r3, [r3, #0]
 8005a16:	b25b      	sxtb	r3, r3
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	dce5      	bgt.n	80059e8 <prvUnlockQueue+0x70>
 8005a1c:	e000      	b.n	8005a20 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8005a1e:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2244      	movs	r2, #68	; 0x44
 8005a24:	21ff      	movs	r1, #255	; 0xff
 8005a26:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8005a28:	f001 fa54 	bl	8006ed4 <vPortExitCritical>
}
 8005a2c:	46c0      	nop			; (mov r8, r8)
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	b004      	add	sp, #16
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a3c:	f001 fa38 	bl	8006eb0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d102      	bne.n	8005a4e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	60fb      	str	r3, [r7, #12]
 8005a4c:	e001      	b.n	8005a52 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a52:	f001 fa3f 	bl	8006ed4 <vPortExitCritical>

	return xReturn;
 8005a56:	68fb      	ldr	r3, [r7, #12]
}
 8005a58:	0018      	movs	r0, r3
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	b004      	add	sp, #16
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a68:	f001 fa22 	bl	8006eb0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d102      	bne.n	8005a7e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	60fb      	str	r3, [r7, #12]
 8005a7c:	e001      	b.n	8005a82 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a82:	f001 fa27 	bl	8006ed4 <vPortExitCritical>

	return xReturn;
 8005a86:	68fb      	ldr	r3, [r7, #12]
}
 8005a88:	0018      	movs	r0, r3
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	b004      	add	sp, #16
 8005a8e:	bd80      	pop	{r7, pc}

08005a90 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
 8005a98:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	60fb      	str	r3, [r7, #12]
 8005a9e:	e015      	b.n	8005acc <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005aa0:	4b0e      	ldr	r3, [pc, #56]	; (8005adc <vQueueAddToRegistry+0x4c>)
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	00d2      	lsls	r2, r2, #3
 8005aa6:	58d3      	ldr	r3, [r2, r3]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d10c      	bne.n	8005ac6 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005aac:	4b0b      	ldr	r3, [pc, #44]	; (8005adc <vQueueAddToRegistry+0x4c>)
 8005aae:	68fa      	ldr	r2, [r7, #12]
 8005ab0:	00d2      	lsls	r2, r2, #3
 8005ab2:	6839      	ldr	r1, [r7, #0]
 8005ab4:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005ab6:	4a09      	ldr	r2, [pc, #36]	; (8005adc <vQueueAddToRegistry+0x4c>)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	00db      	lsls	r3, r3, #3
 8005abc:	18d3      	adds	r3, r2, r3
 8005abe:	3304      	adds	r3, #4
 8005ac0:	687a      	ldr	r2, [r7, #4]
 8005ac2:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005ac4:	e006      	b.n	8005ad4 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	3301      	adds	r3, #1
 8005aca:	60fb      	str	r3, [r7, #12]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2b07      	cmp	r3, #7
 8005ad0:	d9e6      	bls.n	8005aa0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005ad2:	46c0      	nop			; (mov r8, r8)
 8005ad4:	46c0      	nop			; (mov r8, r8)
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	b004      	add	sp, #16
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	200023c0 	.word	0x200023c0

08005ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b086      	sub	sp, #24
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	60f8      	str	r0, [r7, #12]
 8005ae8:	60b9      	str	r1, [r7, #8]
 8005aea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005af0:	f001 f9de 	bl	8006eb0 <vPortEnterCritical>
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	2244      	movs	r2, #68	; 0x44
 8005af8:	5c9b      	ldrb	r3, [r3, r2]
 8005afa:	b25b      	sxtb	r3, r3
 8005afc:	3301      	adds	r3, #1
 8005afe:	d103      	bne.n	8005b08 <vQueueWaitForMessageRestricted+0x28>
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	2244      	movs	r2, #68	; 0x44
 8005b04:	2100      	movs	r1, #0
 8005b06:	5499      	strb	r1, [r3, r2]
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	2245      	movs	r2, #69	; 0x45
 8005b0c:	5c9b      	ldrb	r3, [r3, r2]
 8005b0e:	b25b      	sxtb	r3, r3
 8005b10:	3301      	adds	r3, #1
 8005b12:	d103      	bne.n	8005b1c <vQueueWaitForMessageRestricted+0x3c>
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	2245      	movs	r2, #69	; 0x45
 8005b18:	2100      	movs	r1, #0
 8005b1a:	5499      	strb	r1, [r3, r2]
 8005b1c:	f001 f9da 	bl	8006ed4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d106      	bne.n	8005b36 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	3324      	adds	r3, #36	; 0x24
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	68b9      	ldr	r1, [r7, #8]
 8005b30:	0018      	movs	r0, r3
 8005b32:	f000 fbc5 	bl	80062c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	0018      	movs	r0, r3
 8005b3a:	f7ff ff1d 	bl	8005978 <prvUnlockQueue>
	}
 8005b3e:	46c0      	nop			; (mov r8, r8)
 8005b40:	46bd      	mov	sp, r7
 8005b42:	b006      	add	sp, #24
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005b46:	b590      	push	{r4, r7, lr}
 8005b48:	b08d      	sub	sp, #52	; 0x34
 8005b4a:	af04      	add	r7, sp, #16
 8005b4c:	60f8      	str	r0, [r7, #12]
 8005b4e:	60b9      	str	r1, [r7, #8]
 8005b50:	607a      	str	r2, [r7, #4]
 8005b52:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005b54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d101      	bne.n	8005b5e <xTaskCreateStatic+0x18>
 8005b5a:	b672      	cpsid	i
 8005b5c:	e7fe      	b.n	8005b5c <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8005b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d101      	bne.n	8005b68 <xTaskCreateStatic+0x22>
 8005b64:	b672      	cpsid	i
 8005b66:	e7fe      	b.n	8005b66 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005b68:	235c      	movs	r3, #92	; 0x5c
 8005b6a:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	2b5c      	cmp	r3, #92	; 0x5c
 8005b70:	d001      	beq.n	8005b76 <xTaskCreateStatic+0x30>
 8005b72:	b672      	cpsid	i
 8005b74:	e7fe      	b.n	8005b74 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d020      	beq.n	8005bbe <xTaskCreateStatic+0x78>
 8005b7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d01d      	beq.n	8005bbe <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b84:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b8a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	2259      	movs	r2, #89	; 0x59
 8005b90:	2102      	movs	r1, #2
 8005b92:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005b94:	683c      	ldr	r4, [r7, #0]
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	68b9      	ldr	r1, [r7, #8]
 8005b9a:	68f8      	ldr	r0, [r7, #12]
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	9303      	str	r3, [sp, #12]
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	9302      	str	r3, [sp, #8]
 8005ba4:	2318      	movs	r3, #24
 8005ba6:	18fb      	adds	r3, r7, r3
 8005ba8:	9301      	str	r3, [sp, #4]
 8005baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bac:	9300      	str	r3, [sp, #0]
 8005bae:	0023      	movs	r3, r4
 8005bb0:	f000 f858 	bl	8005c64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005bb4:	69fb      	ldr	r3, [r7, #28]
 8005bb6:	0018      	movs	r0, r3
 8005bb8:	f000 f8d6 	bl	8005d68 <prvAddNewTaskToReadyList>
 8005bbc:	e001      	b.n	8005bc2 <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005bc2:	69bb      	ldr	r3, [r7, #24]
	}
 8005bc4:	0018      	movs	r0, r3
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	b009      	add	sp, #36	; 0x24
 8005bca:	bd90      	pop	{r4, r7, pc}

08005bcc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005bcc:	b590      	push	{r4, r7, lr}
 8005bce:	b08d      	sub	sp, #52	; 0x34
 8005bd0:	af04      	add	r7, sp, #16
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	603b      	str	r3, [r7, #0]
 8005bd8:	1dbb      	adds	r3, r7, #6
 8005bda:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bdc:	1dbb      	adds	r3, r7, #6
 8005bde:	881b      	ldrh	r3, [r3, #0]
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	0018      	movs	r0, r3
 8005be4:	f001 f9fc 	bl	8006fe0 <pvPortMalloc>
 8005be8:	0003      	movs	r3, r0
 8005bea:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d010      	beq.n	8005c14 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005bf2:	205c      	movs	r0, #92	; 0x5c
 8005bf4:	f001 f9f4 	bl	8006fe0 <pvPortMalloc>
 8005bf8:	0003      	movs	r3, r0
 8005bfa:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d003      	beq.n	8005c0a <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	631a      	str	r2, [r3, #48]	; 0x30
 8005c08:	e006      	b.n	8005c18 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	0018      	movs	r0, r3
 8005c0e:	f001 fa8d 	bl	800712c <vPortFree>
 8005c12:	e001      	b.n	8005c18 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005c14:	2300      	movs	r3, #0
 8005c16:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d01a      	beq.n	8005c54 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	2259      	movs	r2, #89	; 0x59
 8005c22:	2100      	movs	r1, #0
 8005c24:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005c26:	1dbb      	adds	r3, r7, #6
 8005c28:	881a      	ldrh	r2, [r3, #0]
 8005c2a:	683c      	ldr	r4, [r7, #0]
 8005c2c:	68b9      	ldr	r1, [r7, #8]
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	2300      	movs	r3, #0
 8005c32:	9303      	str	r3, [sp, #12]
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	9302      	str	r3, [sp, #8]
 8005c38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c3a:	9301      	str	r3, [sp, #4]
 8005c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c3e:	9300      	str	r3, [sp, #0]
 8005c40:	0023      	movs	r3, r4
 8005c42:	f000 f80f 	bl	8005c64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c46:	69fb      	ldr	r3, [r7, #28]
 8005c48:	0018      	movs	r0, r3
 8005c4a:	f000 f88d 	bl	8005d68 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	61bb      	str	r3, [r7, #24]
 8005c52:	e002      	b.n	8005c5a <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005c54:	2301      	movs	r3, #1
 8005c56:	425b      	negs	r3, r3
 8005c58:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005c5a:	69bb      	ldr	r3, [r7, #24]
	}
 8005c5c:	0018      	movs	r0, r3
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	b009      	add	sp, #36	; 0x24
 8005c62:	bd90      	pop	{r4, r7, pc}

08005c64 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b086      	sub	sp, #24
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	607a      	str	r2, [r7, #4]
 8005c70:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c74:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	001a      	movs	r2, r3
 8005c7c:	21a5      	movs	r1, #165	; 0xa5
 8005c7e:	f001 fd47 	bl	8007710 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4936      	ldr	r1, [pc, #216]	; (8005d64 <prvInitialiseNewTask+0x100>)
 8005c8a:	468c      	mov	ip, r1
 8005c8c:	4463      	add	r3, ip
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	18d3      	adds	r3, r2, r3
 8005c92:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	2207      	movs	r2, #7
 8005c98:	4393      	bics	r3, r2
 8005c9a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	2207      	movs	r2, #7
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	d001      	beq.n	8005ca8 <prvInitialiseNewTask+0x44>
 8005ca4:	b672      	cpsid	i
 8005ca6:	e7fe      	b.n	8005ca6 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ca8:	2300      	movs	r3, #0
 8005caa:	617b      	str	r3, [r7, #20]
 8005cac:	e013      	b.n	8005cd6 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005cae:	68ba      	ldr	r2, [r7, #8]
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	18d3      	adds	r3, r2, r3
 8005cb4:	7818      	ldrb	r0, [r3, #0]
 8005cb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005cb8:	2134      	movs	r1, #52	; 0x34
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	18d3      	adds	r3, r2, r3
 8005cbe:	185b      	adds	r3, r3, r1
 8005cc0:	1c02      	adds	r2, r0, #0
 8005cc2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005cc4:	68ba      	ldr	r2, [r7, #8]
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	18d3      	adds	r3, r2, r3
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d006      	beq.n	8005cde <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	617b      	str	r3, [r7, #20]
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	2b0f      	cmp	r3, #15
 8005cda:	d9e8      	bls.n	8005cae <prvInitialiseNewTask+0x4a>
 8005cdc:	e000      	b.n	8005ce0 <prvInitialiseNewTask+0x7c>
		{
			break;
 8005cde:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ce2:	2243      	movs	r2, #67	; 0x43
 8005ce4:	2100      	movs	r1, #0
 8005ce6:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ce8:	6a3b      	ldr	r3, [r7, #32]
 8005cea:	2b37      	cmp	r3, #55	; 0x37
 8005cec:	d901      	bls.n	8005cf2 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005cee:	2337      	movs	r3, #55	; 0x37
 8005cf0:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf4:	6a3a      	ldr	r2, [r7, #32]
 8005cf6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cfa:	6a3a      	ldr	r2, [r7, #32]
 8005cfc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d00:	2200      	movs	r2, #0
 8005d02:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d06:	3304      	adds	r3, #4
 8005d08:	0018      	movs	r0, r3
 8005d0a:	f7ff f96b 	bl	8004fe4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d10:	3318      	adds	r3, #24
 8005d12:	0018      	movs	r0, r3
 8005d14:	f7ff f966 	bl	8004fe4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d1c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d1e:	6a3b      	ldr	r3, [r7, #32]
 8005d20:	2238      	movs	r2, #56	; 0x38
 8005d22:	1ad2      	subs	r2, r2, r3
 8005d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d26:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d2c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d30:	2200      	movs	r2, #0
 8005d32:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d36:	2258      	movs	r2, #88	; 0x58
 8005d38:	2100      	movs	r1, #0
 8005d3a:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005d3c:	683a      	ldr	r2, [r7, #0]
 8005d3e:	68f9      	ldr	r1, [r7, #12]
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	0018      	movs	r0, r3
 8005d44:	f001 f816 	bl	8006d74 <pxPortInitialiseStack>
 8005d48:	0002      	movs	r2, r0
 8005d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d4c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d002      	beq.n	8005d5a <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d58:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d5a:	46c0      	nop			; (mov r8, r8)
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	b006      	add	sp, #24
 8005d60:	bd80      	pop	{r7, pc}
 8005d62:	46c0      	nop			; (mov r8, r8)
 8005d64:	3fffffff 	.word	0x3fffffff

08005d68 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d70:	f001 f89e 	bl	8006eb0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d74:	4b2a      	ldr	r3, [pc, #168]	; (8005e20 <prvAddNewTaskToReadyList+0xb8>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	1c5a      	adds	r2, r3, #1
 8005d7a:	4b29      	ldr	r3, [pc, #164]	; (8005e20 <prvAddNewTaskToReadyList+0xb8>)
 8005d7c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8005d7e:	4b29      	ldr	r3, [pc, #164]	; (8005e24 <prvAddNewTaskToReadyList+0xbc>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d109      	bne.n	8005d9a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d86:	4b27      	ldr	r3, [pc, #156]	; (8005e24 <prvAddNewTaskToReadyList+0xbc>)
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d8c:	4b24      	ldr	r3, [pc, #144]	; (8005e20 <prvAddNewTaskToReadyList+0xb8>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d110      	bne.n	8005db6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d94:	f000 fb94 	bl	80064c0 <prvInitialiseTaskLists>
 8005d98:	e00d      	b.n	8005db6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d9a:	4b23      	ldr	r3, [pc, #140]	; (8005e28 <prvAddNewTaskToReadyList+0xc0>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d109      	bne.n	8005db6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005da2:	4b20      	ldr	r3, [pc, #128]	; (8005e24 <prvAddNewTaskToReadyList+0xbc>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d802      	bhi.n	8005db6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005db0:	4b1c      	ldr	r3, [pc, #112]	; (8005e24 <prvAddNewTaskToReadyList+0xbc>)
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005db6:	4b1d      	ldr	r3, [pc, #116]	; (8005e2c <prvAddNewTaskToReadyList+0xc4>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	1c5a      	adds	r2, r3, #1
 8005dbc:	4b1b      	ldr	r3, [pc, #108]	; (8005e2c <prvAddNewTaskToReadyList+0xc4>)
 8005dbe:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005dc0:	4b1a      	ldr	r3, [pc, #104]	; (8005e2c <prvAddNewTaskToReadyList+0xc4>)
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dcc:	4b18      	ldr	r3, [pc, #96]	; (8005e30 <prvAddNewTaskToReadyList+0xc8>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d903      	bls.n	8005ddc <prvAddNewTaskToReadyList+0x74>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dd8:	4b15      	ldr	r3, [pc, #84]	; (8005e30 <prvAddNewTaskToReadyList+0xc8>)
 8005dda:	601a      	str	r2, [r3, #0]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005de0:	0013      	movs	r3, r2
 8005de2:	009b      	lsls	r3, r3, #2
 8005de4:	189b      	adds	r3, r3, r2
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	4a12      	ldr	r2, [pc, #72]	; (8005e34 <prvAddNewTaskToReadyList+0xcc>)
 8005dea:	189a      	adds	r2, r3, r2
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	3304      	adds	r3, #4
 8005df0:	0019      	movs	r1, r3
 8005df2:	0010      	movs	r0, r2
 8005df4:	f7ff f901 	bl	8004ffa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005df8:	f001 f86c 	bl	8006ed4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005dfc:	4b0a      	ldr	r3, [pc, #40]	; (8005e28 <prvAddNewTaskToReadyList+0xc0>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d008      	beq.n	8005e16 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005e04:	4b07      	ldr	r3, [pc, #28]	; (8005e24 <prvAddNewTaskToReadyList+0xbc>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d201      	bcs.n	8005e16 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005e12:	f001 f83d 	bl	8006e90 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e16:	46c0      	nop			; (mov r8, r8)
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	b002      	add	sp, #8
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	46c0      	nop			; (mov r8, r8)
 8005e20:	20000c3c 	.word	0x20000c3c
 8005e24:	20000768 	.word	0x20000768
 8005e28:	20000c48 	.word	0x20000c48
 8005e2c:	20000c58 	.word	0x20000c58
 8005e30:	20000c44 	.word	0x20000c44
 8005e34:	2000076c 	.word	0x2000076c

08005e38 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005e40:	2300      	movs	r3, #0
 8005e42:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d010      	beq.n	8005e6c <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005e4a:	4b0d      	ldr	r3, [pc, #52]	; (8005e80 <vTaskDelay+0x48>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <vTaskDelay+0x1e>
 8005e52:	b672      	cpsid	i
 8005e54:	e7fe      	b.n	8005e54 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8005e56:	f000 f869 	bl	8005f2c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2100      	movs	r1, #0
 8005e5e:	0018      	movs	r0, r3
 8005e60:	f000 fc64 	bl	800672c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e64:	f000 f86e 	bl	8005f44 <xTaskResumeAll>
 8005e68:	0003      	movs	r3, r0
 8005e6a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d101      	bne.n	8005e76 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8005e72:	f001 f80d 	bl	8006e90 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e76:	46c0      	nop			; (mov r8, r8)
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	b004      	add	sp, #16
 8005e7c:	bd80      	pop	{r7, pc}
 8005e7e:	46c0      	nop			; (mov r8, r8)
 8005e80:	20000c64 	.word	0x20000c64

08005e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e84:	b590      	push	{r4, r7, lr}
 8005e86:	b089      	sub	sp, #36	; 0x24
 8005e88:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e92:	003a      	movs	r2, r7
 8005e94:	1d39      	adds	r1, r7, #4
 8005e96:	2308      	movs	r3, #8
 8005e98:	18fb      	adds	r3, r7, r3
 8005e9a:	0018      	movs	r0, r3
 8005e9c:	f7ff f854 	bl	8004f48 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005ea0:	683c      	ldr	r4, [r7, #0]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	68ba      	ldr	r2, [r7, #8]
 8005ea6:	491b      	ldr	r1, [pc, #108]	; (8005f14 <vTaskStartScheduler+0x90>)
 8005ea8:	481b      	ldr	r0, [pc, #108]	; (8005f18 <vTaskStartScheduler+0x94>)
 8005eaa:	9202      	str	r2, [sp, #8]
 8005eac:	9301      	str	r3, [sp, #4]
 8005eae:	2300      	movs	r3, #0
 8005eb0:	9300      	str	r3, [sp, #0]
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	0022      	movs	r2, r4
 8005eb6:	f7ff fe46 	bl	8005b46 <xTaskCreateStatic>
 8005eba:	0002      	movs	r2, r0
 8005ebc:	4b17      	ldr	r3, [pc, #92]	; (8005f1c <vTaskStartScheduler+0x98>)
 8005ebe:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ec0:	4b16      	ldr	r3, [pc, #88]	; (8005f1c <vTaskStartScheduler+0x98>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d002      	beq.n	8005ece <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	60fb      	str	r3, [r7, #12]
 8005ecc:	e001      	b.n	8005ed2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d103      	bne.n	8005ee0 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8005ed8:	f000 fc7c 	bl	80067d4 <xTimerCreateTimerTask>
 8005edc:	0003      	movs	r3, r0
 8005ede:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d10d      	bne.n	8005f02 <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8005ee6:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005ee8:	4b0d      	ldr	r3, [pc, #52]	; (8005f20 <vTaskStartScheduler+0x9c>)
 8005eea:	2201      	movs	r2, #1
 8005eec:	4252      	negs	r2, r2
 8005eee:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005ef0:	4b0c      	ldr	r3, [pc, #48]	; (8005f24 <vTaskStartScheduler+0xa0>)
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005ef6:	4b0c      	ldr	r3, [pc, #48]	; (8005f28 <vTaskStartScheduler+0xa4>)
 8005ef8:	2200      	movs	r2, #0
 8005efa:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005efc:	f000 ffa4 	bl	8006e48 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005f00:	e004      	b.n	8005f0c <vTaskStartScheduler+0x88>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	3301      	adds	r3, #1
 8005f06:	d101      	bne.n	8005f0c <vTaskStartScheduler+0x88>
 8005f08:	b672      	cpsid	i
 8005f0a:	e7fe      	b.n	8005f0a <vTaskStartScheduler+0x86>
}
 8005f0c:	46c0      	nop			; (mov r8, r8)
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	b005      	add	sp, #20
 8005f12:	bd90      	pop	{r4, r7, pc}
 8005f14:	08007fc4 	.word	0x08007fc4
 8005f18:	080064a1 	.word	0x080064a1
 8005f1c:	20000c60 	.word	0x20000c60
 8005f20:	20000c5c 	.word	0x20000c5c
 8005f24:	20000c48 	.word	0x20000c48
 8005f28:	20000c40 	.word	0x20000c40

08005f2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005f30:	4b03      	ldr	r3, [pc, #12]	; (8005f40 <vTaskSuspendAll+0x14>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	1c5a      	adds	r2, r3, #1
 8005f36:	4b02      	ldr	r3, [pc, #8]	; (8005f40 <vTaskSuspendAll+0x14>)
 8005f38:	601a      	str	r2, [r3, #0]
}
 8005f3a:	46c0      	nop			; (mov r8, r8)
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	20000c64 	.word	0x20000c64

08005f44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f52:	4b3a      	ldr	r3, [pc, #232]	; (800603c <xTaskResumeAll+0xf8>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d101      	bne.n	8005f5e <xTaskResumeAll+0x1a>
 8005f5a:	b672      	cpsid	i
 8005f5c:	e7fe      	b.n	8005f5c <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f5e:	f000 ffa7 	bl	8006eb0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f62:	4b36      	ldr	r3, [pc, #216]	; (800603c <xTaskResumeAll+0xf8>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	1e5a      	subs	r2, r3, #1
 8005f68:	4b34      	ldr	r3, [pc, #208]	; (800603c <xTaskResumeAll+0xf8>)
 8005f6a:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f6c:	4b33      	ldr	r3, [pc, #204]	; (800603c <xTaskResumeAll+0xf8>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d15b      	bne.n	800602c <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005f74:	4b32      	ldr	r3, [pc, #200]	; (8006040 <xTaskResumeAll+0xfc>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d057      	beq.n	800602c <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f7c:	e02f      	b.n	8005fde <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005f7e:	4b31      	ldr	r3, [pc, #196]	; (8006044 <xTaskResumeAll+0x100>)
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	3318      	adds	r3, #24
 8005f8a:	0018      	movs	r0, r3
 8005f8c:	f7ff f88d 	bl	80050aa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	3304      	adds	r3, #4
 8005f94:	0018      	movs	r0, r3
 8005f96:	f7ff f888 	bl	80050aa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f9e:	4b2a      	ldr	r3, [pc, #168]	; (8006048 <xTaskResumeAll+0x104>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d903      	bls.n	8005fae <xTaskResumeAll+0x6a>
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005faa:	4b27      	ldr	r3, [pc, #156]	; (8006048 <xTaskResumeAll+0x104>)
 8005fac:	601a      	str	r2, [r3, #0]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fb2:	0013      	movs	r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	189b      	adds	r3, r3, r2
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	4a24      	ldr	r2, [pc, #144]	; (800604c <xTaskResumeAll+0x108>)
 8005fbc:	189a      	adds	r2, r3, r2
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	3304      	adds	r3, #4
 8005fc2:	0019      	movs	r1, r3
 8005fc4:	0010      	movs	r0, r2
 8005fc6:	f7ff f818 	bl	8004ffa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fce:	4b20      	ldr	r3, [pc, #128]	; (8006050 <xTaskResumeAll+0x10c>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d302      	bcc.n	8005fde <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8005fd8:	4b1e      	ldr	r3, [pc, #120]	; (8006054 <xTaskResumeAll+0x110>)
 8005fda:	2201      	movs	r2, #1
 8005fdc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fde:	4b19      	ldr	r3, [pc, #100]	; (8006044 <xTaskResumeAll+0x100>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1cb      	bne.n	8005f7e <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d001      	beq.n	8005ff0 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005fec:	f000 fb02 	bl	80065f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005ff0:	4b19      	ldr	r3, [pc, #100]	; (8006058 <xTaskResumeAll+0x114>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00f      	beq.n	800601c <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ffc:	f000 f83c 	bl	8006078 <xTaskIncrementTick>
 8006000:	1e03      	subs	r3, r0, #0
 8006002:	d002      	beq.n	800600a <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8006004:	4b13      	ldr	r3, [pc, #76]	; (8006054 <xTaskResumeAll+0x110>)
 8006006:	2201      	movs	r2, #1
 8006008:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	3b01      	subs	r3, #1
 800600e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d1f2      	bne.n	8005ffc <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8006016:	4b10      	ldr	r3, [pc, #64]	; (8006058 <xTaskResumeAll+0x114>)
 8006018:	2200      	movs	r2, #0
 800601a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800601c:	4b0d      	ldr	r3, [pc, #52]	; (8006054 <xTaskResumeAll+0x110>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d003      	beq.n	800602c <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006024:	2301      	movs	r3, #1
 8006026:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006028:	f000 ff32 	bl	8006e90 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800602c:	f000 ff52 	bl	8006ed4 <vPortExitCritical>

	return xAlreadyYielded;
 8006030:	68bb      	ldr	r3, [r7, #8]
}
 8006032:	0018      	movs	r0, r3
 8006034:	46bd      	mov	sp, r7
 8006036:	b004      	add	sp, #16
 8006038:	bd80      	pop	{r7, pc}
 800603a:	46c0      	nop			; (mov r8, r8)
 800603c:	20000c64 	.word	0x20000c64
 8006040:	20000c3c 	.word	0x20000c3c
 8006044:	20000bfc 	.word	0x20000bfc
 8006048:	20000c44 	.word	0x20000c44
 800604c:	2000076c 	.word	0x2000076c
 8006050:	20000768 	.word	0x20000768
 8006054:	20000c50 	.word	0x20000c50
 8006058:	20000c4c 	.word	0x20000c4c

0800605c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006062:	4b04      	ldr	r3, [pc, #16]	; (8006074 <xTaskGetTickCount+0x18>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006068:	687b      	ldr	r3, [r7, #4]
}
 800606a:	0018      	movs	r0, r3
 800606c:	46bd      	mov	sp, r7
 800606e:	b002      	add	sp, #8
 8006070:	bd80      	pop	{r7, pc}
 8006072:	46c0      	nop			; (mov r8, r8)
 8006074:	20000c40 	.word	0x20000c40

08006078 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b086      	sub	sp, #24
 800607c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800607e:	2300      	movs	r3, #0
 8006080:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006082:	4b4c      	ldr	r3, [pc, #304]	; (80061b4 <xTaskIncrementTick+0x13c>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d000      	beq.n	800608c <xTaskIncrementTick+0x14>
 800608a:	e083      	b.n	8006194 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800608c:	4b4a      	ldr	r3, [pc, #296]	; (80061b8 <xTaskIncrementTick+0x140>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	3301      	adds	r3, #1
 8006092:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006094:	4b48      	ldr	r3, [pc, #288]	; (80061b8 <xTaskIncrementTick+0x140>)
 8006096:	693a      	ldr	r2, [r7, #16]
 8006098:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d117      	bne.n	80060d0 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 80060a0:	4b46      	ldr	r3, [pc, #280]	; (80061bc <xTaskIncrementTick+0x144>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d001      	beq.n	80060ae <xTaskIncrementTick+0x36>
 80060aa:	b672      	cpsid	i
 80060ac:	e7fe      	b.n	80060ac <xTaskIncrementTick+0x34>
 80060ae:	4b43      	ldr	r3, [pc, #268]	; (80061bc <xTaskIncrementTick+0x144>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	60fb      	str	r3, [r7, #12]
 80060b4:	4b42      	ldr	r3, [pc, #264]	; (80061c0 <xTaskIncrementTick+0x148>)
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	4b40      	ldr	r3, [pc, #256]	; (80061bc <xTaskIncrementTick+0x144>)
 80060ba:	601a      	str	r2, [r3, #0]
 80060bc:	4b40      	ldr	r3, [pc, #256]	; (80061c0 <xTaskIncrementTick+0x148>)
 80060be:	68fa      	ldr	r2, [r7, #12]
 80060c0:	601a      	str	r2, [r3, #0]
 80060c2:	4b40      	ldr	r3, [pc, #256]	; (80061c4 <xTaskIncrementTick+0x14c>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	1c5a      	adds	r2, r3, #1
 80060c8:	4b3e      	ldr	r3, [pc, #248]	; (80061c4 <xTaskIncrementTick+0x14c>)
 80060ca:	601a      	str	r2, [r3, #0]
 80060cc:	f000 fa92 	bl	80065f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80060d0:	4b3d      	ldr	r3, [pc, #244]	; (80061c8 <xTaskIncrementTick+0x150>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	693a      	ldr	r2, [r7, #16]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d34e      	bcc.n	8006178 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060da:	4b38      	ldr	r3, [pc, #224]	; (80061bc <xTaskIncrementTick+0x144>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d101      	bne.n	80060e8 <xTaskIncrementTick+0x70>
 80060e4:	2301      	movs	r3, #1
 80060e6:	e000      	b.n	80060ea <xTaskIncrementTick+0x72>
 80060e8:	2300      	movs	r3, #0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d004      	beq.n	80060f8 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060ee:	4b36      	ldr	r3, [pc, #216]	; (80061c8 <xTaskIncrementTick+0x150>)
 80060f0:	2201      	movs	r2, #1
 80060f2:	4252      	negs	r2, r2
 80060f4:	601a      	str	r2, [r3, #0]
					break;
 80060f6:	e03f      	b.n	8006178 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80060f8:	4b30      	ldr	r3, [pc, #192]	; (80061bc <xTaskIncrementTick+0x144>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006108:	693a      	ldr	r2, [r7, #16]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	429a      	cmp	r2, r3
 800610e:	d203      	bcs.n	8006118 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006110:	4b2d      	ldr	r3, [pc, #180]	; (80061c8 <xTaskIncrementTick+0x150>)
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	601a      	str	r2, [r3, #0]
						break;
 8006116:	e02f      	b.n	8006178 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	3304      	adds	r3, #4
 800611c:	0018      	movs	r0, r3
 800611e:	f7fe ffc4 	bl	80050aa <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006126:	2b00      	cmp	r3, #0
 8006128:	d004      	beq.n	8006134 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	3318      	adds	r3, #24
 800612e:	0018      	movs	r0, r3
 8006130:	f7fe ffbb 	bl	80050aa <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006138:	4b24      	ldr	r3, [pc, #144]	; (80061cc <xTaskIncrementTick+0x154>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	429a      	cmp	r2, r3
 800613e:	d903      	bls.n	8006148 <xTaskIncrementTick+0xd0>
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006144:	4b21      	ldr	r3, [pc, #132]	; (80061cc <xTaskIncrementTick+0x154>)
 8006146:	601a      	str	r2, [r3, #0]
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800614c:	0013      	movs	r3, r2
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	189b      	adds	r3, r3, r2
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	4a1e      	ldr	r2, [pc, #120]	; (80061d0 <xTaskIncrementTick+0x158>)
 8006156:	189a      	adds	r2, r3, r2
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	3304      	adds	r3, #4
 800615c:	0019      	movs	r1, r3
 800615e:	0010      	movs	r0, r2
 8006160:	f7fe ff4b 	bl	8004ffa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006168:	4b1a      	ldr	r3, [pc, #104]	; (80061d4 <xTaskIncrementTick+0x15c>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800616e:	429a      	cmp	r2, r3
 8006170:	d3b3      	bcc.n	80060da <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8006172:	2301      	movs	r3, #1
 8006174:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006176:	e7b0      	b.n	80060da <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006178:	4b16      	ldr	r3, [pc, #88]	; (80061d4 <xTaskIncrementTick+0x15c>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800617e:	4914      	ldr	r1, [pc, #80]	; (80061d0 <xTaskIncrementTick+0x158>)
 8006180:	0013      	movs	r3, r2
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	189b      	adds	r3, r3, r2
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	585b      	ldr	r3, [r3, r1]
 800618a:	2b01      	cmp	r3, #1
 800618c:	d907      	bls.n	800619e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800618e:	2301      	movs	r3, #1
 8006190:	617b      	str	r3, [r7, #20]
 8006192:	e004      	b.n	800619e <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006194:	4b10      	ldr	r3, [pc, #64]	; (80061d8 <xTaskIncrementTick+0x160>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	1c5a      	adds	r2, r3, #1
 800619a:	4b0f      	ldr	r3, [pc, #60]	; (80061d8 <xTaskIncrementTick+0x160>)
 800619c:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800619e:	4b0f      	ldr	r3, [pc, #60]	; (80061dc <xTaskIncrementTick+0x164>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d001      	beq.n	80061aa <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 80061a6:	2301      	movs	r3, #1
 80061a8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80061aa:	697b      	ldr	r3, [r7, #20]
}
 80061ac:	0018      	movs	r0, r3
 80061ae:	46bd      	mov	sp, r7
 80061b0:	b006      	add	sp, #24
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	20000c64 	.word	0x20000c64
 80061b8:	20000c40 	.word	0x20000c40
 80061bc:	20000bf4 	.word	0x20000bf4
 80061c0:	20000bf8 	.word	0x20000bf8
 80061c4:	20000c54 	.word	0x20000c54
 80061c8:	20000c5c 	.word	0x20000c5c
 80061cc:	20000c44 	.word	0x20000c44
 80061d0:	2000076c 	.word	0x2000076c
 80061d4:	20000768 	.word	0x20000768
 80061d8:	20000c4c 	.word	0x20000c4c
 80061dc:	20000c50 	.word	0x20000c50

080061e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b082      	sub	sp, #8
 80061e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80061e6:	4b22      	ldr	r3, [pc, #136]	; (8006270 <vTaskSwitchContext+0x90>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d003      	beq.n	80061f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80061ee:	4b21      	ldr	r3, [pc, #132]	; (8006274 <vTaskSwitchContext+0x94>)
 80061f0:	2201      	movs	r2, #1
 80061f2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80061f4:	e037      	b.n	8006266 <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 80061f6:	4b1f      	ldr	r3, [pc, #124]	; (8006274 <vTaskSwitchContext+0x94>)
 80061f8:	2200      	movs	r2, #0
 80061fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80061fc:	4b1e      	ldr	r3, [pc, #120]	; (8006278 <vTaskSwitchContext+0x98>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	607b      	str	r3, [r7, #4]
 8006202:	e007      	b.n	8006214 <vTaskSwitchContext+0x34>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d101      	bne.n	800620e <vTaskSwitchContext+0x2e>
 800620a:	b672      	cpsid	i
 800620c:	e7fe      	b.n	800620c <vTaskSwitchContext+0x2c>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	3b01      	subs	r3, #1
 8006212:	607b      	str	r3, [r7, #4]
 8006214:	4919      	ldr	r1, [pc, #100]	; (800627c <vTaskSwitchContext+0x9c>)
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	0013      	movs	r3, r2
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	189b      	adds	r3, r3, r2
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	585b      	ldr	r3, [r3, r1]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d0ee      	beq.n	8006204 <vTaskSwitchContext+0x24>
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	0013      	movs	r3, r2
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	189b      	adds	r3, r3, r2
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	4a12      	ldr	r2, [pc, #72]	; (800627c <vTaskSwitchContext+0x9c>)
 8006232:	189b      	adds	r3, r3, r2
 8006234:	603b      	str	r3, [r7, #0]
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	685a      	ldr	r2, [r3, #4]
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	605a      	str	r2, [r3, #4]
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	685a      	ldr	r2, [r3, #4]
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	3308      	adds	r3, #8
 8006248:	429a      	cmp	r2, r3
 800624a:	d104      	bne.n	8006256 <vTaskSwitchContext+0x76>
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	685a      	ldr	r2, [r3, #4]
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	605a      	str	r2, [r3, #4]
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	68da      	ldr	r2, [r3, #12]
 800625c:	4b08      	ldr	r3, [pc, #32]	; (8006280 <vTaskSwitchContext+0xa0>)
 800625e:	601a      	str	r2, [r3, #0]
 8006260:	4b05      	ldr	r3, [pc, #20]	; (8006278 <vTaskSwitchContext+0x98>)
 8006262:	687a      	ldr	r2, [r7, #4]
 8006264:	601a      	str	r2, [r3, #0]
}
 8006266:	46c0      	nop			; (mov r8, r8)
 8006268:	46bd      	mov	sp, r7
 800626a:	b002      	add	sp, #8
 800626c:	bd80      	pop	{r7, pc}
 800626e:	46c0      	nop			; (mov r8, r8)
 8006270:	20000c64 	.word	0x20000c64
 8006274:	20000c50 	.word	0x20000c50
 8006278:	20000c44 	.word	0x20000c44
 800627c:	2000076c 	.word	0x2000076c
 8006280:	20000768 	.word	0x20000768

08006284 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b082      	sub	sp, #8
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d101      	bne.n	8006298 <vTaskPlaceOnEventList+0x14>
 8006294:	b672      	cpsid	i
 8006296:	e7fe      	b.n	8006296 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006298:	4b08      	ldr	r3, [pc, #32]	; (80062bc <vTaskPlaceOnEventList+0x38>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	3318      	adds	r3, #24
 800629e:	001a      	movs	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	0011      	movs	r1, r2
 80062a4:	0018      	movs	r0, r3
 80062a6:	f7fe feca 	bl	800503e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	2101      	movs	r1, #1
 80062ae:	0018      	movs	r0, r3
 80062b0:	f000 fa3c 	bl	800672c <prvAddCurrentTaskToDelayedList>
}
 80062b4:	46c0      	nop			; (mov r8, r8)
 80062b6:	46bd      	mov	sp, r7
 80062b8:	b002      	add	sp, #8
 80062ba:	bd80      	pop	{r7, pc}
 80062bc:	20000768 	.word	0x20000768

080062c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d101      	bne.n	80062d6 <vTaskPlaceOnEventListRestricted+0x16>
 80062d2:	b672      	cpsid	i
 80062d4:	e7fe      	b.n	80062d4 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062d6:	4b0c      	ldr	r3, [pc, #48]	; (8006308 <vTaskPlaceOnEventListRestricted+0x48>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	3318      	adds	r3, #24
 80062dc:	001a      	movs	r2, r3
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	0011      	movs	r1, r2
 80062e2:	0018      	movs	r0, r3
 80062e4:	f7fe fe89 	bl	8004ffa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d002      	beq.n	80062f4 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 80062ee:	2301      	movs	r3, #1
 80062f0:	425b      	negs	r3, r3
 80062f2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	0011      	movs	r1, r2
 80062fa:	0018      	movs	r0, r3
 80062fc:	f000 fa16 	bl	800672c <prvAddCurrentTaskToDelayedList>
	}
 8006300:	46c0      	nop			; (mov r8, r8)
 8006302:	46bd      	mov	sp, r7
 8006304:	b004      	add	sp, #16
 8006306:	bd80      	pop	{r7, pc}
 8006308:	20000768 	.word	0x20000768

0800630c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d101      	bne.n	8006326 <xTaskRemoveFromEventList+0x1a>
 8006322:	b672      	cpsid	i
 8006324:	e7fe      	b.n	8006324 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	3318      	adds	r3, #24
 800632a:	0018      	movs	r0, r3
 800632c:	f7fe febd 	bl	80050aa <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006330:	4b1e      	ldr	r3, [pc, #120]	; (80063ac <xTaskRemoveFromEventList+0xa0>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d11d      	bne.n	8006374 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	3304      	adds	r3, #4
 800633c:	0018      	movs	r0, r3
 800633e:	f7fe feb4 	bl	80050aa <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006346:	4b1a      	ldr	r3, [pc, #104]	; (80063b0 <xTaskRemoveFromEventList+0xa4>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	429a      	cmp	r2, r3
 800634c:	d903      	bls.n	8006356 <xTaskRemoveFromEventList+0x4a>
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006352:	4b17      	ldr	r3, [pc, #92]	; (80063b0 <xTaskRemoveFromEventList+0xa4>)
 8006354:	601a      	str	r2, [r3, #0]
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800635a:	0013      	movs	r3, r2
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	189b      	adds	r3, r3, r2
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	4a14      	ldr	r2, [pc, #80]	; (80063b4 <xTaskRemoveFromEventList+0xa8>)
 8006364:	189a      	adds	r2, r3, r2
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	3304      	adds	r3, #4
 800636a:	0019      	movs	r1, r3
 800636c:	0010      	movs	r0, r2
 800636e:	f7fe fe44 	bl	8004ffa <vListInsertEnd>
 8006372:	e007      	b.n	8006384 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	3318      	adds	r3, #24
 8006378:	001a      	movs	r2, r3
 800637a:	4b0f      	ldr	r3, [pc, #60]	; (80063b8 <xTaskRemoveFromEventList+0xac>)
 800637c:	0011      	movs	r1, r2
 800637e:	0018      	movs	r0, r3
 8006380:	f7fe fe3b 	bl	8004ffa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006388:	4b0c      	ldr	r3, [pc, #48]	; (80063bc <xTaskRemoveFromEventList+0xb0>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800638e:	429a      	cmp	r2, r3
 8006390:	d905      	bls.n	800639e <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006392:	2301      	movs	r3, #1
 8006394:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006396:	4b0a      	ldr	r3, [pc, #40]	; (80063c0 <xTaskRemoveFromEventList+0xb4>)
 8006398:	2201      	movs	r2, #1
 800639a:	601a      	str	r2, [r3, #0]
 800639c:	e001      	b.n	80063a2 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800639e:	2300      	movs	r3, #0
 80063a0:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80063a2:	68fb      	ldr	r3, [r7, #12]
}
 80063a4:	0018      	movs	r0, r3
 80063a6:	46bd      	mov	sp, r7
 80063a8:	b004      	add	sp, #16
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	20000c64 	.word	0x20000c64
 80063b0:	20000c44 	.word	0x20000c44
 80063b4:	2000076c 	.word	0x2000076c
 80063b8:	20000bfc 	.word	0x20000bfc
 80063bc:	20000768 	.word	0x20000768
 80063c0:	20000c50 	.word	0x20000c50

080063c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80063cc:	4b05      	ldr	r3, [pc, #20]	; (80063e4 <vTaskInternalSetTimeOutState+0x20>)
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80063d4:	4b04      	ldr	r3, [pc, #16]	; (80063e8 <vTaskInternalSetTimeOutState+0x24>)
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	605a      	str	r2, [r3, #4]
}
 80063dc:	46c0      	nop			; (mov r8, r8)
 80063de:	46bd      	mov	sp, r7
 80063e0:	b002      	add	sp, #8
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	20000c54 	.word	0x20000c54
 80063e8:	20000c40 	.word	0x20000c40

080063ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b086      	sub	sp, #24
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d101      	bne.n	8006400 <xTaskCheckForTimeOut+0x14>
 80063fc:	b672      	cpsid	i
 80063fe:	e7fe      	b.n	80063fe <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d101      	bne.n	800640a <xTaskCheckForTimeOut+0x1e>
 8006406:	b672      	cpsid	i
 8006408:	e7fe      	b.n	8006408 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800640a:	f000 fd51 	bl	8006eb0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800640e:	4b1d      	ldr	r3, [pc, #116]	; (8006484 <xTaskCheckForTimeOut+0x98>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	693a      	ldr	r2, [r7, #16]
 800641a:	1ad3      	subs	r3, r2, r3
 800641c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	3301      	adds	r3, #1
 8006424:	d102      	bne.n	800642c <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006426:	2300      	movs	r3, #0
 8006428:	617b      	str	r3, [r7, #20]
 800642a:	e024      	b.n	8006476 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	4b15      	ldr	r3, [pc, #84]	; (8006488 <xTaskCheckForTimeOut+0x9c>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	429a      	cmp	r2, r3
 8006436:	d007      	beq.n	8006448 <xTaskCheckForTimeOut+0x5c>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	429a      	cmp	r2, r3
 8006440:	d302      	bcc.n	8006448 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006442:	2301      	movs	r3, #1
 8006444:	617b      	str	r3, [r7, #20]
 8006446:	e016      	b.n	8006476 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	429a      	cmp	r2, r3
 8006450:	d20c      	bcs.n	800646c <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	1ad2      	subs	r2, r2, r3
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	0018      	movs	r0, r3
 8006462:	f7ff ffaf 	bl	80063c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006466:	2300      	movs	r3, #0
 8006468:	617b      	str	r3, [r7, #20]
 800646a:	e004      	b.n	8006476 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	2200      	movs	r2, #0
 8006470:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006472:	2301      	movs	r3, #1
 8006474:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8006476:	f000 fd2d 	bl	8006ed4 <vPortExitCritical>

	return xReturn;
 800647a:	697b      	ldr	r3, [r7, #20]
}
 800647c:	0018      	movs	r0, r3
 800647e:	46bd      	mov	sp, r7
 8006480:	b006      	add	sp, #24
 8006482:	bd80      	pop	{r7, pc}
 8006484:	20000c40 	.word	0x20000c40
 8006488:	20000c54 	.word	0x20000c54

0800648c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800648c:	b580      	push	{r7, lr}
 800648e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006490:	4b02      	ldr	r3, [pc, #8]	; (800649c <vTaskMissedYield+0x10>)
 8006492:	2201      	movs	r2, #1
 8006494:	601a      	str	r2, [r3, #0]
}
 8006496:	46c0      	nop			; (mov r8, r8)
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}
 800649c:	20000c50 	.word	0x20000c50

080064a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80064a8:	f000 f84e 	bl	8006548 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80064ac:	4b03      	ldr	r3, [pc, #12]	; (80064bc <prvIdleTask+0x1c>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d9f9      	bls.n	80064a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80064b4:	f000 fcec 	bl	8006e90 <vPortYield>
		prvCheckTasksWaitingTermination();
 80064b8:	e7f6      	b.n	80064a8 <prvIdleTask+0x8>
 80064ba:	46c0      	nop			; (mov r8, r8)
 80064bc:	2000076c 	.word	0x2000076c

080064c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b082      	sub	sp, #8
 80064c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064c6:	2300      	movs	r3, #0
 80064c8:	607b      	str	r3, [r7, #4]
 80064ca:	e00c      	b.n	80064e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	0013      	movs	r3, r2
 80064d0:	009b      	lsls	r3, r3, #2
 80064d2:	189b      	adds	r3, r3, r2
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	4a14      	ldr	r2, [pc, #80]	; (8006528 <prvInitialiseTaskLists+0x68>)
 80064d8:	189b      	adds	r3, r3, r2
 80064da:	0018      	movs	r0, r3
 80064dc:	f7fe fd64 	bl	8004fa8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	3301      	adds	r3, #1
 80064e4:	607b      	str	r3, [r7, #4]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2b37      	cmp	r3, #55	; 0x37
 80064ea:	d9ef      	bls.n	80064cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80064ec:	4b0f      	ldr	r3, [pc, #60]	; (800652c <prvInitialiseTaskLists+0x6c>)
 80064ee:	0018      	movs	r0, r3
 80064f0:	f7fe fd5a 	bl	8004fa8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80064f4:	4b0e      	ldr	r3, [pc, #56]	; (8006530 <prvInitialiseTaskLists+0x70>)
 80064f6:	0018      	movs	r0, r3
 80064f8:	f7fe fd56 	bl	8004fa8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80064fc:	4b0d      	ldr	r3, [pc, #52]	; (8006534 <prvInitialiseTaskLists+0x74>)
 80064fe:	0018      	movs	r0, r3
 8006500:	f7fe fd52 	bl	8004fa8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006504:	4b0c      	ldr	r3, [pc, #48]	; (8006538 <prvInitialiseTaskLists+0x78>)
 8006506:	0018      	movs	r0, r3
 8006508:	f7fe fd4e 	bl	8004fa8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800650c:	4b0b      	ldr	r3, [pc, #44]	; (800653c <prvInitialiseTaskLists+0x7c>)
 800650e:	0018      	movs	r0, r3
 8006510:	f7fe fd4a 	bl	8004fa8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006514:	4b0a      	ldr	r3, [pc, #40]	; (8006540 <prvInitialiseTaskLists+0x80>)
 8006516:	4a05      	ldr	r2, [pc, #20]	; (800652c <prvInitialiseTaskLists+0x6c>)
 8006518:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800651a:	4b0a      	ldr	r3, [pc, #40]	; (8006544 <prvInitialiseTaskLists+0x84>)
 800651c:	4a04      	ldr	r2, [pc, #16]	; (8006530 <prvInitialiseTaskLists+0x70>)
 800651e:	601a      	str	r2, [r3, #0]
}
 8006520:	46c0      	nop			; (mov r8, r8)
 8006522:	46bd      	mov	sp, r7
 8006524:	b002      	add	sp, #8
 8006526:	bd80      	pop	{r7, pc}
 8006528:	2000076c 	.word	0x2000076c
 800652c:	20000bcc 	.word	0x20000bcc
 8006530:	20000be0 	.word	0x20000be0
 8006534:	20000bfc 	.word	0x20000bfc
 8006538:	20000c10 	.word	0x20000c10
 800653c:	20000c28 	.word	0x20000c28
 8006540:	20000bf4 	.word	0x20000bf4
 8006544:	20000bf8 	.word	0x20000bf8

08006548 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b082      	sub	sp, #8
 800654c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800654e:	e01a      	b.n	8006586 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8006550:	f000 fcae 	bl	8006eb0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006554:	4b10      	ldr	r3, [pc, #64]	; (8006598 <prvCheckTasksWaitingTermination+0x50>)
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	3304      	adds	r3, #4
 8006560:	0018      	movs	r0, r3
 8006562:	f7fe fda2 	bl	80050aa <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006566:	4b0d      	ldr	r3, [pc, #52]	; (800659c <prvCheckTasksWaitingTermination+0x54>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	1e5a      	subs	r2, r3, #1
 800656c:	4b0b      	ldr	r3, [pc, #44]	; (800659c <prvCheckTasksWaitingTermination+0x54>)
 800656e:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006570:	4b0b      	ldr	r3, [pc, #44]	; (80065a0 <prvCheckTasksWaitingTermination+0x58>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	1e5a      	subs	r2, r3, #1
 8006576:	4b0a      	ldr	r3, [pc, #40]	; (80065a0 <prvCheckTasksWaitingTermination+0x58>)
 8006578:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800657a:	f000 fcab 	bl	8006ed4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	0018      	movs	r0, r3
 8006582:	f000 f80f 	bl	80065a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006586:	4b06      	ldr	r3, [pc, #24]	; (80065a0 <prvCheckTasksWaitingTermination+0x58>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d1e0      	bne.n	8006550 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800658e:	46c0      	nop			; (mov r8, r8)
 8006590:	46c0      	nop			; (mov r8, r8)
 8006592:	46bd      	mov	sp, r7
 8006594:	b002      	add	sp, #8
 8006596:	bd80      	pop	{r7, pc}
 8006598:	20000c10 	.word	0x20000c10
 800659c:	20000c3c 	.word	0x20000c3c
 80065a0:	20000c24 	.word	0x20000c24

080065a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b082      	sub	sp, #8
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2259      	movs	r2, #89	; 0x59
 80065b0:	5c9b      	ldrb	r3, [r3, r2]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d109      	bne.n	80065ca <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ba:	0018      	movs	r0, r3
 80065bc:	f000 fdb6 	bl	800712c <vPortFree>
				vPortFree( pxTCB );
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	0018      	movs	r0, r3
 80065c4:	f000 fdb2 	bl	800712c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80065c8:	e010      	b.n	80065ec <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2259      	movs	r2, #89	; 0x59
 80065ce:	5c9b      	ldrb	r3, [r3, r2]
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d104      	bne.n	80065de <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	0018      	movs	r0, r3
 80065d8:	f000 fda8 	bl	800712c <vPortFree>
	}
 80065dc:	e006      	b.n	80065ec <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2259      	movs	r2, #89	; 0x59
 80065e2:	5c9b      	ldrb	r3, [r3, r2]
 80065e4:	2b02      	cmp	r3, #2
 80065e6:	d001      	beq.n	80065ec <prvDeleteTCB+0x48>
 80065e8:	b672      	cpsid	i
 80065ea:	e7fe      	b.n	80065ea <prvDeleteTCB+0x46>
	}
 80065ec:	46c0      	nop			; (mov r8, r8)
 80065ee:	46bd      	mov	sp, r7
 80065f0:	b002      	add	sp, #8
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b082      	sub	sp, #8
 80065f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80065fa:	4b0e      	ldr	r3, [pc, #56]	; (8006634 <prvResetNextTaskUnblockTime+0x40>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d101      	bne.n	8006608 <prvResetNextTaskUnblockTime+0x14>
 8006604:	2301      	movs	r3, #1
 8006606:	e000      	b.n	800660a <prvResetNextTaskUnblockTime+0x16>
 8006608:	2300      	movs	r3, #0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d004      	beq.n	8006618 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800660e:	4b0a      	ldr	r3, [pc, #40]	; (8006638 <prvResetNextTaskUnblockTime+0x44>)
 8006610:	2201      	movs	r2, #1
 8006612:	4252      	negs	r2, r2
 8006614:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006616:	e008      	b.n	800662a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006618:	4b06      	ldr	r3, [pc, #24]	; (8006634 <prvResetNextTaskUnblockTime+0x40>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	685a      	ldr	r2, [r3, #4]
 8006626:	4b04      	ldr	r3, [pc, #16]	; (8006638 <prvResetNextTaskUnblockTime+0x44>)
 8006628:	601a      	str	r2, [r3, #0]
}
 800662a:	46c0      	nop			; (mov r8, r8)
 800662c:	46bd      	mov	sp, r7
 800662e:	b002      	add	sp, #8
 8006630:	bd80      	pop	{r7, pc}
 8006632:	46c0      	nop			; (mov r8, r8)
 8006634:	20000bf4 	.word	0x20000bf4
 8006638:	20000c5c 	.word	0x20000c5c

0800663c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800663c:	b580      	push	{r7, lr}
 800663e:	b082      	sub	sp, #8
 8006640:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006642:	4b0a      	ldr	r3, [pc, #40]	; (800666c <xTaskGetSchedulerState+0x30>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d102      	bne.n	8006650 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800664a:	2301      	movs	r3, #1
 800664c:	607b      	str	r3, [r7, #4]
 800664e:	e008      	b.n	8006662 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006650:	4b07      	ldr	r3, [pc, #28]	; (8006670 <xTaskGetSchedulerState+0x34>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d102      	bne.n	800665e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006658:	2302      	movs	r3, #2
 800665a:	607b      	str	r3, [r7, #4]
 800665c:	e001      	b.n	8006662 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800665e:	2300      	movs	r3, #0
 8006660:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006662:	687b      	ldr	r3, [r7, #4]
	}
 8006664:	0018      	movs	r0, r3
 8006666:	46bd      	mov	sp, r7
 8006668:	b002      	add	sp, #8
 800666a:	bd80      	pop	{r7, pc}
 800666c:	20000c48 	.word	0x20000c48
 8006670:	20000c64 	.word	0x20000c64

08006674 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006674:	b580      	push	{r7, lr}
 8006676:	b084      	sub	sp, #16
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006680:	2300      	movs	r3, #0
 8006682:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d044      	beq.n	8006714 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800668a:	4b25      	ldr	r3, [pc, #148]	; (8006720 <xTaskPriorityDisinherit+0xac>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	68ba      	ldr	r2, [r7, #8]
 8006690:	429a      	cmp	r2, r3
 8006692:	d001      	beq.n	8006698 <xTaskPriorityDisinherit+0x24>
 8006694:	b672      	cpsid	i
 8006696:	e7fe      	b.n	8006696 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800669c:	2b00      	cmp	r3, #0
 800669e:	d101      	bne.n	80066a4 <xTaskPriorityDisinherit+0x30>
 80066a0:	b672      	cpsid	i
 80066a2:	e7fe      	b.n	80066a2 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066a8:	1e5a      	subs	r2, r3, #1
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d02c      	beq.n	8006714 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d128      	bne.n	8006714 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	3304      	adds	r3, #4
 80066c6:	0018      	movs	r0, r3
 80066c8:	f7fe fcef 	bl	80050aa <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d8:	2238      	movs	r2, #56	; 0x38
 80066da:	1ad2      	subs	r2, r2, r3
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066e4:	4b0f      	ldr	r3, [pc, #60]	; (8006724 <xTaskPriorityDisinherit+0xb0>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d903      	bls.n	80066f4 <xTaskPriorityDisinherit+0x80>
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066f0:	4b0c      	ldr	r3, [pc, #48]	; (8006724 <xTaskPriorityDisinherit+0xb0>)
 80066f2:	601a      	str	r2, [r3, #0]
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066f8:	0013      	movs	r3, r2
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	189b      	adds	r3, r3, r2
 80066fe:	009b      	lsls	r3, r3, #2
 8006700:	4a09      	ldr	r2, [pc, #36]	; (8006728 <xTaskPriorityDisinherit+0xb4>)
 8006702:	189a      	adds	r2, r3, r2
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	3304      	adds	r3, #4
 8006708:	0019      	movs	r1, r3
 800670a:	0010      	movs	r0, r2
 800670c:	f7fe fc75 	bl	8004ffa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006710:	2301      	movs	r3, #1
 8006712:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006714:	68fb      	ldr	r3, [r7, #12]
	}
 8006716:	0018      	movs	r0, r3
 8006718:	46bd      	mov	sp, r7
 800671a:	b004      	add	sp, #16
 800671c:	bd80      	pop	{r7, pc}
 800671e:	46c0      	nop			; (mov r8, r8)
 8006720:	20000768 	.word	0x20000768
 8006724:	20000c44 	.word	0x20000c44
 8006728:	2000076c 	.word	0x2000076c

0800672c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006736:	4b21      	ldr	r3, [pc, #132]	; (80067bc <prvAddCurrentTaskToDelayedList+0x90>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800673c:	4b20      	ldr	r3, [pc, #128]	; (80067c0 <prvAddCurrentTaskToDelayedList+0x94>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	3304      	adds	r3, #4
 8006742:	0018      	movs	r0, r3
 8006744:	f7fe fcb1 	bl	80050aa <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	3301      	adds	r3, #1
 800674c:	d10b      	bne.n	8006766 <prvAddCurrentTaskToDelayedList+0x3a>
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d008      	beq.n	8006766 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006754:	4b1a      	ldr	r3, [pc, #104]	; (80067c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	1d1a      	adds	r2, r3, #4
 800675a:	4b1a      	ldr	r3, [pc, #104]	; (80067c4 <prvAddCurrentTaskToDelayedList+0x98>)
 800675c:	0011      	movs	r1, r2
 800675e:	0018      	movs	r0, r3
 8006760:	f7fe fc4b 	bl	8004ffa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006764:	e026      	b.n	80067b4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006766:	68fa      	ldr	r2, [r7, #12]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	18d3      	adds	r3, r2, r3
 800676c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800676e:	4b14      	ldr	r3, [pc, #80]	; (80067c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68ba      	ldr	r2, [r7, #8]
 8006774:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006776:	68ba      	ldr	r2, [r7, #8]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	429a      	cmp	r2, r3
 800677c:	d209      	bcs.n	8006792 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800677e:	4b12      	ldr	r3, [pc, #72]	; (80067c8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	4b0f      	ldr	r3, [pc, #60]	; (80067c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	3304      	adds	r3, #4
 8006788:	0019      	movs	r1, r3
 800678a:	0010      	movs	r0, r2
 800678c:	f7fe fc57 	bl	800503e <vListInsert>
}
 8006790:	e010      	b.n	80067b4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006792:	4b0e      	ldr	r3, [pc, #56]	; (80067cc <prvAddCurrentTaskToDelayedList+0xa0>)
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	4b0a      	ldr	r3, [pc, #40]	; (80067c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	3304      	adds	r3, #4
 800679c:	0019      	movs	r1, r3
 800679e:	0010      	movs	r0, r2
 80067a0:	f7fe fc4d 	bl	800503e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80067a4:	4b0a      	ldr	r3, [pc, #40]	; (80067d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	68ba      	ldr	r2, [r7, #8]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d202      	bcs.n	80067b4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80067ae:	4b08      	ldr	r3, [pc, #32]	; (80067d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80067b0:	68ba      	ldr	r2, [r7, #8]
 80067b2:	601a      	str	r2, [r3, #0]
}
 80067b4:	46c0      	nop			; (mov r8, r8)
 80067b6:	46bd      	mov	sp, r7
 80067b8:	b004      	add	sp, #16
 80067ba:	bd80      	pop	{r7, pc}
 80067bc:	20000c40 	.word	0x20000c40
 80067c0:	20000768 	.word	0x20000768
 80067c4:	20000c28 	.word	0x20000c28
 80067c8:	20000bf8 	.word	0x20000bf8
 80067cc:	20000bf4 	.word	0x20000bf4
 80067d0:	20000c5c 	.word	0x20000c5c

080067d4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80067d4:	b590      	push	{r4, r7, lr}
 80067d6:	b089      	sub	sp, #36	; 0x24
 80067d8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80067da:	2300      	movs	r3, #0
 80067dc:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80067de:	f000 fa87 	bl	8006cf0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80067e2:	4b17      	ldr	r3, [pc, #92]	; (8006840 <xTimerCreateTimerTask+0x6c>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d020      	beq.n	800682c <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80067ea:	2300      	movs	r3, #0
 80067ec:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80067ee:	2300      	movs	r3, #0
 80067f0:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80067f2:	003a      	movs	r2, r7
 80067f4:	1d39      	adds	r1, r7, #4
 80067f6:	2308      	movs	r3, #8
 80067f8:	18fb      	adds	r3, r7, r3
 80067fa:	0018      	movs	r0, r3
 80067fc:	f7fe fbbc 	bl	8004f78 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006800:	683c      	ldr	r4, [r7, #0]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	68ba      	ldr	r2, [r7, #8]
 8006806:	490f      	ldr	r1, [pc, #60]	; (8006844 <xTimerCreateTimerTask+0x70>)
 8006808:	480f      	ldr	r0, [pc, #60]	; (8006848 <xTimerCreateTimerTask+0x74>)
 800680a:	9202      	str	r2, [sp, #8]
 800680c:	9301      	str	r3, [sp, #4]
 800680e:	2302      	movs	r3, #2
 8006810:	9300      	str	r3, [sp, #0]
 8006812:	2300      	movs	r3, #0
 8006814:	0022      	movs	r2, r4
 8006816:	f7ff f996 	bl	8005b46 <xTaskCreateStatic>
 800681a:	0002      	movs	r2, r0
 800681c:	4b0b      	ldr	r3, [pc, #44]	; (800684c <xTimerCreateTimerTask+0x78>)
 800681e:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006820:	4b0a      	ldr	r3, [pc, #40]	; (800684c <xTimerCreateTimerTask+0x78>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d001      	beq.n	800682c <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8006828:	2301      	movs	r3, #1
 800682a:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d101      	bne.n	8006836 <xTimerCreateTimerTask+0x62>
 8006832:	b672      	cpsid	i
 8006834:	e7fe      	b.n	8006834 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8006836:	68fb      	ldr	r3, [r7, #12]
}
 8006838:	0018      	movs	r0, r3
 800683a:	46bd      	mov	sp, r7
 800683c:	b005      	add	sp, #20
 800683e:	bd90      	pop	{r4, r7, pc}
 8006840:	20000c98 	.word	0x20000c98
 8006844:	08007fcc 	.word	0x08007fcc
 8006848:	08006955 	.word	0x08006955
 800684c:	20000c9c 	.word	0x20000c9c

08006850 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006850:	b590      	push	{r4, r7, lr}
 8006852:	b08b      	sub	sp, #44	; 0x2c
 8006854:	af00      	add	r7, sp, #0
 8006856:	60f8      	str	r0, [r7, #12]
 8006858:	60b9      	str	r1, [r7, #8]
 800685a:	607a      	str	r2, [r7, #4]
 800685c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800685e:	2300      	movs	r3, #0
 8006860:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d101      	bne.n	800686c <xTimerGenericCommand+0x1c>
 8006868:	b672      	cpsid	i
 800686a:	e7fe      	b.n	800686a <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800686c:	4b1c      	ldr	r3, [pc, #112]	; (80068e0 <xTimerGenericCommand+0x90>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d030      	beq.n	80068d6 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006874:	2414      	movs	r4, #20
 8006876:	193b      	adds	r3, r7, r4
 8006878:	68ba      	ldr	r2, [r7, #8]
 800687a:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800687c:	193b      	adds	r3, r7, r4
 800687e:	687a      	ldr	r2, [r7, #4]
 8006880:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006882:	193b      	adds	r3, r7, r4
 8006884:	68fa      	ldr	r2, [r7, #12]
 8006886:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	2b05      	cmp	r3, #5
 800688c:	dc19      	bgt.n	80068c2 <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800688e:	f7ff fed5 	bl	800663c <xTaskGetSchedulerState>
 8006892:	0003      	movs	r3, r0
 8006894:	2b02      	cmp	r3, #2
 8006896:	d109      	bne.n	80068ac <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006898:	4b11      	ldr	r3, [pc, #68]	; (80068e0 <xTimerGenericCommand+0x90>)
 800689a:	6818      	ldr	r0, [r3, #0]
 800689c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800689e:	1939      	adds	r1, r7, r4
 80068a0:	2300      	movs	r3, #0
 80068a2:	f7fe fd26 	bl	80052f2 <xQueueGenericSend>
 80068a6:	0003      	movs	r3, r0
 80068a8:	627b      	str	r3, [r7, #36]	; 0x24
 80068aa:	e014      	b.n	80068d6 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80068ac:	4b0c      	ldr	r3, [pc, #48]	; (80068e0 <xTimerGenericCommand+0x90>)
 80068ae:	6818      	ldr	r0, [r3, #0]
 80068b0:	2314      	movs	r3, #20
 80068b2:	18f9      	adds	r1, r7, r3
 80068b4:	2300      	movs	r3, #0
 80068b6:	2200      	movs	r2, #0
 80068b8:	f7fe fd1b 	bl	80052f2 <xQueueGenericSend>
 80068bc:	0003      	movs	r3, r0
 80068be:	627b      	str	r3, [r7, #36]	; 0x24
 80068c0:	e009      	b.n	80068d6 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80068c2:	4b07      	ldr	r3, [pc, #28]	; (80068e0 <xTimerGenericCommand+0x90>)
 80068c4:	6818      	ldr	r0, [r3, #0]
 80068c6:	683a      	ldr	r2, [r7, #0]
 80068c8:	2314      	movs	r3, #20
 80068ca:	18f9      	adds	r1, r7, r3
 80068cc:	2300      	movs	r3, #0
 80068ce:	f7fe fdd4 	bl	800547a <xQueueGenericSendFromISR>
 80068d2:	0003      	movs	r3, r0
 80068d4:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80068d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80068d8:	0018      	movs	r0, r3
 80068da:	46bd      	mov	sp, r7
 80068dc:	b00b      	add	sp, #44	; 0x2c
 80068de:	bd90      	pop	{r4, r7, pc}
 80068e0:	20000c98 	.word	0x20000c98

080068e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b086      	sub	sp, #24
 80068e8:	af02      	add	r7, sp, #8
 80068ea:	6078      	str	r0, [r7, #4]
 80068ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80068ee:	4b18      	ldr	r3, [pc, #96]	; (8006950 <prvProcessExpiredTimer+0x6c>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	3304      	adds	r3, #4
 80068fc:	0018      	movs	r0, r3
 80068fe:	f7fe fbd4 	bl	80050aa <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	69db      	ldr	r3, [r3, #28]
 8006906:	2b01      	cmp	r3, #1
 8006908:	d119      	bne.n	800693e <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	699a      	ldr	r2, [r3, #24]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	18d1      	adds	r1, r2, r3
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	683a      	ldr	r2, [r7, #0]
 8006916:	68f8      	ldr	r0, [r7, #12]
 8006918:	f000 f8b6 	bl	8006a88 <prvInsertTimerInActiveList>
 800691c:	1e03      	subs	r3, r0, #0
 800691e:	d00e      	beq.n	800693e <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	68f8      	ldr	r0, [r7, #12]
 8006924:	2300      	movs	r3, #0
 8006926:	9300      	str	r3, [sp, #0]
 8006928:	2300      	movs	r3, #0
 800692a:	2100      	movs	r1, #0
 800692c:	f7ff ff90 	bl	8006850 <xTimerGenericCommand>
 8006930:	0003      	movs	r3, r0
 8006932:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d101      	bne.n	800693e <prvProcessExpiredTimer+0x5a>
 800693a:	b672      	cpsid	i
 800693c:	e7fe      	b.n	800693c <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006942:	68fa      	ldr	r2, [r7, #12]
 8006944:	0010      	movs	r0, r2
 8006946:	4798      	blx	r3
}
 8006948:	46c0      	nop			; (mov r8, r8)
 800694a:	46bd      	mov	sp, r7
 800694c:	b004      	add	sp, #16
 800694e:	bd80      	pop	{r7, pc}
 8006950:	20000c90 	.word	0x20000c90

08006954 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800695c:	2308      	movs	r3, #8
 800695e:	18fb      	adds	r3, r7, r3
 8006960:	0018      	movs	r0, r3
 8006962:	f000 f851 	bl	8006a08 <prvGetNextExpireTime>
 8006966:	0003      	movs	r3, r0
 8006968:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800696a:	68ba      	ldr	r2, [r7, #8]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	0011      	movs	r1, r2
 8006970:	0018      	movs	r0, r3
 8006972:	f000 f803 	bl	800697c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006976:	f000 f8c9 	bl	8006b0c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800697a:	e7ef      	b.n	800695c <prvTimerTask+0x8>

0800697c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006986:	f7ff fad1 	bl	8005f2c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800698a:	2308      	movs	r3, #8
 800698c:	18fb      	adds	r3, r7, r3
 800698e:	0018      	movs	r0, r3
 8006990:	f000 f85a 	bl	8006a48 <prvSampleTimeNow>
 8006994:	0003      	movs	r3, r0
 8006996:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d129      	bne.n	80069f2 <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d10c      	bne.n	80069be <prvProcessTimerOrBlockTask+0x42>
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d808      	bhi.n	80069be <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 80069ac:	f7ff faca 	bl	8005f44 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	0011      	movs	r1, r2
 80069b6:	0018      	movs	r0, r3
 80069b8:	f7ff ff94 	bl	80068e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80069bc:	e01b      	b.n	80069f6 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d006      	beq.n	80069d2 <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80069c4:	4b0e      	ldr	r3, [pc, #56]	; (8006a00 <prvProcessTimerOrBlockTask+0x84>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	425a      	negs	r2, r3
 80069cc:	4153      	adcs	r3, r2
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80069d2:	4b0c      	ldr	r3, [pc, #48]	; (8006a04 <prvProcessTimerOrBlockTask+0x88>)
 80069d4:	6818      	ldr	r0, [r3, #0]
 80069d6:	687a      	ldr	r2, [r7, #4]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	1ad3      	subs	r3, r2, r3
 80069dc:	683a      	ldr	r2, [r7, #0]
 80069de:	0019      	movs	r1, r3
 80069e0:	f7ff f87e 	bl	8005ae0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80069e4:	f7ff faae 	bl	8005f44 <xTaskResumeAll>
 80069e8:	1e03      	subs	r3, r0, #0
 80069ea:	d104      	bne.n	80069f6 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 80069ec:	f000 fa50 	bl	8006e90 <vPortYield>
}
 80069f0:	e001      	b.n	80069f6 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 80069f2:	f7ff faa7 	bl	8005f44 <xTaskResumeAll>
}
 80069f6:	46c0      	nop			; (mov r8, r8)
 80069f8:	46bd      	mov	sp, r7
 80069fa:	b004      	add	sp, #16
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	46c0      	nop			; (mov r8, r8)
 8006a00:	20000c94 	.word	0x20000c94
 8006a04:	20000c98 	.word	0x20000c98

08006a08 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006a10:	4b0c      	ldr	r3, [pc, #48]	; (8006a44 <prvGetNextExpireTime+0x3c>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	425a      	negs	r2, r3
 8006a18:	4153      	adcs	r3, r2
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	001a      	movs	r2, r3
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d105      	bne.n	8006a36 <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a2a:	4b06      	ldr	r3, [pc, #24]	; (8006a44 <prvGetNextExpireTime+0x3c>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	60fb      	str	r3, [r7, #12]
 8006a34:	e001      	b.n	8006a3a <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006a36:	2300      	movs	r3, #0
 8006a38:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
}
 8006a3c:	0018      	movs	r0, r3
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	b004      	add	sp, #16
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	20000c90 	.word	0x20000c90

08006a48 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006a50:	f7ff fb04 	bl	800605c <xTaskGetTickCount>
 8006a54:	0003      	movs	r3, r0
 8006a56:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8006a58:	4b0a      	ldr	r3, [pc, #40]	; (8006a84 <prvSampleTimeNow+0x3c>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	68fa      	ldr	r2, [r7, #12]
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d205      	bcs.n	8006a6e <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8006a62:	f000 f8eb 	bl	8006c3c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	601a      	str	r2, [r3, #0]
 8006a6c:	e002      	b.n	8006a74 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006a74:	4b03      	ldr	r3, [pc, #12]	; (8006a84 <prvSampleTimeNow+0x3c>)
 8006a76:	68fa      	ldr	r2, [r7, #12]
 8006a78:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
}
 8006a7c:	0018      	movs	r0, r3
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	b004      	add	sp, #16
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	20000ca0 	.word	0x20000ca0

08006a88 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b086      	sub	sp, #24
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	607a      	str	r2, [r7, #4]
 8006a94:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006a96:	2300      	movs	r3, #0
 8006a98:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	68ba      	ldr	r2, [r7, #8]
 8006a9e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	68fa      	ldr	r2, [r7, #12]
 8006aa4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006aa6:	68ba      	ldr	r2, [r7, #8]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d812      	bhi.n	8006ad4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	1ad2      	subs	r2, r2, r3
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	699b      	ldr	r3, [r3, #24]
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d302      	bcc.n	8006ac2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006abc:	2301      	movs	r3, #1
 8006abe:	617b      	str	r3, [r7, #20]
 8006ac0:	e01b      	b.n	8006afa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006ac2:	4b10      	ldr	r3, [pc, #64]	; (8006b04 <prvInsertTimerInActiveList+0x7c>)
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	3304      	adds	r3, #4
 8006aca:	0019      	movs	r1, r3
 8006acc:	0010      	movs	r0, r2
 8006ace:	f7fe fab6 	bl	800503e <vListInsert>
 8006ad2:	e012      	b.n	8006afa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d206      	bcs.n	8006aea <prvInsertTimerInActiveList+0x62>
 8006adc:	68ba      	ldr	r2, [r7, #8]
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d302      	bcc.n	8006aea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	617b      	str	r3, [r7, #20]
 8006ae8:	e007      	b.n	8006afa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006aea:	4b07      	ldr	r3, [pc, #28]	; (8006b08 <prvInsertTimerInActiveList+0x80>)
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	3304      	adds	r3, #4
 8006af2:	0019      	movs	r1, r3
 8006af4:	0010      	movs	r0, r2
 8006af6:	f7fe faa2 	bl	800503e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006afa:	697b      	ldr	r3, [r7, #20]
}
 8006afc:	0018      	movs	r0, r3
 8006afe:	46bd      	mov	sp, r7
 8006b00:	b006      	add	sp, #24
 8006b02:	bd80      	pop	{r7, pc}
 8006b04:	20000c94 	.word	0x20000c94
 8006b08:	20000c90 	.word	0x20000c90

08006b0c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006b0c:	b590      	push	{r4, r7, lr}
 8006b0e:	b08d      	sub	sp, #52	; 0x34
 8006b10:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006b12:	e07f      	b.n	8006c14 <prvProcessReceivedCommands+0x108>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006b14:	2208      	movs	r2, #8
 8006b16:	18bb      	adds	r3, r7, r2
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	da0f      	bge.n	8006b3e <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006b1e:	18bb      	adds	r3, r7, r2
 8006b20:	3304      	adds	r3, #4
 8006b22:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d101      	bne.n	8006b2e <prvProcessReceivedCommands+0x22>
 8006b2a:	b672      	cpsid	i
 8006b2c:	e7fe      	b.n	8006b2c <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b34:	6858      	ldr	r0, [r3, #4]
 8006b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	0019      	movs	r1, r3
 8006b3c:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006b3e:	2208      	movs	r2, #8
 8006b40:	18bb      	adds	r3, r7, r2
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	db64      	blt.n	8006c12 <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006b48:	18bb      	adds	r3, r7, r2
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006b4e:	6a3b      	ldr	r3, [r7, #32]
 8006b50:	695b      	ldr	r3, [r3, #20]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d004      	beq.n	8006b60 <prvProcessReceivedCommands+0x54>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b56:	6a3b      	ldr	r3, [r7, #32]
 8006b58:	3304      	adds	r3, #4
 8006b5a:	0018      	movs	r0, r3
 8006b5c:	f7fe faa5 	bl	80050aa <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b60:	1d3b      	adds	r3, r7, #4
 8006b62:	0018      	movs	r0, r3
 8006b64:	f7ff ff70 	bl	8006a48 <prvSampleTimeNow>
 8006b68:	0003      	movs	r3, r0
 8006b6a:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8006b6c:	2308      	movs	r3, #8
 8006b6e:	18fb      	adds	r3, r7, r3
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	2b09      	cmp	r3, #9
 8006b74:	d84e      	bhi.n	8006c14 <prvProcessReceivedCommands+0x108>
 8006b76:	009a      	lsls	r2, r3, #2
 8006b78:	4b2e      	ldr	r3, [pc, #184]	; (8006c34 <prvProcessReceivedCommands+0x128>)
 8006b7a:	18d3      	adds	r3, r2, r3
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006b80:	2408      	movs	r4, #8
 8006b82:	193b      	adds	r3, r7, r4
 8006b84:	685a      	ldr	r2, [r3, #4]
 8006b86:	6a3b      	ldr	r3, [r7, #32]
 8006b88:	699b      	ldr	r3, [r3, #24]
 8006b8a:	18d1      	adds	r1, r2, r3
 8006b8c:	193b      	adds	r3, r7, r4
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	69fa      	ldr	r2, [r7, #28]
 8006b92:	6a38      	ldr	r0, [r7, #32]
 8006b94:	f7ff ff78 	bl	8006a88 <prvInsertTimerInActiveList>
 8006b98:	1e03      	subs	r3, r0, #0
 8006b9a:	d03b      	beq.n	8006c14 <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b9c:	6a3b      	ldr	r3, [r7, #32]
 8006b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba0:	6a3a      	ldr	r2, [r7, #32]
 8006ba2:	0010      	movs	r0, r2
 8006ba4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006ba6:	6a3b      	ldr	r3, [r7, #32]
 8006ba8:	69db      	ldr	r3, [r3, #28]
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d132      	bne.n	8006c14 <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006bae:	193b      	adds	r3, r7, r4
 8006bb0:	685a      	ldr	r2, [r3, #4]
 8006bb2:	6a3b      	ldr	r3, [r7, #32]
 8006bb4:	699b      	ldr	r3, [r3, #24]
 8006bb6:	18d2      	adds	r2, r2, r3
 8006bb8:	6a38      	ldr	r0, [r7, #32]
 8006bba:	2300      	movs	r3, #0
 8006bbc:	9300      	str	r3, [sp, #0]
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	2100      	movs	r1, #0
 8006bc2:	f7ff fe45 	bl	8006850 <xTimerGenericCommand>
 8006bc6:	0003      	movs	r3, r0
 8006bc8:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d121      	bne.n	8006c14 <prvProcessReceivedCommands+0x108>
 8006bd0:	b672      	cpsid	i
 8006bd2:	e7fe      	b.n	8006bd2 <prvProcessReceivedCommands+0xc6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006bd4:	2308      	movs	r3, #8
 8006bd6:	18fb      	adds	r3, r7, r3
 8006bd8:	685a      	ldr	r2, [r3, #4]
 8006bda:	6a3b      	ldr	r3, [r7, #32]
 8006bdc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006bde:	6a3b      	ldr	r3, [r7, #32]
 8006be0:	699b      	ldr	r3, [r3, #24]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d101      	bne.n	8006bea <prvProcessReceivedCommands+0xde>
 8006be6:	b672      	cpsid	i
 8006be8:	e7fe      	b.n	8006be8 <prvProcessReceivedCommands+0xdc>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006bea:	6a3b      	ldr	r3, [r7, #32]
 8006bec:	699a      	ldr	r2, [r3, #24]
 8006bee:	69fb      	ldr	r3, [r7, #28]
 8006bf0:	18d1      	adds	r1, r2, r3
 8006bf2:	69fb      	ldr	r3, [r7, #28]
 8006bf4:	69fa      	ldr	r2, [r7, #28]
 8006bf6:	6a38      	ldr	r0, [r7, #32]
 8006bf8:	f7ff ff46 	bl	8006a88 <prvInsertTimerInActiveList>
					break;
 8006bfc:	e00a      	b.n	8006c14 <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006bfe:	6a3b      	ldr	r3, [r7, #32]
 8006c00:	222c      	movs	r2, #44	; 0x2c
 8006c02:	5c9b      	ldrb	r3, [r3, r2]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d105      	bne.n	8006c14 <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 8006c08:	6a3b      	ldr	r3, [r7, #32]
 8006c0a:	0018      	movs	r0, r3
 8006c0c:	f000 fa8e 	bl	800712c <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006c10:	e000      	b.n	8006c14 <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006c12:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c14:	4b08      	ldr	r3, [pc, #32]	; (8006c38 <prvProcessReceivedCommands+0x12c>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	2208      	movs	r2, #8
 8006c1a:	18b9      	adds	r1, r7, r2
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	0018      	movs	r0, r3
 8006c20:	f7fe fd01 	bl	8005626 <xQueueReceive>
 8006c24:	1e03      	subs	r3, r0, #0
 8006c26:	d000      	beq.n	8006c2a <prvProcessReceivedCommands+0x11e>
 8006c28:	e774      	b.n	8006b14 <prvProcessReceivedCommands+0x8>
	}
}
 8006c2a:	46c0      	nop			; (mov r8, r8)
 8006c2c:	46c0      	nop			; (mov r8, r8)
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	b00b      	add	sp, #44	; 0x2c
 8006c32:	bd90      	pop	{r4, r7, pc}
 8006c34:	080080d0 	.word	0x080080d0
 8006c38:	20000c98 	.word	0x20000c98

08006c3c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b088      	sub	sp, #32
 8006c40:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c42:	e03e      	b.n	8006cc2 <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c44:	4b28      	ldr	r3, [pc, #160]	; (8006ce8 <prvSwitchTimerLists+0xac>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c4e:	4b26      	ldr	r3, [pc, #152]	; (8006ce8 <prvSwitchTimerLists+0xac>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	3304      	adds	r3, #4
 8006c5c:	0018      	movs	r0, r3
 8006c5e:	f7fe fa24 	bl	80050aa <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c66:	68fa      	ldr	r2, [r7, #12]
 8006c68:	0010      	movs	r0, r2
 8006c6a:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	69db      	ldr	r3, [r3, #28]
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d126      	bne.n	8006cc2 <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	699b      	ldr	r3, [r3, #24]
 8006c78:	693a      	ldr	r2, [r7, #16]
 8006c7a:	18d3      	adds	r3, r2, r3
 8006c7c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006c7e:	68ba      	ldr	r2, [r7, #8]
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d90e      	bls.n	8006ca4 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	68ba      	ldr	r2, [r7, #8]
 8006c8a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	68fa      	ldr	r2, [r7, #12]
 8006c90:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c92:	4b15      	ldr	r3, [pc, #84]	; (8006ce8 <prvSwitchTimerLists+0xac>)
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	3304      	adds	r3, #4
 8006c9a:	0019      	movs	r1, r3
 8006c9c:	0010      	movs	r0, r2
 8006c9e:	f7fe f9ce 	bl	800503e <vListInsert>
 8006ca2:	e00e      	b.n	8006cc2 <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006ca4:	693a      	ldr	r2, [r7, #16]
 8006ca6:	68f8      	ldr	r0, [r7, #12]
 8006ca8:	2300      	movs	r3, #0
 8006caa:	9300      	str	r3, [sp, #0]
 8006cac:	2300      	movs	r3, #0
 8006cae:	2100      	movs	r1, #0
 8006cb0:	f7ff fdce 	bl	8006850 <xTimerGenericCommand>
 8006cb4:	0003      	movs	r3, r0
 8006cb6:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d101      	bne.n	8006cc2 <prvSwitchTimerLists+0x86>
 8006cbe:	b672      	cpsid	i
 8006cc0:	e7fe      	b.n	8006cc0 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006cc2:	4b09      	ldr	r3, [pc, #36]	; (8006ce8 <prvSwitchTimerLists+0xac>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d1bb      	bne.n	8006c44 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006ccc:	4b06      	ldr	r3, [pc, #24]	; (8006ce8 <prvSwitchTimerLists+0xac>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006cd2:	4b06      	ldr	r3, [pc, #24]	; (8006cec <prvSwitchTimerLists+0xb0>)
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	4b04      	ldr	r3, [pc, #16]	; (8006ce8 <prvSwitchTimerLists+0xac>)
 8006cd8:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8006cda:	4b04      	ldr	r3, [pc, #16]	; (8006cec <prvSwitchTimerLists+0xb0>)
 8006cdc:	697a      	ldr	r2, [r7, #20]
 8006cde:	601a      	str	r2, [r3, #0]
}
 8006ce0:	46c0      	nop			; (mov r8, r8)
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	b006      	add	sp, #24
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	20000c90 	.word	0x20000c90
 8006cec:	20000c94 	.word	0x20000c94

08006cf0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b082      	sub	sp, #8
 8006cf4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006cf6:	f000 f8db 	bl	8006eb0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006cfa:	4b16      	ldr	r3, [pc, #88]	; (8006d54 <prvCheckForValidListAndQueue+0x64>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d123      	bne.n	8006d4a <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8006d02:	4b15      	ldr	r3, [pc, #84]	; (8006d58 <prvCheckForValidListAndQueue+0x68>)
 8006d04:	0018      	movs	r0, r3
 8006d06:	f7fe f94f 	bl	8004fa8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006d0a:	4b14      	ldr	r3, [pc, #80]	; (8006d5c <prvCheckForValidListAndQueue+0x6c>)
 8006d0c:	0018      	movs	r0, r3
 8006d0e:	f7fe f94b 	bl	8004fa8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006d12:	4b13      	ldr	r3, [pc, #76]	; (8006d60 <prvCheckForValidListAndQueue+0x70>)
 8006d14:	4a10      	ldr	r2, [pc, #64]	; (8006d58 <prvCheckForValidListAndQueue+0x68>)
 8006d16:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006d18:	4b12      	ldr	r3, [pc, #72]	; (8006d64 <prvCheckForValidListAndQueue+0x74>)
 8006d1a:	4a10      	ldr	r2, [pc, #64]	; (8006d5c <prvCheckForValidListAndQueue+0x6c>)
 8006d1c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006d1e:	4b12      	ldr	r3, [pc, #72]	; (8006d68 <prvCheckForValidListAndQueue+0x78>)
 8006d20:	4a12      	ldr	r2, [pc, #72]	; (8006d6c <prvCheckForValidListAndQueue+0x7c>)
 8006d22:	2100      	movs	r1, #0
 8006d24:	9100      	str	r1, [sp, #0]
 8006d26:	2110      	movs	r1, #16
 8006d28:	200a      	movs	r0, #10
 8006d2a:	f7fe fa3a 	bl	80051a2 <xQueueGenericCreateStatic>
 8006d2e:	0002      	movs	r2, r0
 8006d30:	4b08      	ldr	r3, [pc, #32]	; (8006d54 <prvCheckForValidListAndQueue+0x64>)
 8006d32:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006d34:	4b07      	ldr	r3, [pc, #28]	; (8006d54 <prvCheckForValidListAndQueue+0x64>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d006      	beq.n	8006d4a <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006d3c:	4b05      	ldr	r3, [pc, #20]	; (8006d54 <prvCheckForValidListAndQueue+0x64>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a0b      	ldr	r2, [pc, #44]	; (8006d70 <prvCheckForValidListAndQueue+0x80>)
 8006d42:	0011      	movs	r1, r2
 8006d44:	0018      	movs	r0, r3
 8006d46:	f7fe fea3 	bl	8005a90 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d4a:	f000 f8c3 	bl	8006ed4 <vPortExitCritical>
}
 8006d4e:	46c0      	nop			; (mov r8, r8)
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}
 8006d54:	20000c98 	.word	0x20000c98
 8006d58:	20000c68 	.word	0x20000c68
 8006d5c:	20000c7c 	.word	0x20000c7c
 8006d60:	20000c90 	.word	0x20000c90
 8006d64:	20000c94 	.word	0x20000c94
 8006d68:	20000d44 	.word	0x20000d44
 8006d6c:	20000ca4 	.word	0x20000ca4
 8006d70:	08007fd4 	.word	0x08007fd4

08006d74 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	3b04      	subs	r3, #4
 8006d84:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2280      	movs	r2, #128	; 0x80
 8006d8a:	0452      	lsls	r2, r2, #17
 8006d8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	3b04      	subs	r3, #4
 8006d92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8006d94:	68ba      	ldr	r2, [r7, #8]
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	3b04      	subs	r3, #4
 8006d9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006da0:	4a08      	ldr	r2, [pc, #32]	; (8006dc4 <pxPortInitialiseStack+0x50>)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	3b14      	subs	r3, #20
 8006daa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	3b20      	subs	r3, #32
 8006db6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006db8:	68fb      	ldr	r3, [r7, #12]
}
 8006dba:	0018      	movs	r0, r3
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	b004      	add	sp, #16
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	46c0      	nop			; (mov r8, r8)
 8006dc4:	08006dc9 	.word	0x08006dc9

08006dc8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b082      	sub	sp, #8
 8006dcc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006dd2:	4b08      	ldr	r3, [pc, #32]	; (8006df4 <prvTaskExitError+0x2c>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	d001      	beq.n	8006dde <prvTaskExitError+0x16>
 8006dda:	b672      	cpsid	i
 8006ddc:	e7fe      	b.n	8006ddc <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8006dde:	b672      	cpsid	i
	while( ulDummy == 0 )
 8006de0:	46c0      	nop			; (mov r8, r8)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d0fc      	beq.n	8006de2 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006de8:	46c0      	nop			; (mov r8, r8)
 8006dea:	46c0      	nop			; (mov r8, r8)
 8006dec:	46bd      	mov	sp, r7
 8006dee:	b002      	add	sp, #8
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	46c0      	nop			; (mov r8, r8)
 8006df4:	2000000c 	.word	0x2000000c

08006df8 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8006dfc:	46c0      	nop			; (mov r8, r8)
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
	...

08006e10 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8006e10:	4a0b      	ldr	r2, [pc, #44]	; (8006e40 <pxCurrentTCBConst2>)
 8006e12:	6813      	ldr	r3, [r2, #0]
 8006e14:	6818      	ldr	r0, [r3, #0]
 8006e16:	3020      	adds	r0, #32
 8006e18:	f380 8809 	msr	PSP, r0
 8006e1c:	2002      	movs	r0, #2
 8006e1e:	f380 8814 	msr	CONTROL, r0
 8006e22:	f3bf 8f6f 	isb	sy
 8006e26:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8006e28:	46ae      	mov	lr, r5
 8006e2a:	bc08      	pop	{r3}
 8006e2c:	bc04      	pop	{r2}
 8006e2e:	b662      	cpsie	i
 8006e30:	4718      	bx	r3
 8006e32:	46c0      	nop			; (mov r8, r8)
 8006e34:	46c0      	nop			; (mov r8, r8)
 8006e36:	46c0      	nop			; (mov r8, r8)
 8006e38:	46c0      	nop			; (mov r8, r8)
 8006e3a:	46c0      	nop			; (mov r8, r8)
 8006e3c:	46c0      	nop			; (mov r8, r8)
 8006e3e:	46c0      	nop			; (mov r8, r8)

08006e40 <pxCurrentTCBConst2>:
 8006e40:	20000768 	.word	0x20000768
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8006e44:	46c0      	nop			; (mov r8, r8)
 8006e46:	46c0      	nop			; (mov r8, r8)

08006e48 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8006e4c:	4b0e      	ldr	r3, [pc, #56]	; (8006e88 <xPortStartScheduler+0x40>)
 8006e4e:	681a      	ldr	r2, [r3, #0]
 8006e50:	4b0d      	ldr	r3, [pc, #52]	; (8006e88 <xPortStartScheduler+0x40>)
 8006e52:	21ff      	movs	r1, #255	; 0xff
 8006e54:	0409      	lsls	r1, r1, #16
 8006e56:	430a      	orrs	r2, r1
 8006e58:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8006e5a:	4b0b      	ldr	r3, [pc, #44]	; (8006e88 <xPortStartScheduler+0x40>)
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	4b0a      	ldr	r3, [pc, #40]	; (8006e88 <xPortStartScheduler+0x40>)
 8006e60:	21ff      	movs	r1, #255	; 0xff
 8006e62:	0609      	lsls	r1, r1, #24
 8006e64:	430a      	orrs	r2, r1
 8006e66:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8006e68:	f000 f898 	bl	8006f9c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006e6c:	4b07      	ldr	r3, [pc, #28]	; (8006e8c <xPortStartScheduler+0x44>)
 8006e6e:	2200      	movs	r2, #0
 8006e70:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8006e72:	f7ff ffcd 	bl	8006e10 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006e76:	f7ff f9b3 	bl	80061e0 <vTaskSwitchContext>
	prvTaskExitError();
 8006e7a:	f7ff ffa5 	bl	8006dc8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006e7e:	2300      	movs	r3, #0
}
 8006e80:	0018      	movs	r0, r3
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	46c0      	nop			; (mov r8, r8)
 8006e88:	e000ed20 	.word	0xe000ed20
 8006e8c:	2000000c 	.word	0x2000000c

08006e90 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8006e94:	4b05      	ldr	r3, [pc, #20]	; (8006eac <vPortYield+0x1c>)
 8006e96:	2280      	movs	r2, #128	; 0x80
 8006e98:	0552      	lsls	r2, r2, #21
 8006e9a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8006e9c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006ea0:	f3bf 8f6f 	isb	sy
}
 8006ea4:	46c0      	nop			; (mov r8, r8)
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
 8006eaa:	46c0      	nop			; (mov r8, r8)
 8006eac:	e000ed04 	.word	0xe000ed04

08006eb0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8006eb4:	b672      	cpsid	i
    uxCriticalNesting++;
 8006eb6:	4b06      	ldr	r3, [pc, #24]	; (8006ed0 <vPortEnterCritical+0x20>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	1c5a      	adds	r2, r3, #1
 8006ebc:	4b04      	ldr	r3, [pc, #16]	; (8006ed0 <vPortEnterCritical+0x20>)
 8006ebe:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8006ec0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006ec4:	f3bf 8f6f 	isb	sy
}
 8006ec8:	46c0      	nop			; (mov r8, r8)
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	46c0      	nop			; (mov r8, r8)
 8006ed0:	2000000c 	.word	0x2000000c

08006ed4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006ed8:	4b09      	ldr	r3, [pc, #36]	; (8006f00 <vPortExitCritical+0x2c>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d101      	bne.n	8006ee4 <vPortExitCritical+0x10>
 8006ee0:	b672      	cpsid	i
 8006ee2:	e7fe      	b.n	8006ee2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8006ee4:	4b06      	ldr	r3, [pc, #24]	; (8006f00 <vPortExitCritical+0x2c>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	1e5a      	subs	r2, r3, #1
 8006eea:	4b05      	ldr	r3, [pc, #20]	; (8006f00 <vPortExitCritical+0x2c>)
 8006eec:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8006eee:	4b04      	ldr	r3, [pc, #16]	; (8006f00 <vPortExitCritical+0x2c>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d100      	bne.n	8006ef8 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8006ef6:	b662      	cpsie	i
    }
}
 8006ef8:	46c0      	nop			; (mov r8, r8)
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	46c0      	nop			; (mov r8, r8)
 8006f00:	2000000c 	.word	0x2000000c

08006f04 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8006f04:	f3ef 8010 	mrs	r0, PRIMASK
 8006f08:	b672      	cpsid	i
 8006f0a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8006f0c:	46c0      	nop			; (mov r8, r8)
 8006f0e:	0018      	movs	r0, r3

08006f10 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8006f10:	f380 8810 	msr	PRIMASK, r0
 8006f14:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8006f16:	46c0      	nop			; (mov r8, r8)
	...

08006f20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006f20:	f3ef 8009 	mrs	r0, PSP
 8006f24:	4b0e      	ldr	r3, [pc, #56]	; (8006f60 <pxCurrentTCBConst>)
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	3820      	subs	r0, #32
 8006f2a:	6010      	str	r0, [r2, #0]
 8006f2c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8006f2e:	4644      	mov	r4, r8
 8006f30:	464d      	mov	r5, r9
 8006f32:	4656      	mov	r6, sl
 8006f34:	465f      	mov	r7, fp
 8006f36:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8006f38:	b508      	push	{r3, lr}
 8006f3a:	b672      	cpsid	i
 8006f3c:	f7ff f950 	bl	80061e0 <vTaskSwitchContext>
 8006f40:	b662      	cpsie	i
 8006f42:	bc0c      	pop	{r2, r3}
 8006f44:	6811      	ldr	r1, [r2, #0]
 8006f46:	6808      	ldr	r0, [r1, #0]
 8006f48:	3010      	adds	r0, #16
 8006f4a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8006f4c:	46a0      	mov	r8, r4
 8006f4e:	46a9      	mov	r9, r5
 8006f50:	46b2      	mov	sl, r6
 8006f52:	46bb      	mov	fp, r7
 8006f54:	f380 8809 	msr	PSP, r0
 8006f58:	3820      	subs	r0, #32
 8006f5a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8006f5c:	4718      	bx	r3
 8006f5e:	46c0      	nop			; (mov r8, r8)

08006f60 <pxCurrentTCBConst>:
 8006f60:	20000768 	.word	0x20000768
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8006f64:	46c0      	nop			; (mov r8, r8)
 8006f66:	46c0      	nop			; (mov r8, r8)

08006f68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b082      	sub	sp, #8
 8006f6c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f6e:	f7ff ffc9 	bl	8006f04 <ulSetInterruptMaskFromISR>
 8006f72:	0003      	movs	r3, r0
 8006f74:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006f76:	f7ff f87f 	bl	8006078 <xTaskIncrementTick>
 8006f7a:	1e03      	subs	r3, r0, #0
 8006f7c:	d003      	beq.n	8006f86 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8006f7e:	4b06      	ldr	r3, [pc, #24]	; (8006f98 <xPortSysTickHandler+0x30>)
 8006f80:	2280      	movs	r2, #128	; 0x80
 8006f82:	0552      	lsls	r2, r2, #21
 8006f84:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	0018      	movs	r0, r3
 8006f8a:	f7ff ffc1 	bl	8006f10 <vClearInterruptMaskFromISR>
}
 8006f8e:	46c0      	nop			; (mov r8, r8)
 8006f90:	46bd      	mov	sp, r7
 8006f92:	b002      	add	sp, #8
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	46c0      	nop			; (mov r8, r8)
 8006f98:	e000ed04 	.word	0xe000ed04

08006f9c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8006fa0:	4b0b      	ldr	r3, [pc, #44]	; (8006fd0 <prvSetupTimerInterrupt+0x34>)
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8006fa6:	4b0b      	ldr	r3, [pc, #44]	; (8006fd4 <prvSetupTimerInterrupt+0x38>)
 8006fa8:	2200      	movs	r2, #0
 8006faa:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006fac:	4b0a      	ldr	r3, [pc, #40]	; (8006fd8 <prvSetupTimerInterrupt+0x3c>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	22fa      	movs	r2, #250	; 0xfa
 8006fb2:	0091      	lsls	r1, r2, #2
 8006fb4:	0018      	movs	r0, r3
 8006fb6:	f7f9 f8b1 	bl	800011c <__udivsi3>
 8006fba:	0003      	movs	r3, r0
 8006fbc:	001a      	movs	r2, r3
 8006fbe:	4b07      	ldr	r3, [pc, #28]	; (8006fdc <prvSetupTimerInterrupt+0x40>)
 8006fc0:	3a01      	subs	r2, #1
 8006fc2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8006fc4:	4b02      	ldr	r3, [pc, #8]	; (8006fd0 <prvSetupTimerInterrupt+0x34>)
 8006fc6:	2207      	movs	r2, #7
 8006fc8:	601a      	str	r2, [r3, #0]
}
 8006fca:	46c0      	nop			; (mov r8, r8)
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}
 8006fd0:	e000e010 	.word	0xe000e010
 8006fd4:	e000e018 	.word	0xe000e018
 8006fd8:	20000000 	.word	0x20000000
 8006fdc:	e000e014 	.word	0xe000e014

08006fe0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b086      	sub	sp, #24
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8006fec:	f7fe ff9e 	bl	8005f2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006ff0:	4b49      	ldr	r3, [pc, #292]	; (8007118 <pvPortMalloc+0x138>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d101      	bne.n	8006ffc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006ff8:	f000 f8e0 	bl	80071bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006ffc:	4b47      	ldr	r3, [pc, #284]	; (800711c <pvPortMalloc+0x13c>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	687a      	ldr	r2, [r7, #4]
 8007002:	4013      	ands	r3, r2
 8007004:	d000      	beq.n	8007008 <pvPortMalloc+0x28>
 8007006:	e079      	b.n	80070fc <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d012      	beq.n	8007034 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800700e:	2208      	movs	r2, #8
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	189b      	adds	r3, r3, r2
 8007014:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2207      	movs	r2, #7
 800701a:	4013      	ands	r3, r2
 800701c:	d00a      	beq.n	8007034 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2207      	movs	r2, #7
 8007022:	4393      	bics	r3, r2
 8007024:	3308      	adds	r3, #8
 8007026:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2207      	movs	r2, #7
 800702c:	4013      	ands	r3, r2
 800702e:	d001      	beq.n	8007034 <pvPortMalloc+0x54>
 8007030:	b672      	cpsid	i
 8007032:	e7fe      	b.n	8007032 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d060      	beq.n	80070fc <pvPortMalloc+0x11c>
 800703a:	4b39      	ldr	r3, [pc, #228]	; (8007120 <pvPortMalloc+0x140>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	687a      	ldr	r2, [r7, #4]
 8007040:	429a      	cmp	r2, r3
 8007042:	d85b      	bhi.n	80070fc <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007044:	4b37      	ldr	r3, [pc, #220]	; (8007124 <pvPortMalloc+0x144>)
 8007046:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8007048:	4b36      	ldr	r3, [pc, #216]	; (8007124 <pvPortMalloc+0x144>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800704e:	e004      	b.n	800705a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	429a      	cmp	r2, r3
 8007062:	d903      	bls.n	800706c <pvPortMalloc+0x8c>
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d1f1      	bne.n	8007050 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800706c:	4b2a      	ldr	r3, [pc, #168]	; (8007118 <pvPortMalloc+0x138>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	697a      	ldr	r2, [r7, #20]
 8007072:	429a      	cmp	r2, r3
 8007074:	d042      	beq.n	80070fc <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	2208      	movs	r2, #8
 800707c:	189b      	adds	r3, r3, r2
 800707e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	685a      	ldr	r2, [r3, #4]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	1ad2      	subs	r2, r2, r3
 8007090:	2308      	movs	r3, #8
 8007092:	005b      	lsls	r3, r3, #1
 8007094:	429a      	cmp	r2, r3
 8007096:	d916      	bls.n	80070c6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007098:	697a      	ldr	r2, [r7, #20]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	18d3      	adds	r3, r2, r3
 800709e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	2207      	movs	r2, #7
 80070a4:	4013      	ands	r3, r2
 80070a6:	d001      	beq.n	80070ac <pvPortMalloc+0xcc>
 80070a8:	b672      	cpsid	i
 80070aa:	e7fe      	b.n	80070aa <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	685a      	ldr	r2, [r3, #4]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	1ad2      	subs	r2, r2, r3
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	687a      	ldr	r2, [r7, #4]
 80070bc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	0018      	movs	r0, r3
 80070c2:	f000 f8db 	bl	800727c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80070c6:	4b16      	ldr	r3, [pc, #88]	; (8007120 <pvPortMalloc+0x140>)
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	1ad2      	subs	r2, r2, r3
 80070d0:	4b13      	ldr	r3, [pc, #76]	; (8007120 <pvPortMalloc+0x140>)
 80070d2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80070d4:	4b12      	ldr	r3, [pc, #72]	; (8007120 <pvPortMalloc+0x140>)
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	4b13      	ldr	r3, [pc, #76]	; (8007128 <pvPortMalloc+0x148>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	429a      	cmp	r2, r3
 80070de:	d203      	bcs.n	80070e8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80070e0:	4b0f      	ldr	r3, [pc, #60]	; (8007120 <pvPortMalloc+0x140>)
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	4b10      	ldr	r3, [pc, #64]	; (8007128 <pvPortMalloc+0x148>)
 80070e6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	685a      	ldr	r2, [r3, #4]
 80070ec:	4b0b      	ldr	r3, [pc, #44]	; (800711c <pvPortMalloc+0x13c>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	431a      	orrs	r2, r3
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	2200      	movs	r2, #0
 80070fa:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80070fc:	f7fe ff22 	bl	8005f44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2207      	movs	r2, #7
 8007104:	4013      	ands	r3, r2
 8007106:	d001      	beq.n	800710c <pvPortMalloc+0x12c>
 8007108:	b672      	cpsid	i
 800710a:	e7fe      	b.n	800710a <pvPortMalloc+0x12a>
	return pvReturn;
 800710c:	68fb      	ldr	r3, [r7, #12]
}
 800710e:	0018      	movs	r0, r3
 8007110:	46bd      	mov	sp, r7
 8007112:	b006      	add	sp, #24
 8007114:	bd80      	pop	{r7, pc}
 8007116:	46c0      	nop			; (mov r8, r8)
 8007118:	2000199c 	.word	0x2000199c
 800711c:	200019a8 	.word	0x200019a8
 8007120:	200019a0 	.word	0x200019a0
 8007124:	20001994 	.word	0x20001994
 8007128:	200019a4 	.word	0x200019a4

0800712c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b084      	sub	sp, #16
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d035      	beq.n	80071aa <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800713e:	2308      	movs	r3, #8
 8007140:	425b      	negs	r3, r3
 8007142:	68fa      	ldr	r2, [r7, #12]
 8007144:	18d3      	adds	r3, r2, r3
 8007146:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	685a      	ldr	r2, [r3, #4]
 8007150:	4b18      	ldr	r3, [pc, #96]	; (80071b4 <vPortFree+0x88>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4013      	ands	r3, r2
 8007156:	d101      	bne.n	800715c <vPortFree+0x30>
 8007158:	b672      	cpsid	i
 800715a:	e7fe      	b.n	800715a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d001      	beq.n	8007168 <vPortFree+0x3c>
 8007164:	b672      	cpsid	i
 8007166:	e7fe      	b.n	8007166 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	685a      	ldr	r2, [r3, #4]
 800716c:	4b11      	ldr	r3, [pc, #68]	; (80071b4 <vPortFree+0x88>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4013      	ands	r3, r2
 8007172:	d01a      	beq.n	80071aa <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d116      	bne.n	80071aa <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	685a      	ldr	r2, [r3, #4]
 8007180:	4b0c      	ldr	r3, [pc, #48]	; (80071b4 <vPortFree+0x88>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	43db      	mvns	r3, r3
 8007186:	401a      	ands	r2, r3
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800718c:	f7fe fece 	bl	8005f2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	685a      	ldr	r2, [r3, #4]
 8007194:	4b08      	ldr	r3, [pc, #32]	; (80071b8 <vPortFree+0x8c>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	18d2      	adds	r2, r2, r3
 800719a:	4b07      	ldr	r3, [pc, #28]	; (80071b8 <vPortFree+0x8c>)
 800719c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	0018      	movs	r0, r3
 80071a2:	f000 f86b 	bl	800727c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80071a6:	f7fe fecd 	bl	8005f44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80071aa:	46c0      	nop			; (mov r8, r8)
 80071ac:	46bd      	mov	sp, r7
 80071ae:	b004      	add	sp, #16
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	46c0      	nop			; (mov r8, r8)
 80071b4:	200019a8 	.word	0x200019a8
 80071b8:	200019a0 	.word	0x200019a0

080071bc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80071c2:	23c0      	movs	r3, #192	; 0xc0
 80071c4:	011b      	lsls	r3, r3, #4
 80071c6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80071c8:	4b26      	ldr	r3, [pc, #152]	; (8007264 <prvHeapInit+0xa8>)
 80071ca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2207      	movs	r2, #7
 80071d0:	4013      	ands	r3, r2
 80071d2:	d00c      	beq.n	80071ee <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	3307      	adds	r3, #7
 80071d8:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2207      	movs	r2, #7
 80071de:	4393      	bics	r3, r2
 80071e0:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80071e2:	68ba      	ldr	r2, [r7, #8]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	1ad2      	subs	r2, r2, r3
 80071e8:	4b1e      	ldr	r3, [pc, #120]	; (8007264 <prvHeapInit+0xa8>)
 80071ea:	18d3      	adds	r3, r2, r3
 80071ec:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80071f2:	4b1d      	ldr	r3, [pc, #116]	; (8007268 <prvHeapInit+0xac>)
 80071f4:	687a      	ldr	r2, [r7, #4]
 80071f6:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80071f8:	4b1b      	ldr	r3, [pc, #108]	; (8007268 <prvHeapInit+0xac>)
 80071fa:	2200      	movs	r2, #0
 80071fc:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	68ba      	ldr	r2, [r7, #8]
 8007202:	18d3      	adds	r3, r2, r3
 8007204:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007206:	2208      	movs	r2, #8
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	1a9b      	subs	r3, r3, r2
 800720c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2207      	movs	r2, #7
 8007212:	4393      	bics	r3, r2
 8007214:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	4b14      	ldr	r3, [pc, #80]	; (800726c <prvHeapInit+0xb0>)
 800721a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800721c:	4b13      	ldr	r3, [pc, #76]	; (800726c <prvHeapInit+0xb0>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2200      	movs	r2, #0
 8007222:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007224:	4b11      	ldr	r3, [pc, #68]	; (800726c <prvHeapInit+0xb0>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2200      	movs	r2, #0
 800722a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	68fa      	ldr	r2, [r7, #12]
 8007234:	1ad2      	subs	r2, r2, r3
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800723a:	4b0c      	ldr	r3, [pc, #48]	; (800726c <prvHeapInit+0xb0>)
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	685a      	ldr	r2, [r3, #4]
 8007246:	4b0a      	ldr	r3, [pc, #40]	; (8007270 <prvHeapInit+0xb4>)
 8007248:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	685a      	ldr	r2, [r3, #4]
 800724e:	4b09      	ldr	r3, [pc, #36]	; (8007274 <prvHeapInit+0xb8>)
 8007250:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007252:	4b09      	ldr	r3, [pc, #36]	; (8007278 <prvHeapInit+0xbc>)
 8007254:	2280      	movs	r2, #128	; 0x80
 8007256:	0612      	lsls	r2, r2, #24
 8007258:	601a      	str	r2, [r3, #0]
}
 800725a:	46c0      	nop			; (mov r8, r8)
 800725c:	46bd      	mov	sp, r7
 800725e:	b004      	add	sp, #16
 8007260:	bd80      	pop	{r7, pc}
 8007262:	46c0      	nop			; (mov r8, r8)
 8007264:	20000d94 	.word	0x20000d94
 8007268:	20001994 	.word	0x20001994
 800726c:	2000199c 	.word	0x2000199c
 8007270:	200019a4 	.word	0x200019a4
 8007274:	200019a0 	.word	0x200019a0
 8007278:	200019a8 	.word	0x200019a8

0800727c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007284:	4b27      	ldr	r3, [pc, #156]	; (8007324 <prvInsertBlockIntoFreeList+0xa8>)
 8007286:	60fb      	str	r3, [r7, #12]
 8007288:	e002      	b.n	8007290 <prvInsertBlockIntoFreeList+0x14>
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	60fb      	str	r3, [r7, #12]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	429a      	cmp	r2, r3
 8007298:	d8f7      	bhi.n	800728a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	68ba      	ldr	r2, [r7, #8]
 80072a4:	18d3      	adds	r3, r2, r3
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d108      	bne.n	80072be <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	685a      	ldr	r2, [r3, #4]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	18d2      	adds	r2, r2, r3
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	68ba      	ldr	r2, [r7, #8]
 80072c8:	18d2      	adds	r2, r2, r3
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	429a      	cmp	r2, r3
 80072d0:	d118      	bne.n	8007304 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681a      	ldr	r2, [r3, #0]
 80072d6:	4b14      	ldr	r3, [pc, #80]	; (8007328 <prvInsertBlockIntoFreeList+0xac>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	429a      	cmp	r2, r3
 80072dc:	d00d      	beq.n	80072fa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	685a      	ldr	r2, [r3, #4]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	18d2      	adds	r2, r2, r3
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	601a      	str	r2, [r3, #0]
 80072f8:	e008      	b.n	800730c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80072fa:	4b0b      	ldr	r3, [pc, #44]	; (8007328 <prvInsertBlockIntoFreeList+0xac>)
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	601a      	str	r2, [r3, #0]
 8007302:	e003      	b.n	800730c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800730c:	68fa      	ldr	r2, [r7, #12]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	429a      	cmp	r2, r3
 8007312:	d002      	beq.n	800731a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800731a:	46c0      	nop			; (mov r8, r8)
 800731c:	46bd      	mov	sp, r7
 800731e:	b004      	add	sp, #16
 8007320:	bd80      	pop	{r7, pc}
 8007322:	46c0      	nop			; (mov r8, r8)
 8007324:	20001994 	.word	0x20001994
 8007328:	2000199c 	.word	0x2000199c

0800732c <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800732c:	b580      	push	{r7, lr}
 800732e:	b086      	sub	sp, #24
 8007330:	af04      	add	r7, sp, #16
 8007332:	0002      	movs	r2, r0
 8007334:	1dfb      	adds	r3, r7, #7
 8007336:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8007338:	4808      	ldr	r0, [pc, #32]	; (800735c <ssd1306_WriteCommand+0x30>)
 800733a:	2301      	movs	r3, #1
 800733c:	425b      	negs	r3, r3
 800733e:	9302      	str	r3, [sp, #8]
 8007340:	2301      	movs	r3, #1
 8007342:	9301      	str	r3, [sp, #4]
 8007344:	1dfb      	adds	r3, r7, #7
 8007346:	9300      	str	r3, [sp, #0]
 8007348:	2301      	movs	r3, #1
 800734a:	2200      	movs	r2, #0
 800734c:	2178      	movs	r1, #120	; 0x78
 800734e:	f7fb fb19 	bl	8002984 <HAL_I2C_Mem_Write>
}
 8007352:	46c0      	nop			; (mov r8, r8)
 8007354:	46bd      	mov	sp, r7
 8007356:	b002      	add	sp, #8
 8007358:	bd80      	pop	{r7, pc}
 800735a:	46c0      	nop			; (mov r8, r8)
 800735c:	2000220c 	.word	0x2000220c

08007360 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8007360:	b580      	push	{r7, lr}
 8007362:	b086      	sub	sp, #24
 8007364:	af04      	add	r7, sp, #16
 8007366:	6078      	str	r0, [r7, #4]
 8007368:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	b29b      	uxth	r3, r3
 800736e:	4808      	ldr	r0, [pc, #32]	; (8007390 <ssd1306_WriteData+0x30>)
 8007370:	2201      	movs	r2, #1
 8007372:	4252      	negs	r2, r2
 8007374:	9202      	str	r2, [sp, #8]
 8007376:	9301      	str	r3, [sp, #4]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	9300      	str	r3, [sp, #0]
 800737c:	2301      	movs	r3, #1
 800737e:	2240      	movs	r2, #64	; 0x40
 8007380:	2178      	movs	r1, #120	; 0x78
 8007382:	f7fb faff 	bl	8002984 <HAL_I2C_Mem_Write>
}
 8007386:	46c0      	nop			; (mov r8, r8)
 8007388:	46bd      	mov	sp, r7
 800738a:	b002      	add	sp, #8
 800738c:	bd80      	pop	{r7, pc}
 800738e:	46c0      	nop			; (mov r8, r8)
 8007390:	2000220c 	.word	0x2000220c

08007394 <ssd1306_Fill>:
    
    SSD1306.Initialized = 1;
}

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8007394:	b580      	push	{r7, lr}
 8007396:	b084      	sub	sp, #16
 8007398:	af00      	add	r7, sp, #0
 800739a:	0002      	movs	r2, r0
 800739c:	1dfb      	adds	r3, r7, #7
 800739e:	701a      	strb	r2, [r3, #0]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80073a0:	2300      	movs	r3, #0
 80073a2:	60fb      	str	r3, [r7, #12]
 80073a4:	e00e      	b.n	80073c4 <ssd1306_Fill+0x30>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80073a6:	1dfb      	adds	r3, r7, #7
 80073a8:	781b      	ldrb	r3, [r3, #0]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d101      	bne.n	80073b2 <ssd1306_Fill+0x1e>
 80073ae:	2100      	movs	r1, #0
 80073b0:	e000      	b.n	80073b4 <ssd1306_Fill+0x20>
 80073b2:	21ff      	movs	r1, #255	; 0xff
 80073b4:	4a08      	ldr	r2, [pc, #32]	; (80073d8 <ssd1306_Fill+0x44>)
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	18d3      	adds	r3, r2, r3
 80073ba:	1c0a      	adds	r2, r1, #0
 80073bc:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	3301      	adds	r3, #1
 80073c2:	60fb      	str	r3, [r7, #12]
 80073c4:	68fa      	ldr	r2, [r7, #12]
 80073c6:	2382      	movs	r3, #130	; 0x82
 80073c8:	011b      	lsls	r3, r3, #4
 80073ca:	429a      	cmp	r2, r3
 80073cc:	d3eb      	bcc.n	80073a6 <ssd1306_Fill+0x12>
    }
}
 80073ce:	46c0      	nop			; (mov r8, r8)
 80073d0:	46c0      	nop			; (mov r8, r8)
 80073d2:	46bd      	mov	sp, r7
 80073d4:	b004      	add	sp, #16
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	200019ac 	.word	0x200019ac

080073dc <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 80073dc:	b580      	push	{r7, lr}
 80073de:	b082      	sub	sp, #8
 80073e0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80073e2:	1dfb      	adds	r3, r7, #7
 80073e4:	2200      	movs	r2, #0
 80073e6:	701a      	strb	r2, [r3, #0]
 80073e8:	e01a      	b.n	8007420 <ssd1306_UpdateScreen+0x44>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80073ea:	1dfb      	adds	r3, r7, #7
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	3b50      	subs	r3, #80	; 0x50
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	0018      	movs	r0, r3
 80073f4:	f7ff ff9a 	bl	800732c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 80073f8:	2000      	movs	r0, #0
 80073fa:	f7ff ff97 	bl	800732c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 80073fe:	2010      	movs	r0, #16
 8007400:	f7ff ff94 	bl	800732c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8007404:	1dfb      	adds	r3, r7, #7
 8007406:	781b      	ldrb	r3, [r3, #0]
 8007408:	01da      	lsls	r2, r3, #7
 800740a:	4b0a      	ldr	r3, [pc, #40]	; (8007434 <ssd1306_UpdateScreen+0x58>)
 800740c:	18d3      	adds	r3, r2, r3
 800740e:	2180      	movs	r1, #128	; 0x80
 8007410:	0018      	movs	r0, r3
 8007412:	f7ff ffa5 	bl	8007360 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8007416:	1dfb      	adds	r3, r7, #7
 8007418:	781a      	ldrb	r2, [r3, #0]
 800741a:	1dfb      	adds	r3, r7, #7
 800741c:	3201      	adds	r2, #1
 800741e:	701a      	strb	r2, [r3, #0]
 8007420:	1dfb      	adds	r3, r7, #7
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	2b0f      	cmp	r3, #15
 8007426:	d9e0      	bls.n	80073ea <ssd1306_UpdateScreen+0xe>
    }
}
 8007428:	46c0      	nop			; (mov r8, r8)
 800742a:	46c0      	nop			; (mov r8, r8)
 800742c:	46bd      	mov	sp, r7
 800742e:	b002      	add	sp, #8
 8007430:	bd80      	pop	{r7, pc}
 8007432:	46c0      	nop			; (mov r8, r8)
 8007434:	200019ac 	.word	0x200019ac

08007438 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8007438:	b590      	push	{r4, r7, lr}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
 800743e:	0004      	movs	r4, r0
 8007440:	0008      	movs	r0, r1
 8007442:	0011      	movs	r1, r2
 8007444:	1dfb      	adds	r3, r7, #7
 8007446:	1c22      	adds	r2, r4, #0
 8007448:	701a      	strb	r2, [r3, #0]
 800744a:	1dbb      	adds	r3, r7, #6
 800744c:	1c02      	adds	r2, r0, #0
 800744e:	701a      	strb	r2, [r3, #0]
 8007450:	1d7b      	adds	r3, r7, #5
 8007452:	1c0a      	adds	r2, r1, #0
 8007454:	701a      	strb	r2, [r3, #0]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8007456:	1dfb      	adds	r3, r7, #7
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	b25b      	sxtb	r3, r3
 800745c:	2b00      	cmp	r3, #0
 800745e:	db47      	blt.n	80074f0 <ssd1306_DrawPixel+0xb8>
 8007460:	1dbb      	adds	r3, r7, #6
 8007462:	781b      	ldrb	r3, [r3, #0]
 8007464:	2b81      	cmp	r3, #129	; 0x81
 8007466:	d843      	bhi.n	80074f0 <ssd1306_DrawPixel+0xb8>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8007468:	1d7b      	adds	r3, r7, #5
 800746a:	781b      	ldrb	r3, [r3, #0]
 800746c:	2b01      	cmp	r3, #1
 800746e:	d11e      	bne.n	80074ae <ssd1306_DrawPixel+0x76>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8007470:	1dfb      	adds	r3, r7, #7
 8007472:	781a      	ldrb	r2, [r3, #0]
 8007474:	1dbb      	adds	r3, r7, #6
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	08db      	lsrs	r3, r3, #3
 800747a:	b2d8      	uxtb	r0, r3
 800747c:	0003      	movs	r3, r0
 800747e:	01db      	lsls	r3, r3, #7
 8007480:	18d3      	adds	r3, r2, r3
 8007482:	4a1d      	ldr	r2, [pc, #116]	; (80074f8 <ssd1306_DrawPixel+0xc0>)
 8007484:	5cd3      	ldrb	r3, [r2, r3]
 8007486:	b25a      	sxtb	r2, r3
 8007488:	1dbb      	adds	r3, r7, #6
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	2107      	movs	r1, #7
 800748e:	400b      	ands	r3, r1
 8007490:	2101      	movs	r1, #1
 8007492:	4099      	lsls	r1, r3
 8007494:	000b      	movs	r3, r1
 8007496:	b25b      	sxtb	r3, r3
 8007498:	4313      	orrs	r3, r2
 800749a:	b259      	sxtb	r1, r3
 800749c:	1dfb      	adds	r3, r7, #7
 800749e:	781a      	ldrb	r2, [r3, #0]
 80074a0:	0003      	movs	r3, r0
 80074a2:	01db      	lsls	r3, r3, #7
 80074a4:	18d3      	adds	r3, r2, r3
 80074a6:	b2c9      	uxtb	r1, r1
 80074a8:	4a13      	ldr	r2, [pc, #76]	; (80074f8 <ssd1306_DrawPixel+0xc0>)
 80074aa:	54d1      	strb	r1, [r2, r3]
 80074ac:	e021      	b.n	80074f2 <ssd1306_DrawPixel+0xba>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80074ae:	1dfb      	adds	r3, r7, #7
 80074b0:	781a      	ldrb	r2, [r3, #0]
 80074b2:	1dbb      	adds	r3, r7, #6
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	08db      	lsrs	r3, r3, #3
 80074b8:	b2d8      	uxtb	r0, r3
 80074ba:	0003      	movs	r3, r0
 80074bc:	01db      	lsls	r3, r3, #7
 80074be:	18d3      	adds	r3, r2, r3
 80074c0:	4a0d      	ldr	r2, [pc, #52]	; (80074f8 <ssd1306_DrawPixel+0xc0>)
 80074c2:	5cd3      	ldrb	r3, [r2, r3]
 80074c4:	b25b      	sxtb	r3, r3
 80074c6:	1dba      	adds	r2, r7, #6
 80074c8:	7812      	ldrb	r2, [r2, #0]
 80074ca:	2107      	movs	r1, #7
 80074cc:	400a      	ands	r2, r1
 80074ce:	2101      	movs	r1, #1
 80074d0:	4091      	lsls	r1, r2
 80074d2:	000a      	movs	r2, r1
 80074d4:	b252      	sxtb	r2, r2
 80074d6:	43d2      	mvns	r2, r2
 80074d8:	b252      	sxtb	r2, r2
 80074da:	4013      	ands	r3, r2
 80074dc:	b259      	sxtb	r1, r3
 80074de:	1dfb      	adds	r3, r7, #7
 80074e0:	781a      	ldrb	r2, [r3, #0]
 80074e2:	0003      	movs	r3, r0
 80074e4:	01db      	lsls	r3, r3, #7
 80074e6:	18d3      	adds	r3, r2, r3
 80074e8:	b2c9      	uxtb	r1, r1
 80074ea:	4a03      	ldr	r2, [pc, #12]	; (80074f8 <ssd1306_DrawPixel+0xc0>)
 80074ec:	54d1      	strb	r1, [r2, r3]
 80074ee:	e000      	b.n	80074f2 <ssd1306_DrawPixel+0xba>
        return;
 80074f0:	46c0      	nop			; (mov r8, r8)
    }
}
 80074f2:	46bd      	mov	sp, r7
 80074f4:	b003      	add	sp, #12
 80074f6:	bd90      	pop	{r4, r7, pc}
 80074f8:	200019ac 	.word	0x200019ac

080074fc <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 80074fc:	b590      	push	{r4, r7, lr}
 80074fe:	b089      	sub	sp, #36	; 0x24
 8007500:	af00      	add	r7, sp, #0
 8007502:	0004      	movs	r4, r0
 8007504:	1d38      	adds	r0, r7, #4
 8007506:	6001      	str	r1, [r0, #0]
 8007508:	6042      	str	r2, [r0, #4]
 800750a:	0019      	movs	r1, r3
 800750c:	200f      	movs	r0, #15
 800750e:	183b      	adds	r3, r7, r0
 8007510:	1c22      	adds	r2, r4, #0
 8007512:	701a      	strb	r2, [r3, #0]
 8007514:	230e      	movs	r3, #14
 8007516:	18fb      	adds	r3, r7, r3
 8007518:	1c0a      	adds	r2, r1, #0
 800751a:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800751c:	183b      	adds	r3, r7, r0
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	2b1f      	cmp	r3, #31
 8007522:	d903      	bls.n	800752c <ssd1306_WriteChar+0x30>
 8007524:	183b      	adds	r3, r7, r0
 8007526:	781b      	ldrb	r3, [r3, #0]
 8007528:	2b7e      	cmp	r3, #126	; 0x7e
 800752a:	d901      	bls.n	8007530 <ssd1306_WriteChar+0x34>
        return 0;
 800752c:	2300      	movs	r3, #0
 800752e:	e078      	b.n	8007622 <ssd1306_WriteChar+0x126>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8007530:	4b3e      	ldr	r3, [pc, #248]	; (800762c <ssd1306_WriteChar+0x130>)
 8007532:	881b      	ldrh	r3, [r3, #0]
 8007534:	001a      	movs	r2, r3
 8007536:	1d3b      	adds	r3, r7, #4
 8007538:	781b      	ldrb	r3, [r3, #0]
 800753a:	18d3      	adds	r3, r2, r3
 800753c:	2b80      	cmp	r3, #128	; 0x80
 800753e:	dc07      	bgt.n	8007550 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8007540:	4b3a      	ldr	r3, [pc, #232]	; (800762c <ssd1306_WriteChar+0x130>)
 8007542:	885b      	ldrh	r3, [r3, #2]
 8007544:	001a      	movs	r2, r3
 8007546:	1d3b      	adds	r3, r7, #4
 8007548:	785b      	ldrb	r3, [r3, #1]
 800754a:	18d3      	adds	r3, r2, r3
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800754c:	2b82      	cmp	r3, #130	; 0x82
 800754e:	dd01      	ble.n	8007554 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8007550:	2300      	movs	r3, #0
 8007552:	e066      	b.n	8007622 <ssd1306_WriteChar+0x126>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8007554:	2300      	movs	r3, #0
 8007556:	61fb      	str	r3, [r7, #28]
 8007558:	e051      	b.n	80075fe <ssd1306_WriteChar+0x102>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 800755a:	1d3b      	adds	r3, r7, #4
 800755c:	685a      	ldr	r2, [r3, #4]
 800755e:	230f      	movs	r3, #15
 8007560:	18fb      	adds	r3, r7, r3
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	3b20      	subs	r3, #32
 8007566:	1d39      	adds	r1, r7, #4
 8007568:	7849      	ldrb	r1, [r1, #1]
 800756a:	434b      	muls	r3, r1
 800756c:	0019      	movs	r1, r3
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	18cb      	adds	r3, r1, r3
 8007572:	005b      	lsls	r3, r3, #1
 8007574:	18d3      	adds	r3, r2, r3
 8007576:	881b      	ldrh	r3, [r3, #0]
 8007578:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 800757a:	2300      	movs	r3, #0
 800757c:	61bb      	str	r3, [r7, #24]
 800757e:	e035      	b.n	80075ec <ssd1306_WriteChar+0xf0>
            if((b << j) & 0x8000)  {
 8007580:	697a      	ldr	r2, [r7, #20]
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	409a      	lsls	r2, r3
 8007586:	2380      	movs	r3, #128	; 0x80
 8007588:	021b      	lsls	r3, r3, #8
 800758a:	4013      	ands	r3, r2
 800758c:	d014      	beq.n	80075b8 <ssd1306_WriteChar+0xbc>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800758e:	4b27      	ldr	r3, [pc, #156]	; (800762c <ssd1306_WriteChar+0x130>)
 8007590:	881b      	ldrh	r3, [r3, #0]
 8007592:	b2da      	uxtb	r2, r3
 8007594:	69bb      	ldr	r3, [r7, #24]
 8007596:	b2db      	uxtb	r3, r3
 8007598:	18d3      	adds	r3, r2, r3
 800759a:	b2d8      	uxtb	r0, r3
 800759c:	4b23      	ldr	r3, [pc, #140]	; (800762c <ssd1306_WriteChar+0x130>)
 800759e:	885b      	ldrh	r3, [r3, #2]
 80075a0:	b2da      	uxtb	r2, r3
 80075a2:	69fb      	ldr	r3, [r7, #28]
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	18d3      	adds	r3, r2, r3
 80075a8:	b2d9      	uxtb	r1, r3
 80075aa:	230e      	movs	r3, #14
 80075ac:	18fb      	adds	r3, r7, r3
 80075ae:	781b      	ldrb	r3, [r3, #0]
 80075b0:	001a      	movs	r2, r3
 80075b2:	f7ff ff41 	bl	8007438 <ssd1306_DrawPixel>
 80075b6:	e016      	b.n	80075e6 <ssd1306_WriteChar+0xea>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80075b8:	4b1c      	ldr	r3, [pc, #112]	; (800762c <ssd1306_WriteChar+0x130>)
 80075ba:	881b      	ldrh	r3, [r3, #0]
 80075bc:	b2da      	uxtb	r2, r3
 80075be:	69bb      	ldr	r3, [r7, #24]
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	18d3      	adds	r3, r2, r3
 80075c4:	b2d8      	uxtb	r0, r3
 80075c6:	4b19      	ldr	r3, [pc, #100]	; (800762c <ssd1306_WriteChar+0x130>)
 80075c8:	885b      	ldrh	r3, [r3, #2]
 80075ca:	b2da      	uxtb	r2, r3
 80075cc:	69fb      	ldr	r3, [r7, #28]
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	18d3      	adds	r3, r2, r3
 80075d2:	b2d9      	uxtb	r1, r3
 80075d4:	230e      	movs	r3, #14
 80075d6:	18fb      	adds	r3, r7, r3
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	425a      	negs	r2, r3
 80075dc:	4153      	adcs	r3, r2
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	001a      	movs	r2, r3
 80075e2:	f7ff ff29 	bl	8007438 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	3301      	adds	r3, #1
 80075ea:	61bb      	str	r3, [r7, #24]
 80075ec:	1d3b      	adds	r3, r7, #4
 80075ee:	781b      	ldrb	r3, [r3, #0]
 80075f0:	001a      	movs	r2, r3
 80075f2:	69bb      	ldr	r3, [r7, #24]
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d3c3      	bcc.n	8007580 <ssd1306_WriteChar+0x84>
    for(i = 0; i < Font.FontHeight; i++) {
 80075f8:	69fb      	ldr	r3, [r7, #28]
 80075fa:	3301      	adds	r3, #1
 80075fc:	61fb      	str	r3, [r7, #28]
 80075fe:	1d3b      	adds	r3, r7, #4
 8007600:	785b      	ldrb	r3, [r3, #1]
 8007602:	001a      	movs	r2, r3
 8007604:	69fb      	ldr	r3, [r7, #28]
 8007606:	4293      	cmp	r3, r2
 8007608:	d3a7      	bcc.n	800755a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800760a:	4b08      	ldr	r3, [pc, #32]	; (800762c <ssd1306_WriteChar+0x130>)
 800760c:	881a      	ldrh	r2, [r3, #0]
 800760e:	1d3b      	adds	r3, r7, #4
 8007610:	781b      	ldrb	r3, [r3, #0]
 8007612:	b29b      	uxth	r3, r3
 8007614:	18d3      	adds	r3, r2, r3
 8007616:	b29a      	uxth	r2, r3
 8007618:	4b04      	ldr	r3, [pc, #16]	; (800762c <ssd1306_WriteChar+0x130>)
 800761a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800761c:	230f      	movs	r3, #15
 800761e:	18fb      	adds	r3, r7, r3
 8007620:	781b      	ldrb	r3, [r3, #0]
}
 8007622:	0018      	movs	r0, r3
 8007624:	46bd      	mov	sp, r7
 8007626:	b009      	add	sp, #36	; 0x24
 8007628:	bd90      	pop	{r4, r7, pc}
 800762a:	46c0      	nop			; (mov r8, r8)
 800762c:	200021cc 	.word	0x200021cc

08007630 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8007630:	b580      	push	{r7, lr}
 8007632:	b084      	sub	sp, #16
 8007634:	af00      	add	r7, sp, #0
 8007636:	60f8      	str	r0, [r7, #12]
 8007638:	1d38      	adds	r0, r7, #4
 800763a:	6001      	str	r1, [r0, #0]
 800763c:	6042      	str	r2, [r0, #4]
 800763e:	001a      	movs	r2, r3
 8007640:	1cfb      	adds	r3, r7, #3
 8007642:	701a      	strb	r2, [r3, #0]
    // Write until null-byte
    while (*str) {
 8007644:	e014      	b.n	8007670 <ssd1306_WriteString+0x40>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	7818      	ldrb	r0, [r3, #0]
 800764a:	1cfb      	adds	r3, r7, #3
 800764c:	781b      	ldrb	r3, [r3, #0]
 800764e:	1d3a      	adds	r2, r7, #4
 8007650:	6811      	ldr	r1, [r2, #0]
 8007652:	6852      	ldr	r2, [r2, #4]
 8007654:	f7ff ff52 	bl	80074fc <ssd1306_WriteChar>
 8007658:	0003      	movs	r3, r0
 800765a:	001a      	movs	r2, r3
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	781b      	ldrb	r3, [r3, #0]
 8007660:	429a      	cmp	r2, r3
 8007662:	d002      	beq.n	800766a <ssd1306_WriteString+0x3a>
            // Char could not be written
            return *str;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	781b      	ldrb	r3, [r3, #0]
 8007668:	e008      	b.n	800767c <ssd1306_WriteString+0x4c>
        }
        
        // Next char
        str++;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	3301      	adds	r3, #1
 800766e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d1e6      	bne.n	8007646 <ssd1306_WriteString+0x16>
    }
    
    // Everything ok
    return *str;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	781b      	ldrb	r3, [r3, #0]
}
 800767c:	0018      	movs	r0, r3
 800767e:	46bd      	mov	sp, r7
 8007680:	b004      	add	sp, #16
 8007682:	bd80      	pop	{r7, pc}

08007684 <__errno>:
 8007684:	4b01      	ldr	r3, [pc, #4]	; (800768c <__errno+0x8>)
 8007686:	6818      	ldr	r0, [r3, #0]
 8007688:	4770      	bx	lr
 800768a:	46c0      	nop			; (mov r8, r8)
 800768c:	20000018 	.word	0x20000018

08007690 <__libc_init_array>:
 8007690:	b570      	push	{r4, r5, r6, lr}
 8007692:	2600      	movs	r6, #0
 8007694:	4d0c      	ldr	r5, [pc, #48]	; (80076c8 <__libc_init_array+0x38>)
 8007696:	4c0d      	ldr	r4, [pc, #52]	; (80076cc <__libc_init_array+0x3c>)
 8007698:	1b64      	subs	r4, r4, r5
 800769a:	10a4      	asrs	r4, r4, #2
 800769c:	42a6      	cmp	r6, r4
 800769e:	d109      	bne.n	80076b4 <__libc_init_array+0x24>
 80076a0:	2600      	movs	r6, #0
 80076a2:	f000 fc5b 	bl	8007f5c <_init>
 80076a6:	4d0a      	ldr	r5, [pc, #40]	; (80076d0 <__libc_init_array+0x40>)
 80076a8:	4c0a      	ldr	r4, [pc, #40]	; (80076d4 <__libc_init_array+0x44>)
 80076aa:	1b64      	subs	r4, r4, r5
 80076ac:	10a4      	asrs	r4, r4, #2
 80076ae:	42a6      	cmp	r6, r4
 80076b0:	d105      	bne.n	80076be <__libc_init_array+0x2e>
 80076b2:	bd70      	pop	{r4, r5, r6, pc}
 80076b4:	00b3      	lsls	r3, r6, #2
 80076b6:	58eb      	ldr	r3, [r5, r3]
 80076b8:	4798      	blx	r3
 80076ba:	3601      	adds	r6, #1
 80076bc:	e7ee      	b.n	800769c <__libc_init_array+0xc>
 80076be:	00b3      	lsls	r3, r6, #2
 80076c0:	58eb      	ldr	r3, [r5, r3]
 80076c2:	4798      	blx	r3
 80076c4:	3601      	adds	r6, #1
 80076c6:	e7f2      	b.n	80076ae <__libc_init_array+0x1e>
 80076c8:	0800871c 	.word	0x0800871c
 80076cc:	0800871c 	.word	0x0800871c
 80076d0:	0800871c 	.word	0x0800871c
 80076d4:	08008720 	.word	0x08008720

080076d8 <memcpy>:
 80076d8:	2300      	movs	r3, #0
 80076da:	b510      	push	{r4, lr}
 80076dc:	429a      	cmp	r2, r3
 80076de:	d100      	bne.n	80076e2 <memcpy+0xa>
 80076e0:	bd10      	pop	{r4, pc}
 80076e2:	5ccc      	ldrb	r4, [r1, r3]
 80076e4:	54c4      	strb	r4, [r0, r3]
 80076e6:	3301      	adds	r3, #1
 80076e8:	e7f8      	b.n	80076dc <memcpy+0x4>

080076ea <memmove>:
 80076ea:	b510      	push	{r4, lr}
 80076ec:	4288      	cmp	r0, r1
 80076ee:	d902      	bls.n	80076f6 <memmove+0xc>
 80076f0:	188b      	adds	r3, r1, r2
 80076f2:	4298      	cmp	r0, r3
 80076f4:	d303      	bcc.n	80076fe <memmove+0x14>
 80076f6:	2300      	movs	r3, #0
 80076f8:	e007      	b.n	800770a <memmove+0x20>
 80076fa:	5c8b      	ldrb	r3, [r1, r2]
 80076fc:	5483      	strb	r3, [r0, r2]
 80076fe:	3a01      	subs	r2, #1
 8007700:	d2fb      	bcs.n	80076fa <memmove+0x10>
 8007702:	bd10      	pop	{r4, pc}
 8007704:	5ccc      	ldrb	r4, [r1, r3]
 8007706:	54c4      	strb	r4, [r0, r3]
 8007708:	3301      	adds	r3, #1
 800770a:	429a      	cmp	r2, r3
 800770c:	d1fa      	bne.n	8007704 <memmove+0x1a>
 800770e:	e7f8      	b.n	8007702 <memmove+0x18>

08007710 <memset>:
 8007710:	0003      	movs	r3, r0
 8007712:	1882      	adds	r2, r0, r2
 8007714:	4293      	cmp	r3, r2
 8007716:	d100      	bne.n	800771a <memset+0xa>
 8007718:	4770      	bx	lr
 800771a:	7019      	strb	r1, [r3, #0]
 800771c:	3301      	adds	r3, #1
 800771e:	e7f9      	b.n	8007714 <memset+0x4>

08007720 <sniprintf>:
 8007720:	b40c      	push	{r2, r3}
 8007722:	b530      	push	{r4, r5, lr}
 8007724:	4b17      	ldr	r3, [pc, #92]	; (8007784 <sniprintf+0x64>)
 8007726:	000c      	movs	r4, r1
 8007728:	681d      	ldr	r5, [r3, #0]
 800772a:	b09d      	sub	sp, #116	; 0x74
 800772c:	2900      	cmp	r1, #0
 800772e:	da08      	bge.n	8007742 <sniprintf+0x22>
 8007730:	238b      	movs	r3, #139	; 0x8b
 8007732:	2001      	movs	r0, #1
 8007734:	602b      	str	r3, [r5, #0]
 8007736:	4240      	negs	r0, r0
 8007738:	b01d      	add	sp, #116	; 0x74
 800773a:	bc30      	pop	{r4, r5}
 800773c:	bc08      	pop	{r3}
 800773e:	b002      	add	sp, #8
 8007740:	4718      	bx	r3
 8007742:	2382      	movs	r3, #130	; 0x82
 8007744:	466a      	mov	r2, sp
 8007746:	009b      	lsls	r3, r3, #2
 8007748:	8293      	strh	r3, [r2, #20]
 800774a:	2300      	movs	r3, #0
 800774c:	9002      	str	r0, [sp, #8]
 800774e:	9006      	str	r0, [sp, #24]
 8007750:	4299      	cmp	r1, r3
 8007752:	d000      	beq.n	8007756 <sniprintf+0x36>
 8007754:	1e4b      	subs	r3, r1, #1
 8007756:	9304      	str	r3, [sp, #16]
 8007758:	9307      	str	r3, [sp, #28]
 800775a:	2301      	movs	r3, #1
 800775c:	466a      	mov	r2, sp
 800775e:	425b      	negs	r3, r3
 8007760:	82d3      	strh	r3, [r2, #22]
 8007762:	0028      	movs	r0, r5
 8007764:	ab21      	add	r3, sp, #132	; 0x84
 8007766:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007768:	a902      	add	r1, sp, #8
 800776a:	9301      	str	r3, [sp, #4]
 800776c:	f000 f86e 	bl	800784c <_svfiprintf_r>
 8007770:	1c43      	adds	r3, r0, #1
 8007772:	da01      	bge.n	8007778 <sniprintf+0x58>
 8007774:	238b      	movs	r3, #139	; 0x8b
 8007776:	602b      	str	r3, [r5, #0]
 8007778:	2c00      	cmp	r4, #0
 800777a:	d0dd      	beq.n	8007738 <sniprintf+0x18>
 800777c:	2300      	movs	r3, #0
 800777e:	9a02      	ldr	r2, [sp, #8]
 8007780:	7013      	strb	r3, [r2, #0]
 8007782:	e7d9      	b.n	8007738 <sniprintf+0x18>
 8007784:	20000018 	.word	0x20000018

08007788 <__ssputs_r>:
 8007788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800778a:	688e      	ldr	r6, [r1, #8]
 800778c:	b085      	sub	sp, #20
 800778e:	0007      	movs	r7, r0
 8007790:	000c      	movs	r4, r1
 8007792:	9203      	str	r2, [sp, #12]
 8007794:	9301      	str	r3, [sp, #4]
 8007796:	429e      	cmp	r6, r3
 8007798:	d83c      	bhi.n	8007814 <__ssputs_r+0x8c>
 800779a:	2390      	movs	r3, #144	; 0x90
 800779c:	898a      	ldrh	r2, [r1, #12]
 800779e:	00db      	lsls	r3, r3, #3
 80077a0:	421a      	tst	r2, r3
 80077a2:	d034      	beq.n	800780e <__ssputs_r+0x86>
 80077a4:	2503      	movs	r5, #3
 80077a6:	6909      	ldr	r1, [r1, #16]
 80077a8:	6823      	ldr	r3, [r4, #0]
 80077aa:	1a5b      	subs	r3, r3, r1
 80077ac:	9302      	str	r3, [sp, #8]
 80077ae:	6963      	ldr	r3, [r4, #20]
 80077b0:	9802      	ldr	r0, [sp, #8]
 80077b2:	435d      	muls	r5, r3
 80077b4:	0feb      	lsrs	r3, r5, #31
 80077b6:	195d      	adds	r5, r3, r5
 80077b8:	9b01      	ldr	r3, [sp, #4]
 80077ba:	106d      	asrs	r5, r5, #1
 80077bc:	3301      	adds	r3, #1
 80077be:	181b      	adds	r3, r3, r0
 80077c0:	42ab      	cmp	r3, r5
 80077c2:	d900      	bls.n	80077c6 <__ssputs_r+0x3e>
 80077c4:	001d      	movs	r5, r3
 80077c6:	0553      	lsls	r3, r2, #21
 80077c8:	d532      	bpl.n	8007830 <__ssputs_r+0xa8>
 80077ca:	0029      	movs	r1, r5
 80077cc:	0038      	movs	r0, r7
 80077ce:	f000 fb15 	bl	8007dfc <_malloc_r>
 80077d2:	1e06      	subs	r6, r0, #0
 80077d4:	d109      	bne.n	80077ea <__ssputs_r+0x62>
 80077d6:	230c      	movs	r3, #12
 80077d8:	603b      	str	r3, [r7, #0]
 80077da:	2340      	movs	r3, #64	; 0x40
 80077dc:	2001      	movs	r0, #1
 80077de:	89a2      	ldrh	r2, [r4, #12]
 80077e0:	4240      	negs	r0, r0
 80077e2:	4313      	orrs	r3, r2
 80077e4:	81a3      	strh	r3, [r4, #12]
 80077e6:	b005      	add	sp, #20
 80077e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077ea:	9a02      	ldr	r2, [sp, #8]
 80077ec:	6921      	ldr	r1, [r4, #16]
 80077ee:	f7ff ff73 	bl	80076d8 <memcpy>
 80077f2:	89a3      	ldrh	r3, [r4, #12]
 80077f4:	4a14      	ldr	r2, [pc, #80]	; (8007848 <__ssputs_r+0xc0>)
 80077f6:	401a      	ands	r2, r3
 80077f8:	2380      	movs	r3, #128	; 0x80
 80077fa:	4313      	orrs	r3, r2
 80077fc:	81a3      	strh	r3, [r4, #12]
 80077fe:	9b02      	ldr	r3, [sp, #8]
 8007800:	6126      	str	r6, [r4, #16]
 8007802:	18f6      	adds	r6, r6, r3
 8007804:	6026      	str	r6, [r4, #0]
 8007806:	6165      	str	r5, [r4, #20]
 8007808:	9e01      	ldr	r6, [sp, #4]
 800780a:	1aed      	subs	r5, r5, r3
 800780c:	60a5      	str	r5, [r4, #8]
 800780e:	9b01      	ldr	r3, [sp, #4]
 8007810:	429e      	cmp	r6, r3
 8007812:	d900      	bls.n	8007816 <__ssputs_r+0x8e>
 8007814:	9e01      	ldr	r6, [sp, #4]
 8007816:	0032      	movs	r2, r6
 8007818:	9903      	ldr	r1, [sp, #12]
 800781a:	6820      	ldr	r0, [r4, #0]
 800781c:	f7ff ff65 	bl	80076ea <memmove>
 8007820:	68a3      	ldr	r3, [r4, #8]
 8007822:	2000      	movs	r0, #0
 8007824:	1b9b      	subs	r3, r3, r6
 8007826:	60a3      	str	r3, [r4, #8]
 8007828:	6823      	ldr	r3, [r4, #0]
 800782a:	199e      	adds	r6, r3, r6
 800782c:	6026      	str	r6, [r4, #0]
 800782e:	e7da      	b.n	80077e6 <__ssputs_r+0x5e>
 8007830:	002a      	movs	r2, r5
 8007832:	0038      	movs	r0, r7
 8007834:	f000 fb40 	bl	8007eb8 <_realloc_r>
 8007838:	1e06      	subs	r6, r0, #0
 800783a:	d1e0      	bne.n	80077fe <__ssputs_r+0x76>
 800783c:	0038      	movs	r0, r7
 800783e:	6921      	ldr	r1, [r4, #16]
 8007840:	f000 fa92 	bl	8007d68 <_free_r>
 8007844:	e7c7      	b.n	80077d6 <__ssputs_r+0x4e>
 8007846:	46c0      	nop			; (mov r8, r8)
 8007848:	fffffb7f 	.word	0xfffffb7f

0800784c <_svfiprintf_r>:
 800784c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800784e:	b0a1      	sub	sp, #132	; 0x84
 8007850:	9003      	str	r0, [sp, #12]
 8007852:	001d      	movs	r5, r3
 8007854:	898b      	ldrh	r3, [r1, #12]
 8007856:	000f      	movs	r7, r1
 8007858:	0016      	movs	r6, r2
 800785a:	061b      	lsls	r3, r3, #24
 800785c:	d511      	bpl.n	8007882 <_svfiprintf_r+0x36>
 800785e:	690b      	ldr	r3, [r1, #16]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d10e      	bne.n	8007882 <_svfiprintf_r+0x36>
 8007864:	2140      	movs	r1, #64	; 0x40
 8007866:	f000 fac9 	bl	8007dfc <_malloc_r>
 800786a:	6038      	str	r0, [r7, #0]
 800786c:	6138      	str	r0, [r7, #16]
 800786e:	2800      	cmp	r0, #0
 8007870:	d105      	bne.n	800787e <_svfiprintf_r+0x32>
 8007872:	230c      	movs	r3, #12
 8007874:	9a03      	ldr	r2, [sp, #12]
 8007876:	3801      	subs	r0, #1
 8007878:	6013      	str	r3, [r2, #0]
 800787a:	b021      	add	sp, #132	; 0x84
 800787c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800787e:	2340      	movs	r3, #64	; 0x40
 8007880:	617b      	str	r3, [r7, #20]
 8007882:	2300      	movs	r3, #0
 8007884:	ac08      	add	r4, sp, #32
 8007886:	6163      	str	r3, [r4, #20]
 8007888:	3320      	adds	r3, #32
 800788a:	7663      	strb	r3, [r4, #25]
 800788c:	3310      	adds	r3, #16
 800788e:	76a3      	strb	r3, [r4, #26]
 8007890:	9507      	str	r5, [sp, #28]
 8007892:	0035      	movs	r5, r6
 8007894:	782b      	ldrb	r3, [r5, #0]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d001      	beq.n	800789e <_svfiprintf_r+0x52>
 800789a:	2b25      	cmp	r3, #37	; 0x25
 800789c:	d147      	bne.n	800792e <_svfiprintf_r+0xe2>
 800789e:	1bab      	subs	r3, r5, r6
 80078a0:	9305      	str	r3, [sp, #20]
 80078a2:	42b5      	cmp	r5, r6
 80078a4:	d00c      	beq.n	80078c0 <_svfiprintf_r+0x74>
 80078a6:	0032      	movs	r2, r6
 80078a8:	0039      	movs	r1, r7
 80078aa:	9803      	ldr	r0, [sp, #12]
 80078ac:	f7ff ff6c 	bl	8007788 <__ssputs_r>
 80078b0:	1c43      	adds	r3, r0, #1
 80078b2:	d100      	bne.n	80078b6 <_svfiprintf_r+0x6a>
 80078b4:	e0ae      	b.n	8007a14 <_svfiprintf_r+0x1c8>
 80078b6:	6962      	ldr	r2, [r4, #20]
 80078b8:	9b05      	ldr	r3, [sp, #20]
 80078ba:	4694      	mov	ip, r2
 80078bc:	4463      	add	r3, ip
 80078be:	6163      	str	r3, [r4, #20]
 80078c0:	782b      	ldrb	r3, [r5, #0]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d100      	bne.n	80078c8 <_svfiprintf_r+0x7c>
 80078c6:	e0a5      	b.n	8007a14 <_svfiprintf_r+0x1c8>
 80078c8:	2201      	movs	r2, #1
 80078ca:	2300      	movs	r3, #0
 80078cc:	4252      	negs	r2, r2
 80078ce:	6062      	str	r2, [r4, #4]
 80078d0:	a904      	add	r1, sp, #16
 80078d2:	3254      	adds	r2, #84	; 0x54
 80078d4:	1852      	adds	r2, r2, r1
 80078d6:	1c6e      	adds	r6, r5, #1
 80078d8:	6023      	str	r3, [r4, #0]
 80078da:	60e3      	str	r3, [r4, #12]
 80078dc:	60a3      	str	r3, [r4, #8]
 80078de:	7013      	strb	r3, [r2, #0]
 80078e0:	65a3      	str	r3, [r4, #88]	; 0x58
 80078e2:	2205      	movs	r2, #5
 80078e4:	7831      	ldrb	r1, [r6, #0]
 80078e6:	4854      	ldr	r0, [pc, #336]	; (8007a38 <_svfiprintf_r+0x1ec>)
 80078e8:	f000 fa32 	bl	8007d50 <memchr>
 80078ec:	1c75      	adds	r5, r6, #1
 80078ee:	2800      	cmp	r0, #0
 80078f0:	d11f      	bne.n	8007932 <_svfiprintf_r+0xe6>
 80078f2:	6822      	ldr	r2, [r4, #0]
 80078f4:	06d3      	lsls	r3, r2, #27
 80078f6:	d504      	bpl.n	8007902 <_svfiprintf_r+0xb6>
 80078f8:	2353      	movs	r3, #83	; 0x53
 80078fa:	a904      	add	r1, sp, #16
 80078fc:	185b      	adds	r3, r3, r1
 80078fe:	2120      	movs	r1, #32
 8007900:	7019      	strb	r1, [r3, #0]
 8007902:	0713      	lsls	r3, r2, #28
 8007904:	d504      	bpl.n	8007910 <_svfiprintf_r+0xc4>
 8007906:	2353      	movs	r3, #83	; 0x53
 8007908:	a904      	add	r1, sp, #16
 800790a:	185b      	adds	r3, r3, r1
 800790c:	212b      	movs	r1, #43	; 0x2b
 800790e:	7019      	strb	r1, [r3, #0]
 8007910:	7833      	ldrb	r3, [r6, #0]
 8007912:	2b2a      	cmp	r3, #42	; 0x2a
 8007914:	d016      	beq.n	8007944 <_svfiprintf_r+0xf8>
 8007916:	0035      	movs	r5, r6
 8007918:	2100      	movs	r1, #0
 800791a:	200a      	movs	r0, #10
 800791c:	68e3      	ldr	r3, [r4, #12]
 800791e:	782a      	ldrb	r2, [r5, #0]
 8007920:	1c6e      	adds	r6, r5, #1
 8007922:	3a30      	subs	r2, #48	; 0x30
 8007924:	2a09      	cmp	r2, #9
 8007926:	d94e      	bls.n	80079c6 <_svfiprintf_r+0x17a>
 8007928:	2900      	cmp	r1, #0
 800792a:	d111      	bne.n	8007950 <_svfiprintf_r+0x104>
 800792c:	e017      	b.n	800795e <_svfiprintf_r+0x112>
 800792e:	3501      	adds	r5, #1
 8007930:	e7b0      	b.n	8007894 <_svfiprintf_r+0x48>
 8007932:	4b41      	ldr	r3, [pc, #260]	; (8007a38 <_svfiprintf_r+0x1ec>)
 8007934:	6822      	ldr	r2, [r4, #0]
 8007936:	1ac0      	subs	r0, r0, r3
 8007938:	2301      	movs	r3, #1
 800793a:	4083      	lsls	r3, r0
 800793c:	4313      	orrs	r3, r2
 800793e:	002e      	movs	r6, r5
 8007940:	6023      	str	r3, [r4, #0]
 8007942:	e7ce      	b.n	80078e2 <_svfiprintf_r+0x96>
 8007944:	9b07      	ldr	r3, [sp, #28]
 8007946:	1d19      	adds	r1, r3, #4
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	9107      	str	r1, [sp, #28]
 800794c:	2b00      	cmp	r3, #0
 800794e:	db01      	blt.n	8007954 <_svfiprintf_r+0x108>
 8007950:	930b      	str	r3, [sp, #44]	; 0x2c
 8007952:	e004      	b.n	800795e <_svfiprintf_r+0x112>
 8007954:	425b      	negs	r3, r3
 8007956:	60e3      	str	r3, [r4, #12]
 8007958:	2302      	movs	r3, #2
 800795a:	4313      	orrs	r3, r2
 800795c:	6023      	str	r3, [r4, #0]
 800795e:	782b      	ldrb	r3, [r5, #0]
 8007960:	2b2e      	cmp	r3, #46	; 0x2e
 8007962:	d10a      	bne.n	800797a <_svfiprintf_r+0x12e>
 8007964:	786b      	ldrb	r3, [r5, #1]
 8007966:	2b2a      	cmp	r3, #42	; 0x2a
 8007968:	d135      	bne.n	80079d6 <_svfiprintf_r+0x18a>
 800796a:	9b07      	ldr	r3, [sp, #28]
 800796c:	3502      	adds	r5, #2
 800796e:	1d1a      	adds	r2, r3, #4
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	9207      	str	r2, [sp, #28]
 8007974:	2b00      	cmp	r3, #0
 8007976:	db2b      	blt.n	80079d0 <_svfiprintf_r+0x184>
 8007978:	9309      	str	r3, [sp, #36]	; 0x24
 800797a:	4e30      	ldr	r6, [pc, #192]	; (8007a3c <_svfiprintf_r+0x1f0>)
 800797c:	2203      	movs	r2, #3
 800797e:	0030      	movs	r0, r6
 8007980:	7829      	ldrb	r1, [r5, #0]
 8007982:	f000 f9e5 	bl	8007d50 <memchr>
 8007986:	2800      	cmp	r0, #0
 8007988:	d006      	beq.n	8007998 <_svfiprintf_r+0x14c>
 800798a:	2340      	movs	r3, #64	; 0x40
 800798c:	1b80      	subs	r0, r0, r6
 800798e:	4083      	lsls	r3, r0
 8007990:	6822      	ldr	r2, [r4, #0]
 8007992:	3501      	adds	r5, #1
 8007994:	4313      	orrs	r3, r2
 8007996:	6023      	str	r3, [r4, #0]
 8007998:	7829      	ldrb	r1, [r5, #0]
 800799a:	2206      	movs	r2, #6
 800799c:	4828      	ldr	r0, [pc, #160]	; (8007a40 <_svfiprintf_r+0x1f4>)
 800799e:	1c6e      	adds	r6, r5, #1
 80079a0:	7621      	strb	r1, [r4, #24]
 80079a2:	f000 f9d5 	bl	8007d50 <memchr>
 80079a6:	2800      	cmp	r0, #0
 80079a8:	d03c      	beq.n	8007a24 <_svfiprintf_r+0x1d8>
 80079aa:	4b26      	ldr	r3, [pc, #152]	; (8007a44 <_svfiprintf_r+0x1f8>)
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d125      	bne.n	80079fc <_svfiprintf_r+0x1b0>
 80079b0:	2207      	movs	r2, #7
 80079b2:	9b07      	ldr	r3, [sp, #28]
 80079b4:	3307      	adds	r3, #7
 80079b6:	4393      	bics	r3, r2
 80079b8:	3308      	adds	r3, #8
 80079ba:	9307      	str	r3, [sp, #28]
 80079bc:	6963      	ldr	r3, [r4, #20]
 80079be:	9a04      	ldr	r2, [sp, #16]
 80079c0:	189b      	adds	r3, r3, r2
 80079c2:	6163      	str	r3, [r4, #20]
 80079c4:	e765      	b.n	8007892 <_svfiprintf_r+0x46>
 80079c6:	4343      	muls	r3, r0
 80079c8:	0035      	movs	r5, r6
 80079ca:	2101      	movs	r1, #1
 80079cc:	189b      	adds	r3, r3, r2
 80079ce:	e7a6      	b.n	800791e <_svfiprintf_r+0xd2>
 80079d0:	2301      	movs	r3, #1
 80079d2:	425b      	negs	r3, r3
 80079d4:	e7d0      	b.n	8007978 <_svfiprintf_r+0x12c>
 80079d6:	2300      	movs	r3, #0
 80079d8:	200a      	movs	r0, #10
 80079da:	001a      	movs	r2, r3
 80079dc:	3501      	adds	r5, #1
 80079de:	6063      	str	r3, [r4, #4]
 80079e0:	7829      	ldrb	r1, [r5, #0]
 80079e2:	1c6e      	adds	r6, r5, #1
 80079e4:	3930      	subs	r1, #48	; 0x30
 80079e6:	2909      	cmp	r1, #9
 80079e8:	d903      	bls.n	80079f2 <_svfiprintf_r+0x1a6>
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d0c5      	beq.n	800797a <_svfiprintf_r+0x12e>
 80079ee:	9209      	str	r2, [sp, #36]	; 0x24
 80079f0:	e7c3      	b.n	800797a <_svfiprintf_r+0x12e>
 80079f2:	4342      	muls	r2, r0
 80079f4:	0035      	movs	r5, r6
 80079f6:	2301      	movs	r3, #1
 80079f8:	1852      	adds	r2, r2, r1
 80079fa:	e7f1      	b.n	80079e0 <_svfiprintf_r+0x194>
 80079fc:	ab07      	add	r3, sp, #28
 80079fe:	9300      	str	r3, [sp, #0]
 8007a00:	003a      	movs	r2, r7
 8007a02:	0021      	movs	r1, r4
 8007a04:	4b10      	ldr	r3, [pc, #64]	; (8007a48 <_svfiprintf_r+0x1fc>)
 8007a06:	9803      	ldr	r0, [sp, #12]
 8007a08:	e000      	b.n	8007a0c <_svfiprintf_r+0x1c0>
 8007a0a:	bf00      	nop
 8007a0c:	9004      	str	r0, [sp, #16]
 8007a0e:	9b04      	ldr	r3, [sp, #16]
 8007a10:	3301      	adds	r3, #1
 8007a12:	d1d3      	bne.n	80079bc <_svfiprintf_r+0x170>
 8007a14:	89bb      	ldrh	r3, [r7, #12]
 8007a16:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007a18:	065b      	lsls	r3, r3, #25
 8007a1a:	d400      	bmi.n	8007a1e <_svfiprintf_r+0x1d2>
 8007a1c:	e72d      	b.n	800787a <_svfiprintf_r+0x2e>
 8007a1e:	2001      	movs	r0, #1
 8007a20:	4240      	negs	r0, r0
 8007a22:	e72a      	b.n	800787a <_svfiprintf_r+0x2e>
 8007a24:	ab07      	add	r3, sp, #28
 8007a26:	9300      	str	r3, [sp, #0]
 8007a28:	003a      	movs	r2, r7
 8007a2a:	0021      	movs	r1, r4
 8007a2c:	4b06      	ldr	r3, [pc, #24]	; (8007a48 <_svfiprintf_r+0x1fc>)
 8007a2e:	9803      	ldr	r0, [sp, #12]
 8007a30:	f000 f87c 	bl	8007b2c <_printf_i>
 8007a34:	e7ea      	b.n	8007a0c <_svfiprintf_r+0x1c0>
 8007a36:	46c0      	nop			; (mov r8, r8)
 8007a38:	080086e8 	.word	0x080086e8
 8007a3c:	080086ee 	.word	0x080086ee
 8007a40:	080086f2 	.word	0x080086f2
 8007a44:	00000000 	.word	0x00000000
 8007a48:	08007789 	.word	0x08007789

08007a4c <_printf_common>:
 8007a4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a4e:	0015      	movs	r5, r2
 8007a50:	9301      	str	r3, [sp, #4]
 8007a52:	688a      	ldr	r2, [r1, #8]
 8007a54:	690b      	ldr	r3, [r1, #16]
 8007a56:	000c      	movs	r4, r1
 8007a58:	9000      	str	r0, [sp, #0]
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	da00      	bge.n	8007a60 <_printf_common+0x14>
 8007a5e:	0013      	movs	r3, r2
 8007a60:	0022      	movs	r2, r4
 8007a62:	602b      	str	r3, [r5, #0]
 8007a64:	3243      	adds	r2, #67	; 0x43
 8007a66:	7812      	ldrb	r2, [r2, #0]
 8007a68:	2a00      	cmp	r2, #0
 8007a6a:	d001      	beq.n	8007a70 <_printf_common+0x24>
 8007a6c:	3301      	adds	r3, #1
 8007a6e:	602b      	str	r3, [r5, #0]
 8007a70:	6823      	ldr	r3, [r4, #0]
 8007a72:	069b      	lsls	r3, r3, #26
 8007a74:	d502      	bpl.n	8007a7c <_printf_common+0x30>
 8007a76:	682b      	ldr	r3, [r5, #0]
 8007a78:	3302      	adds	r3, #2
 8007a7a:	602b      	str	r3, [r5, #0]
 8007a7c:	6822      	ldr	r2, [r4, #0]
 8007a7e:	2306      	movs	r3, #6
 8007a80:	0017      	movs	r7, r2
 8007a82:	401f      	ands	r7, r3
 8007a84:	421a      	tst	r2, r3
 8007a86:	d027      	beq.n	8007ad8 <_printf_common+0x8c>
 8007a88:	0023      	movs	r3, r4
 8007a8a:	3343      	adds	r3, #67	; 0x43
 8007a8c:	781b      	ldrb	r3, [r3, #0]
 8007a8e:	1e5a      	subs	r2, r3, #1
 8007a90:	4193      	sbcs	r3, r2
 8007a92:	6822      	ldr	r2, [r4, #0]
 8007a94:	0692      	lsls	r2, r2, #26
 8007a96:	d430      	bmi.n	8007afa <_printf_common+0xae>
 8007a98:	0022      	movs	r2, r4
 8007a9a:	9901      	ldr	r1, [sp, #4]
 8007a9c:	9800      	ldr	r0, [sp, #0]
 8007a9e:	9e08      	ldr	r6, [sp, #32]
 8007aa0:	3243      	adds	r2, #67	; 0x43
 8007aa2:	47b0      	blx	r6
 8007aa4:	1c43      	adds	r3, r0, #1
 8007aa6:	d025      	beq.n	8007af4 <_printf_common+0xa8>
 8007aa8:	2306      	movs	r3, #6
 8007aaa:	6820      	ldr	r0, [r4, #0]
 8007aac:	682a      	ldr	r2, [r5, #0]
 8007aae:	68e1      	ldr	r1, [r4, #12]
 8007ab0:	2500      	movs	r5, #0
 8007ab2:	4003      	ands	r3, r0
 8007ab4:	2b04      	cmp	r3, #4
 8007ab6:	d103      	bne.n	8007ac0 <_printf_common+0x74>
 8007ab8:	1a8d      	subs	r5, r1, r2
 8007aba:	43eb      	mvns	r3, r5
 8007abc:	17db      	asrs	r3, r3, #31
 8007abe:	401d      	ands	r5, r3
 8007ac0:	68a3      	ldr	r3, [r4, #8]
 8007ac2:	6922      	ldr	r2, [r4, #16]
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	dd01      	ble.n	8007acc <_printf_common+0x80>
 8007ac8:	1a9b      	subs	r3, r3, r2
 8007aca:	18ed      	adds	r5, r5, r3
 8007acc:	2700      	movs	r7, #0
 8007ace:	42bd      	cmp	r5, r7
 8007ad0:	d120      	bne.n	8007b14 <_printf_common+0xc8>
 8007ad2:	2000      	movs	r0, #0
 8007ad4:	e010      	b.n	8007af8 <_printf_common+0xac>
 8007ad6:	3701      	adds	r7, #1
 8007ad8:	68e3      	ldr	r3, [r4, #12]
 8007ada:	682a      	ldr	r2, [r5, #0]
 8007adc:	1a9b      	subs	r3, r3, r2
 8007ade:	42bb      	cmp	r3, r7
 8007ae0:	ddd2      	ble.n	8007a88 <_printf_common+0x3c>
 8007ae2:	0022      	movs	r2, r4
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	9901      	ldr	r1, [sp, #4]
 8007ae8:	9800      	ldr	r0, [sp, #0]
 8007aea:	9e08      	ldr	r6, [sp, #32]
 8007aec:	3219      	adds	r2, #25
 8007aee:	47b0      	blx	r6
 8007af0:	1c43      	adds	r3, r0, #1
 8007af2:	d1f0      	bne.n	8007ad6 <_printf_common+0x8a>
 8007af4:	2001      	movs	r0, #1
 8007af6:	4240      	negs	r0, r0
 8007af8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007afa:	2030      	movs	r0, #48	; 0x30
 8007afc:	18e1      	adds	r1, r4, r3
 8007afe:	3143      	adds	r1, #67	; 0x43
 8007b00:	7008      	strb	r0, [r1, #0]
 8007b02:	0021      	movs	r1, r4
 8007b04:	1c5a      	adds	r2, r3, #1
 8007b06:	3145      	adds	r1, #69	; 0x45
 8007b08:	7809      	ldrb	r1, [r1, #0]
 8007b0a:	18a2      	adds	r2, r4, r2
 8007b0c:	3243      	adds	r2, #67	; 0x43
 8007b0e:	3302      	adds	r3, #2
 8007b10:	7011      	strb	r1, [r2, #0]
 8007b12:	e7c1      	b.n	8007a98 <_printf_common+0x4c>
 8007b14:	0022      	movs	r2, r4
 8007b16:	2301      	movs	r3, #1
 8007b18:	9901      	ldr	r1, [sp, #4]
 8007b1a:	9800      	ldr	r0, [sp, #0]
 8007b1c:	9e08      	ldr	r6, [sp, #32]
 8007b1e:	321a      	adds	r2, #26
 8007b20:	47b0      	blx	r6
 8007b22:	1c43      	adds	r3, r0, #1
 8007b24:	d0e6      	beq.n	8007af4 <_printf_common+0xa8>
 8007b26:	3701      	adds	r7, #1
 8007b28:	e7d1      	b.n	8007ace <_printf_common+0x82>
	...

08007b2c <_printf_i>:
 8007b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b2e:	b08b      	sub	sp, #44	; 0x2c
 8007b30:	9206      	str	r2, [sp, #24]
 8007b32:	000a      	movs	r2, r1
 8007b34:	3243      	adds	r2, #67	; 0x43
 8007b36:	9307      	str	r3, [sp, #28]
 8007b38:	9005      	str	r0, [sp, #20]
 8007b3a:	9204      	str	r2, [sp, #16]
 8007b3c:	7e0a      	ldrb	r2, [r1, #24]
 8007b3e:	000c      	movs	r4, r1
 8007b40:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007b42:	2a78      	cmp	r2, #120	; 0x78
 8007b44:	d806      	bhi.n	8007b54 <_printf_i+0x28>
 8007b46:	2a62      	cmp	r2, #98	; 0x62
 8007b48:	d808      	bhi.n	8007b5c <_printf_i+0x30>
 8007b4a:	2a00      	cmp	r2, #0
 8007b4c:	d100      	bne.n	8007b50 <_printf_i+0x24>
 8007b4e:	e0c0      	b.n	8007cd2 <_printf_i+0x1a6>
 8007b50:	2a58      	cmp	r2, #88	; 0x58
 8007b52:	d052      	beq.n	8007bfa <_printf_i+0xce>
 8007b54:	0026      	movs	r6, r4
 8007b56:	3642      	adds	r6, #66	; 0x42
 8007b58:	7032      	strb	r2, [r6, #0]
 8007b5a:	e022      	b.n	8007ba2 <_printf_i+0x76>
 8007b5c:	0010      	movs	r0, r2
 8007b5e:	3863      	subs	r0, #99	; 0x63
 8007b60:	2815      	cmp	r0, #21
 8007b62:	d8f7      	bhi.n	8007b54 <_printf_i+0x28>
 8007b64:	f7f8 fad0 	bl	8000108 <__gnu_thumb1_case_shi>
 8007b68:	001f0016 	.word	0x001f0016
 8007b6c:	fff6fff6 	.word	0xfff6fff6
 8007b70:	fff6fff6 	.word	0xfff6fff6
 8007b74:	fff6001f 	.word	0xfff6001f
 8007b78:	fff6fff6 	.word	0xfff6fff6
 8007b7c:	00a8fff6 	.word	0x00a8fff6
 8007b80:	009a0036 	.word	0x009a0036
 8007b84:	fff6fff6 	.word	0xfff6fff6
 8007b88:	fff600b9 	.word	0xfff600b9
 8007b8c:	fff60036 	.word	0xfff60036
 8007b90:	009efff6 	.word	0x009efff6
 8007b94:	0026      	movs	r6, r4
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	3642      	adds	r6, #66	; 0x42
 8007b9a:	1d11      	adds	r1, r2, #4
 8007b9c:	6019      	str	r1, [r3, #0]
 8007b9e:	6813      	ldr	r3, [r2, #0]
 8007ba0:	7033      	strb	r3, [r6, #0]
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	e0a7      	b.n	8007cf6 <_printf_i+0x1ca>
 8007ba6:	6808      	ldr	r0, [r1, #0]
 8007ba8:	6819      	ldr	r1, [r3, #0]
 8007baa:	1d0a      	adds	r2, r1, #4
 8007bac:	0605      	lsls	r5, r0, #24
 8007bae:	d50b      	bpl.n	8007bc8 <_printf_i+0x9c>
 8007bb0:	680d      	ldr	r5, [r1, #0]
 8007bb2:	601a      	str	r2, [r3, #0]
 8007bb4:	2d00      	cmp	r5, #0
 8007bb6:	da03      	bge.n	8007bc0 <_printf_i+0x94>
 8007bb8:	232d      	movs	r3, #45	; 0x2d
 8007bba:	9a04      	ldr	r2, [sp, #16]
 8007bbc:	426d      	negs	r5, r5
 8007bbe:	7013      	strb	r3, [r2, #0]
 8007bc0:	4b61      	ldr	r3, [pc, #388]	; (8007d48 <_printf_i+0x21c>)
 8007bc2:	270a      	movs	r7, #10
 8007bc4:	9303      	str	r3, [sp, #12]
 8007bc6:	e032      	b.n	8007c2e <_printf_i+0x102>
 8007bc8:	680d      	ldr	r5, [r1, #0]
 8007bca:	601a      	str	r2, [r3, #0]
 8007bcc:	0641      	lsls	r1, r0, #25
 8007bce:	d5f1      	bpl.n	8007bb4 <_printf_i+0x88>
 8007bd0:	b22d      	sxth	r5, r5
 8007bd2:	e7ef      	b.n	8007bb4 <_printf_i+0x88>
 8007bd4:	680d      	ldr	r5, [r1, #0]
 8007bd6:	6819      	ldr	r1, [r3, #0]
 8007bd8:	1d08      	adds	r0, r1, #4
 8007bda:	6018      	str	r0, [r3, #0]
 8007bdc:	062e      	lsls	r6, r5, #24
 8007bde:	d501      	bpl.n	8007be4 <_printf_i+0xb8>
 8007be0:	680d      	ldr	r5, [r1, #0]
 8007be2:	e003      	b.n	8007bec <_printf_i+0xc0>
 8007be4:	066d      	lsls	r5, r5, #25
 8007be6:	d5fb      	bpl.n	8007be0 <_printf_i+0xb4>
 8007be8:	680d      	ldr	r5, [r1, #0]
 8007bea:	b2ad      	uxth	r5, r5
 8007bec:	4b56      	ldr	r3, [pc, #344]	; (8007d48 <_printf_i+0x21c>)
 8007bee:	270a      	movs	r7, #10
 8007bf0:	9303      	str	r3, [sp, #12]
 8007bf2:	2a6f      	cmp	r2, #111	; 0x6f
 8007bf4:	d117      	bne.n	8007c26 <_printf_i+0xfa>
 8007bf6:	2708      	movs	r7, #8
 8007bf8:	e015      	b.n	8007c26 <_printf_i+0xfa>
 8007bfa:	3145      	adds	r1, #69	; 0x45
 8007bfc:	700a      	strb	r2, [r1, #0]
 8007bfe:	4a52      	ldr	r2, [pc, #328]	; (8007d48 <_printf_i+0x21c>)
 8007c00:	9203      	str	r2, [sp, #12]
 8007c02:	681a      	ldr	r2, [r3, #0]
 8007c04:	6821      	ldr	r1, [r4, #0]
 8007c06:	ca20      	ldmia	r2!, {r5}
 8007c08:	601a      	str	r2, [r3, #0]
 8007c0a:	0608      	lsls	r0, r1, #24
 8007c0c:	d550      	bpl.n	8007cb0 <_printf_i+0x184>
 8007c0e:	07cb      	lsls	r3, r1, #31
 8007c10:	d502      	bpl.n	8007c18 <_printf_i+0xec>
 8007c12:	2320      	movs	r3, #32
 8007c14:	4319      	orrs	r1, r3
 8007c16:	6021      	str	r1, [r4, #0]
 8007c18:	2710      	movs	r7, #16
 8007c1a:	2d00      	cmp	r5, #0
 8007c1c:	d103      	bne.n	8007c26 <_printf_i+0xfa>
 8007c1e:	2320      	movs	r3, #32
 8007c20:	6822      	ldr	r2, [r4, #0]
 8007c22:	439a      	bics	r2, r3
 8007c24:	6022      	str	r2, [r4, #0]
 8007c26:	0023      	movs	r3, r4
 8007c28:	2200      	movs	r2, #0
 8007c2a:	3343      	adds	r3, #67	; 0x43
 8007c2c:	701a      	strb	r2, [r3, #0]
 8007c2e:	6863      	ldr	r3, [r4, #4]
 8007c30:	60a3      	str	r3, [r4, #8]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	db03      	blt.n	8007c3e <_printf_i+0x112>
 8007c36:	2204      	movs	r2, #4
 8007c38:	6821      	ldr	r1, [r4, #0]
 8007c3a:	4391      	bics	r1, r2
 8007c3c:	6021      	str	r1, [r4, #0]
 8007c3e:	2d00      	cmp	r5, #0
 8007c40:	d102      	bne.n	8007c48 <_printf_i+0x11c>
 8007c42:	9e04      	ldr	r6, [sp, #16]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d00c      	beq.n	8007c62 <_printf_i+0x136>
 8007c48:	9e04      	ldr	r6, [sp, #16]
 8007c4a:	0028      	movs	r0, r5
 8007c4c:	0039      	movs	r1, r7
 8007c4e:	f7f8 faeb 	bl	8000228 <__aeabi_uidivmod>
 8007c52:	9b03      	ldr	r3, [sp, #12]
 8007c54:	3e01      	subs	r6, #1
 8007c56:	5c5b      	ldrb	r3, [r3, r1]
 8007c58:	7033      	strb	r3, [r6, #0]
 8007c5a:	002b      	movs	r3, r5
 8007c5c:	0005      	movs	r5, r0
 8007c5e:	429f      	cmp	r7, r3
 8007c60:	d9f3      	bls.n	8007c4a <_printf_i+0x11e>
 8007c62:	2f08      	cmp	r7, #8
 8007c64:	d109      	bne.n	8007c7a <_printf_i+0x14e>
 8007c66:	6823      	ldr	r3, [r4, #0]
 8007c68:	07db      	lsls	r3, r3, #31
 8007c6a:	d506      	bpl.n	8007c7a <_printf_i+0x14e>
 8007c6c:	6863      	ldr	r3, [r4, #4]
 8007c6e:	6922      	ldr	r2, [r4, #16]
 8007c70:	4293      	cmp	r3, r2
 8007c72:	dc02      	bgt.n	8007c7a <_printf_i+0x14e>
 8007c74:	2330      	movs	r3, #48	; 0x30
 8007c76:	3e01      	subs	r6, #1
 8007c78:	7033      	strb	r3, [r6, #0]
 8007c7a:	9b04      	ldr	r3, [sp, #16]
 8007c7c:	1b9b      	subs	r3, r3, r6
 8007c7e:	6123      	str	r3, [r4, #16]
 8007c80:	9b07      	ldr	r3, [sp, #28]
 8007c82:	0021      	movs	r1, r4
 8007c84:	9300      	str	r3, [sp, #0]
 8007c86:	9805      	ldr	r0, [sp, #20]
 8007c88:	9b06      	ldr	r3, [sp, #24]
 8007c8a:	aa09      	add	r2, sp, #36	; 0x24
 8007c8c:	f7ff fede 	bl	8007a4c <_printf_common>
 8007c90:	1c43      	adds	r3, r0, #1
 8007c92:	d135      	bne.n	8007d00 <_printf_i+0x1d4>
 8007c94:	2001      	movs	r0, #1
 8007c96:	4240      	negs	r0, r0
 8007c98:	b00b      	add	sp, #44	; 0x2c
 8007c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c9c:	2220      	movs	r2, #32
 8007c9e:	6809      	ldr	r1, [r1, #0]
 8007ca0:	430a      	orrs	r2, r1
 8007ca2:	6022      	str	r2, [r4, #0]
 8007ca4:	0022      	movs	r2, r4
 8007ca6:	2178      	movs	r1, #120	; 0x78
 8007ca8:	3245      	adds	r2, #69	; 0x45
 8007caa:	7011      	strb	r1, [r2, #0]
 8007cac:	4a27      	ldr	r2, [pc, #156]	; (8007d4c <_printf_i+0x220>)
 8007cae:	e7a7      	b.n	8007c00 <_printf_i+0xd4>
 8007cb0:	0648      	lsls	r0, r1, #25
 8007cb2:	d5ac      	bpl.n	8007c0e <_printf_i+0xe2>
 8007cb4:	b2ad      	uxth	r5, r5
 8007cb6:	e7aa      	b.n	8007c0e <_printf_i+0xe2>
 8007cb8:	681a      	ldr	r2, [r3, #0]
 8007cba:	680d      	ldr	r5, [r1, #0]
 8007cbc:	1d10      	adds	r0, r2, #4
 8007cbe:	6949      	ldr	r1, [r1, #20]
 8007cc0:	6018      	str	r0, [r3, #0]
 8007cc2:	6813      	ldr	r3, [r2, #0]
 8007cc4:	062e      	lsls	r6, r5, #24
 8007cc6:	d501      	bpl.n	8007ccc <_printf_i+0x1a0>
 8007cc8:	6019      	str	r1, [r3, #0]
 8007cca:	e002      	b.n	8007cd2 <_printf_i+0x1a6>
 8007ccc:	066d      	lsls	r5, r5, #25
 8007cce:	d5fb      	bpl.n	8007cc8 <_printf_i+0x19c>
 8007cd0:	8019      	strh	r1, [r3, #0]
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	9e04      	ldr	r6, [sp, #16]
 8007cd6:	6123      	str	r3, [r4, #16]
 8007cd8:	e7d2      	b.n	8007c80 <_printf_i+0x154>
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	1d11      	adds	r1, r2, #4
 8007cde:	6019      	str	r1, [r3, #0]
 8007ce0:	6816      	ldr	r6, [r2, #0]
 8007ce2:	2100      	movs	r1, #0
 8007ce4:	0030      	movs	r0, r6
 8007ce6:	6862      	ldr	r2, [r4, #4]
 8007ce8:	f000 f832 	bl	8007d50 <memchr>
 8007cec:	2800      	cmp	r0, #0
 8007cee:	d001      	beq.n	8007cf4 <_printf_i+0x1c8>
 8007cf0:	1b80      	subs	r0, r0, r6
 8007cf2:	6060      	str	r0, [r4, #4]
 8007cf4:	6863      	ldr	r3, [r4, #4]
 8007cf6:	6123      	str	r3, [r4, #16]
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	9a04      	ldr	r2, [sp, #16]
 8007cfc:	7013      	strb	r3, [r2, #0]
 8007cfe:	e7bf      	b.n	8007c80 <_printf_i+0x154>
 8007d00:	6923      	ldr	r3, [r4, #16]
 8007d02:	0032      	movs	r2, r6
 8007d04:	9906      	ldr	r1, [sp, #24]
 8007d06:	9805      	ldr	r0, [sp, #20]
 8007d08:	9d07      	ldr	r5, [sp, #28]
 8007d0a:	47a8      	blx	r5
 8007d0c:	1c43      	adds	r3, r0, #1
 8007d0e:	d0c1      	beq.n	8007c94 <_printf_i+0x168>
 8007d10:	6823      	ldr	r3, [r4, #0]
 8007d12:	079b      	lsls	r3, r3, #30
 8007d14:	d415      	bmi.n	8007d42 <_printf_i+0x216>
 8007d16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d18:	68e0      	ldr	r0, [r4, #12]
 8007d1a:	4298      	cmp	r0, r3
 8007d1c:	dabc      	bge.n	8007c98 <_printf_i+0x16c>
 8007d1e:	0018      	movs	r0, r3
 8007d20:	e7ba      	b.n	8007c98 <_printf_i+0x16c>
 8007d22:	0022      	movs	r2, r4
 8007d24:	2301      	movs	r3, #1
 8007d26:	9906      	ldr	r1, [sp, #24]
 8007d28:	9805      	ldr	r0, [sp, #20]
 8007d2a:	9e07      	ldr	r6, [sp, #28]
 8007d2c:	3219      	adds	r2, #25
 8007d2e:	47b0      	blx	r6
 8007d30:	1c43      	adds	r3, r0, #1
 8007d32:	d0af      	beq.n	8007c94 <_printf_i+0x168>
 8007d34:	3501      	adds	r5, #1
 8007d36:	68e3      	ldr	r3, [r4, #12]
 8007d38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d3a:	1a9b      	subs	r3, r3, r2
 8007d3c:	42ab      	cmp	r3, r5
 8007d3e:	dcf0      	bgt.n	8007d22 <_printf_i+0x1f6>
 8007d40:	e7e9      	b.n	8007d16 <_printf_i+0x1ea>
 8007d42:	2500      	movs	r5, #0
 8007d44:	e7f7      	b.n	8007d36 <_printf_i+0x20a>
 8007d46:	46c0      	nop			; (mov r8, r8)
 8007d48:	080086f9 	.word	0x080086f9
 8007d4c:	0800870a 	.word	0x0800870a

08007d50 <memchr>:
 8007d50:	b2c9      	uxtb	r1, r1
 8007d52:	1882      	adds	r2, r0, r2
 8007d54:	4290      	cmp	r0, r2
 8007d56:	d101      	bne.n	8007d5c <memchr+0xc>
 8007d58:	2000      	movs	r0, #0
 8007d5a:	4770      	bx	lr
 8007d5c:	7803      	ldrb	r3, [r0, #0]
 8007d5e:	428b      	cmp	r3, r1
 8007d60:	d0fb      	beq.n	8007d5a <memchr+0xa>
 8007d62:	3001      	adds	r0, #1
 8007d64:	e7f6      	b.n	8007d54 <memchr+0x4>
	...

08007d68 <_free_r>:
 8007d68:	b570      	push	{r4, r5, r6, lr}
 8007d6a:	0005      	movs	r5, r0
 8007d6c:	2900      	cmp	r1, #0
 8007d6e:	d010      	beq.n	8007d92 <_free_r+0x2a>
 8007d70:	1f0c      	subs	r4, r1, #4
 8007d72:	6823      	ldr	r3, [r4, #0]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	da00      	bge.n	8007d7a <_free_r+0x12>
 8007d78:	18e4      	adds	r4, r4, r3
 8007d7a:	0028      	movs	r0, r5
 8007d7c:	f000 f8d4 	bl	8007f28 <__malloc_lock>
 8007d80:	4a1d      	ldr	r2, [pc, #116]	; (8007df8 <_free_r+0x90>)
 8007d82:	6813      	ldr	r3, [r2, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d105      	bne.n	8007d94 <_free_r+0x2c>
 8007d88:	6063      	str	r3, [r4, #4]
 8007d8a:	6014      	str	r4, [r2, #0]
 8007d8c:	0028      	movs	r0, r5
 8007d8e:	f000 f8d3 	bl	8007f38 <__malloc_unlock>
 8007d92:	bd70      	pop	{r4, r5, r6, pc}
 8007d94:	42a3      	cmp	r3, r4
 8007d96:	d908      	bls.n	8007daa <_free_r+0x42>
 8007d98:	6821      	ldr	r1, [r4, #0]
 8007d9a:	1860      	adds	r0, r4, r1
 8007d9c:	4283      	cmp	r3, r0
 8007d9e:	d1f3      	bne.n	8007d88 <_free_r+0x20>
 8007da0:	6818      	ldr	r0, [r3, #0]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	1841      	adds	r1, r0, r1
 8007da6:	6021      	str	r1, [r4, #0]
 8007da8:	e7ee      	b.n	8007d88 <_free_r+0x20>
 8007daa:	001a      	movs	r2, r3
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d001      	beq.n	8007db6 <_free_r+0x4e>
 8007db2:	42a3      	cmp	r3, r4
 8007db4:	d9f9      	bls.n	8007daa <_free_r+0x42>
 8007db6:	6811      	ldr	r1, [r2, #0]
 8007db8:	1850      	adds	r0, r2, r1
 8007dba:	42a0      	cmp	r0, r4
 8007dbc:	d10b      	bne.n	8007dd6 <_free_r+0x6e>
 8007dbe:	6820      	ldr	r0, [r4, #0]
 8007dc0:	1809      	adds	r1, r1, r0
 8007dc2:	1850      	adds	r0, r2, r1
 8007dc4:	6011      	str	r1, [r2, #0]
 8007dc6:	4283      	cmp	r3, r0
 8007dc8:	d1e0      	bne.n	8007d8c <_free_r+0x24>
 8007dca:	6818      	ldr	r0, [r3, #0]
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	1841      	adds	r1, r0, r1
 8007dd0:	6011      	str	r1, [r2, #0]
 8007dd2:	6053      	str	r3, [r2, #4]
 8007dd4:	e7da      	b.n	8007d8c <_free_r+0x24>
 8007dd6:	42a0      	cmp	r0, r4
 8007dd8:	d902      	bls.n	8007de0 <_free_r+0x78>
 8007dda:	230c      	movs	r3, #12
 8007ddc:	602b      	str	r3, [r5, #0]
 8007dde:	e7d5      	b.n	8007d8c <_free_r+0x24>
 8007de0:	6821      	ldr	r1, [r4, #0]
 8007de2:	1860      	adds	r0, r4, r1
 8007de4:	4283      	cmp	r3, r0
 8007de6:	d103      	bne.n	8007df0 <_free_r+0x88>
 8007de8:	6818      	ldr	r0, [r3, #0]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	1841      	adds	r1, r0, r1
 8007dee:	6021      	str	r1, [r4, #0]
 8007df0:	6063      	str	r3, [r4, #4]
 8007df2:	6054      	str	r4, [r2, #4]
 8007df4:	e7ca      	b.n	8007d8c <_free_r+0x24>
 8007df6:	46c0      	nop			; (mov r8, r8)
 8007df8:	200021d4 	.word	0x200021d4

08007dfc <_malloc_r>:
 8007dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dfe:	2303      	movs	r3, #3
 8007e00:	1ccd      	adds	r5, r1, #3
 8007e02:	439d      	bics	r5, r3
 8007e04:	3508      	adds	r5, #8
 8007e06:	0006      	movs	r6, r0
 8007e08:	2d0c      	cmp	r5, #12
 8007e0a:	d21f      	bcs.n	8007e4c <_malloc_r+0x50>
 8007e0c:	250c      	movs	r5, #12
 8007e0e:	42a9      	cmp	r1, r5
 8007e10:	d81e      	bhi.n	8007e50 <_malloc_r+0x54>
 8007e12:	0030      	movs	r0, r6
 8007e14:	f000 f888 	bl	8007f28 <__malloc_lock>
 8007e18:	4925      	ldr	r1, [pc, #148]	; (8007eb0 <_malloc_r+0xb4>)
 8007e1a:	680a      	ldr	r2, [r1, #0]
 8007e1c:	0014      	movs	r4, r2
 8007e1e:	2c00      	cmp	r4, #0
 8007e20:	d11a      	bne.n	8007e58 <_malloc_r+0x5c>
 8007e22:	4f24      	ldr	r7, [pc, #144]	; (8007eb4 <_malloc_r+0xb8>)
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d104      	bne.n	8007e34 <_malloc_r+0x38>
 8007e2a:	0021      	movs	r1, r4
 8007e2c:	0030      	movs	r0, r6
 8007e2e:	f000 f869 	bl	8007f04 <_sbrk_r>
 8007e32:	6038      	str	r0, [r7, #0]
 8007e34:	0029      	movs	r1, r5
 8007e36:	0030      	movs	r0, r6
 8007e38:	f000 f864 	bl	8007f04 <_sbrk_r>
 8007e3c:	1c43      	adds	r3, r0, #1
 8007e3e:	d12b      	bne.n	8007e98 <_malloc_r+0x9c>
 8007e40:	230c      	movs	r3, #12
 8007e42:	0030      	movs	r0, r6
 8007e44:	6033      	str	r3, [r6, #0]
 8007e46:	f000 f877 	bl	8007f38 <__malloc_unlock>
 8007e4a:	e003      	b.n	8007e54 <_malloc_r+0x58>
 8007e4c:	2d00      	cmp	r5, #0
 8007e4e:	dade      	bge.n	8007e0e <_malloc_r+0x12>
 8007e50:	230c      	movs	r3, #12
 8007e52:	6033      	str	r3, [r6, #0]
 8007e54:	2000      	movs	r0, #0
 8007e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e58:	6823      	ldr	r3, [r4, #0]
 8007e5a:	1b5b      	subs	r3, r3, r5
 8007e5c:	d419      	bmi.n	8007e92 <_malloc_r+0x96>
 8007e5e:	2b0b      	cmp	r3, #11
 8007e60:	d903      	bls.n	8007e6a <_malloc_r+0x6e>
 8007e62:	6023      	str	r3, [r4, #0]
 8007e64:	18e4      	adds	r4, r4, r3
 8007e66:	6025      	str	r5, [r4, #0]
 8007e68:	e003      	b.n	8007e72 <_malloc_r+0x76>
 8007e6a:	6863      	ldr	r3, [r4, #4]
 8007e6c:	42a2      	cmp	r2, r4
 8007e6e:	d10e      	bne.n	8007e8e <_malloc_r+0x92>
 8007e70:	600b      	str	r3, [r1, #0]
 8007e72:	0030      	movs	r0, r6
 8007e74:	f000 f860 	bl	8007f38 <__malloc_unlock>
 8007e78:	0020      	movs	r0, r4
 8007e7a:	2207      	movs	r2, #7
 8007e7c:	300b      	adds	r0, #11
 8007e7e:	1d23      	adds	r3, r4, #4
 8007e80:	4390      	bics	r0, r2
 8007e82:	1ac2      	subs	r2, r0, r3
 8007e84:	4298      	cmp	r0, r3
 8007e86:	d0e6      	beq.n	8007e56 <_malloc_r+0x5a>
 8007e88:	1a1b      	subs	r3, r3, r0
 8007e8a:	50a3      	str	r3, [r4, r2]
 8007e8c:	e7e3      	b.n	8007e56 <_malloc_r+0x5a>
 8007e8e:	6053      	str	r3, [r2, #4]
 8007e90:	e7ef      	b.n	8007e72 <_malloc_r+0x76>
 8007e92:	0022      	movs	r2, r4
 8007e94:	6864      	ldr	r4, [r4, #4]
 8007e96:	e7c2      	b.n	8007e1e <_malloc_r+0x22>
 8007e98:	2303      	movs	r3, #3
 8007e9a:	1cc4      	adds	r4, r0, #3
 8007e9c:	439c      	bics	r4, r3
 8007e9e:	42a0      	cmp	r0, r4
 8007ea0:	d0e1      	beq.n	8007e66 <_malloc_r+0x6a>
 8007ea2:	1a21      	subs	r1, r4, r0
 8007ea4:	0030      	movs	r0, r6
 8007ea6:	f000 f82d 	bl	8007f04 <_sbrk_r>
 8007eaa:	1c43      	adds	r3, r0, #1
 8007eac:	d1db      	bne.n	8007e66 <_malloc_r+0x6a>
 8007eae:	e7c7      	b.n	8007e40 <_malloc_r+0x44>
 8007eb0:	200021d4 	.word	0x200021d4
 8007eb4:	200021d8 	.word	0x200021d8

08007eb8 <_realloc_r>:
 8007eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eba:	0007      	movs	r7, r0
 8007ebc:	000d      	movs	r5, r1
 8007ebe:	0016      	movs	r6, r2
 8007ec0:	2900      	cmp	r1, #0
 8007ec2:	d105      	bne.n	8007ed0 <_realloc_r+0x18>
 8007ec4:	0011      	movs	r1, r2
 8007ec6:	f7ff ff99 	bl	8007dfc <_malloc_r>
 8007eca:	0004      	movs	r4, r0
 8007ecc:	0020      	movs	r0, r4
 8007ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ed0:	2a00      	cmp	r2, #0
 8007ed2:	d103      	bne.n	8007edc <_realloc_r+0x24>
 8007ed4:	f7ff ff48 	bl	8007d68 <_free_r>
 8007ed8:	0034      	movs	r4, r6
 8007eda:	e7f7      	b.n	8007ecc <_realloc_r+0x14>
 8007edc:	f000 f834 	bl	8007f48 <_malloc_usable_size_r>
 8007ee0:	002c      	movs	r4, r5
 8007ee2:	42b0      	cmp	r0, r6
 8007ee4:	d2f2      	bcs.n	8007ecc <_realloc_r+0x14>
 8007ee6:	0031      	movs	r1, r6
 8007ee8:	0038      	movs	r0, r7
 8007eea:	f7ff ff87 	bl	8007dfc <_malloc_r>
 8007eee:	1e04      	subs	r4, r0, #0
 8007ef0:	d0ec      	beq.n	8007ecc <_realloc_r+0x14>
 8007ef2:	0029      	movs	r1, r5
 8007ef4:	0032      	movs	r2, r6
 8007ef6:	f7ff fbef 	bl	80076d8 <memcpy>
 8007efa:	0029      	movs	r1, r5
 8007efc:	0038      	movs	r0, r7
 8007efe:	f7ff ff33 	bl	8007d68 <_free_r>
 8007f02:	e7e3      	b.n	8007ecc <_realloc_r+0x14>

08007f04 <_sbrk_r>:
 8007f04:	2300      	movs	r3, #0
 8007f06:	b570      	push	{r4, r5, r6, lr}
 8007f08:	4d06      	ldr	r5, [pc, #24]	; (8007f24 <_sbrk_r+0x20>)
 8007f0a:	0004      	movs	r4, r0
 8007f0c:	0008      	movs	r0, r1
 8007f0e:	602b      	str	r3, [r5, #0]
 8007f10:	f7f9 fe0a 	bl	8001b28 <_sbrk>
 8007f14:	1c43      	adds	r3, r0, #1
 8007f16:	d103      	bne.n	8007f20 <_sbrk_r+0x1c>
 8007f18:	682b      	ldr	r3, [r5, #0]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d000      	beq.n	8007f20 <_sbrk_r+0x1c>
 8007f1e:	6023      	str	r3, [r4, #0]
 8007f20:	bd70      	pop	{r4, r5, r6, pc}
 8007f22:	46c0      	nop			; (mov r8, r8)
 8007f24:	20002400 	.word	0x20002400

08007f28 <__malloc_lock>:
 8007f28:	b510      	push	{r4, lr}
 8007f2a:	4802      	ldr	r0, [pc, #8]	; (8007f34 <__malloc_lock+0xc>)
 8007f2c:	f000 f814 	bl	8007f58 <__retarget_lock_acquire_recursive>
 8007f30:	bd10      	pop	{r4, pc}
 8007f32:	46c0      	nop			; (mov r8, r8)
 8007f34:	20002408 	.word	0x20002408

08007f38 <__malloc_unlock>:
 8007f38:	b510      	push	{r4, lr}
 8007f3a:	4802      	ldr	r0, [pc, #8]	; (8007f44 <__malloc_unlock+0xc>)
 8007f3c:	f000 f80d 	bl	8007f5a <__retarget_lock_release_recursive>
 8007f40:	bd10      	pop	{r4, pc}
 8007f42:	46c0      	nop			; (mov r8, r8)
 8007f44:	20002408 	.word	0x20002408

08007f48 <_malloc_usable_size_r>:
 8007f48:	1f0b      	subs	r3, r1, #4
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	1f18      	subs	r0, r3, #4
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	da01      	bge.n	8007f56 <_malloc_usable_size_r+0xe>
 8007f52:	580b      	ldr	r3, [r1, r0]
 8007f54:	18c0      	adds	r0, r0, r3
 8007f56:	4770      	bx	lr

08007f58 <__retarget_lock_acquire_recursive>:
 8007f58:	4770      	bx	lr

08007f5a <__retarget_lock_release_recursive>:
 8007f5a:	4770      	bx	lr

08007f5c <_init>:
 8007f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f5e:	46c0      	nop			; (mov r8, r8)
 8007f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f62:	bc08      	pop	{r3}
 8007f64:	469e      	mov	lr, r3
 8007f66:	4770      	bx	lr

08007f68 <_fini>:
 8007f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f6a:	46c0      	nop			; (mov r8, r8)
 8007f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f6e:	bc08      	pop	{r3}
 8007f70:	469e      	mov	lr, r3
 8007f72:	4770      	bx	lr
