[2025-09-17 08:44:36] START suite=qualcomm_srv trace=srv131_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv131_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2774150 heartbeat IPC: 3.605 cumulative IPC: 3.605 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5320066 heartbeat IPC: 3.928 cumulative IPC: 3.759 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5320066 cumulative IPC: 3.759 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5320066 cumulative IPC: 3.759 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15190926 heartbeat IPC: 1.013 cumulative IPC: 1.013 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 25173849 heartbeat IPC: 1.002 cumulative IPC: 1.007 (Simulation time: 00 hr 03 min 46 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 34915145 heartbeat IPC: 1.027 cumulative IPC: 1.014 (Simulation time: 00 hr 05 min 04 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 44817862 heartbeat IPC: 1.01 cumulative IPC: 1.013 (Simulation time: 00 hr 06 min 21 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 54834066 heartbeat IPC: 0.9984 cumulative IPC: 1.01 (Simulation time: 00 hr 07 min 39 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 64722869 heartbeat IPC: 1.011 cumulative IPC: 1.01 (Simulation time: 00 hr 08 min 54 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 74553754 heartbeat IPC: 1.017 cumulative IPC: 1.011 (Simulation time: 00 hr 10 min 14 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 84368110 heartbeat IPC: 1.019 cumulative IPC: 1.012 (Simulation time: 00 hr 11 min 31 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv131_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000019 cycles: 94030654 heartbeat IPC: 1.035 cumulative IPC: 1.015 (Simulation time: 00 hr 12 min 46 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 98301649 cumulative IPC: 1.017 (Simulation time: 00 hr 14 min 02 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 98301649 cumulative IPC: 1.017 (Simulation time: 00 hr 14 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv131_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.017 instructions: 100000002 cycles: 98301649
CPU 0 Branch Prediction Accuracy: 94.15% MPKI: 10.45 Average ROB Occupancy at Mispredict: 40.19
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1733
BRANCH_INDIRECT: 0.1896
BRANCH_CONDITIONAL: 9.395
BRANCH_DIRECT_CALL: 0.3163
BRANCH_INDIRECT_CALL: 0.08596
BRANCH_RETURN: 0.2864


====Backend Stall Breakdown====
ROB_STALL: 1842697
LQ_STALL: 0
SQ_STALL: 474365


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 210.65163
REPLAY_LOAD: 76.602715
NON_REPLAY_LOAD: 13.222158

== Total ==
ADDR_TRANS: 387599
REPLAY_LOAD: 220003
NON_REPLAY_LOAD: 1235095

== Counts ==
ADDR_TRANS: 1840
REPLAY_LOAD: 2872
NON_REPLAY_LOAD: 93411

cpu0->cpu0_STLB TOTAL        ACCESS:    1631543 HIT:    1457000 MISS:     174543 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1631543 HIT:    1457000 MISS:     174543 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 115.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4663850 HIT:    2697877 MISS:    1965973 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3600060 HIT:    2039180 MISS:    1560880 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     174605 HIT:      79780 MISS:      94825 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     526499 HIT:     523313 MISS:       3186 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     362686 HIT:      55604 MISS:     307082 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14451429 HIT:   10973705 MISS:    3477724 MSHR_MERGE:     981075
cpu0->cpu0_L1I LOAD         ACCESS:   14451429 HIT:   10973705 MISS:    3477724 MSHR_MERGE:     981075
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 24.13 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24772563 HIT:   22477811 MISS:    2294752 MSHR_MERGE:     654047
cpu0->cpu0_L1D LOAD         ACCESS:   14377990 HIT:   12899203 MISS:    1478787 MSHR_MERGE:     375375
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9993665 HIT:    9543982 MISS:     449683 MSHR_MERGE:     275076
cpu0->cpu0_L1D TRANSLATION  ACCESS:     400908 HIT:      34626 MISS:     366282 MSHR_MERGE:       3596
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.04 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11888445 HIT:   11100809 MISS:     787636 MSHR_MERGE:     411394
cpu0->cpu0_ITLB LOAD         ACCESS:   11888445 HIT:   11100809 MISS:     787636 MSHR_MERGE:     411394
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 20.12 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23252619 HIT:   21575908 MISS:    1676711 MSHR_MERGE:     421411
cpu0->cpu0_DTLB LOAD         ACCESS:   23252619 HIT:   21575908 MISS:    1676711 MSHR_MERGE:     421411
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.21 cycles
cpu0->LLC TOTAL        ACCESS:    2253994 HIT:    2032771 MISS:     221223 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1560880 HIT:    1409860 MISS:     151020 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      94825 HIT:      69288 MISS:      25537 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     291207 HIT:     290958 MISS:        249 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     307082 HIT:     262665 MISS:      44417 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.96 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4473
  ROW_BUFFER_MISS:     216501
  AVG DBUS CONGESTED CYCLE: 7.452
Channel 0 WQ ROW_BUFFER_HIT:      17684
  ROW_BUFFER_MISS:      94316
  FULL:          0
Channel 0 REFRESHES ISSUED:       8192

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       948210       250123       144756         7692
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          664         8598        40786         7751
  STLB miss resolved @ L2C                0         1076        15687        42036         3719
  STLB miss resolved @ LLC                0         1209        32809       131467        15150
  STLB miss resolved @ MEM                0          216         4689        22107        23449

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             103796        15508       326652       128115         2825
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          170         2791        15209          964
  STLB miss resolved @ L2C                0           94         5475        15393          267
  STLB miss resolved @ LLC                0          287        16980        93771         1894
  STLB miss resolved @ MEM                0           31         2267        10634         3573
[2025-09-17 08:58:38] END   suite=qualcomm_srv trace=srv131_ap (rc=0)
