CORE
../../verilog/SVA/sequence4.sv
--buechi --k-induction --bound 1
^EXIT=0$
^SIGNAL=0$
--
^warning: ignoring
--
