
---------- Begin Simulation Statistics ----------
final_tick                                84593236250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     73                       # Simulator instruction rate (inst/s)
host_mem_usage                               10188852                       # Number of bytes of host memory used
host_op_rate                                       76                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22578.46                       # Real time elapsed on the host
host_tick_rate                                3623957                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1649966                       # Number of instructions simulated
sim_ops                                       1720794                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081823                       # Number of seconds simulated
sim_ticks                                 81823351875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.005797                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   26915                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                44854                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                451                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4238                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             32428                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5188                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6721                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1533                       # Number of indirect misses.
system.cpu.branchPred.lookups                   61611                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10470                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      318210                       # Number of instructions committed
system.cpu.committedOps                        361576                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.388068                       # CPI: cycles per instruction
system.cpu.discardedOps                         12164                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             184152                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94017                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            43248                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          919728                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.227891                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      452                       # number of quiesce instructions executed
system.cpu.numCycles                          1396327                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       452                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  199765     55.25%     55.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1131      0.31%     55.56% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::MemRead                  96841     26.78%     82.34% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 63839     17.66%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   361576                       # Class of committed instruction
system.cpu.quiesceCycles                    129521036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          476599                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          776                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1690                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               77882                       # Transaction distribution
system.membus.trans_dist::ReadResp              78604                       # Transaction distribution
system.membus.trans_dist::WriteReq             107483                       # Transaction distribution
system.membus.trans_dist::WriteResp            107483                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          332                       # Transaction distribution
system.membus.trans_dist::CleanEvict              426                       # Transaction distribution
system.membus.trans_dist::ReadExReq               198                       # Transaction distribution
system.membus.trans_dist::ReadExResp              198                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           493                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12829                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       359966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       359966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 373336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        63936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12326                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        82202                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11516076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11516076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11613446                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            187321                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000107                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010332                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  187301     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              187321                       # Request fanout histogram
system.membus.reqLayer6.occupancy           622604685                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10832125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              509734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2134375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9874405                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          549177445                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1188750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4004725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1001181                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5005906                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1001181                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4004725                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5005906                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5005906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5005906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10011812                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       466944                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       466944                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       420540                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       420540                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2814                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8554                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       344496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       516528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       266240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       798732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1101836                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9810                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9810                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1774968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1914                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4422                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12326                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5510256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8262768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12779544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17629208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       156708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       156708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28272850                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2421272625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          2022895                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1086                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2128395554                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1828284000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12014174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7208504                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5406378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7208504                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31837562                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7208504                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5406378                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12614883                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12014174                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7208504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12614883                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12614883                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44452444                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       156708                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       599076                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4905                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447273                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5406378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12614883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18021261                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5406378                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1915199                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7321577                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5406378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18021261                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1915199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25342839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        77331                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        77323                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       102656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       102656                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        86232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       247820                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4922                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       359966                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2757744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7929880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       156708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11516076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       246489                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       246489    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       246489                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    684786935                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    489166000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    165204560                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      4259840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    171037264                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3868144                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3937392                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7805536                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     41301140                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       133120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     41483412                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       967036                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       123096                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1090132                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2019039262                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19222679                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     52061421                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2090323362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47274328                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48120639                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95394968                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2066313591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67343318                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     52061421                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2185718330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9502744                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4325376                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     15925272                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5701632                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454168                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     14155800                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2375686                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       135168                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2576390                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1425408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264198                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1689606                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     21625513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    116137310                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     52862366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4004725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    194629915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     69682210                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    103322191                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    173004401                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     21625513                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    185819520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    156184557                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4004725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    367634316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          237                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          261                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       185375                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        18772                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         204147                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       185375                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       185375                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       185375                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        18772                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        204147                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1184880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3604504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       156708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          42688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4988780                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        21248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4325376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6591232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        18540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        56326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               77990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          332                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        67584                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             102988                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14480952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     44052265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1915199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            521709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60970125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         259681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19222679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     52862366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7208504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1001181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80554412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         259681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     33703630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     96914632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7208504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1001181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1915199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           521709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            141524537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     43116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    123910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003435042250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          976                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          976                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154316                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             107886                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       77998                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     102988                       # Number of write requests accepted
system.mem_ctrls.readBursts                     77998                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   102988                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6425                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3830245220                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  389950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5877482720                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49107.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.55                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75355.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1024                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    72351                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   95703                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 77983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               102988                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   45947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3356                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    896.450774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   782.588749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.267293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          599      4.64%      4.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          397      3.07%      7.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          302      2.34%     10.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          242      1.87%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          457      3.54%     15.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          201      1.56%     17.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          192      1.49%     18.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          225      1.74%     20.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10305     79.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12920                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.931352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    331.040464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            911     93.34%     93.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.72%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.20%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.31%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.31%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           33      3.38%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           17      1.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           976                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     105.516393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     29.298416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    271.757663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            821     84.12%     84.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            41      4.20%     88.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      1.02%     89.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.10%     89.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.31%     89.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      1.23%     90.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.41%     91.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.72%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      0.51%     92.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           72      7.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           976                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4991360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6590976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4989292                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6591232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        61.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        80.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81823393750                       # Total gap between requests
system.mem_ctrls.avgGap                     452097.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1184880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3604504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       156772                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        42624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        23040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4323328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14480951.621367441490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 44052265.244603186846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1915981.152171541937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 520927.082834688597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 281582.206937669485                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19222678.660278238356                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 52837336.786259584129                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7208504.497604339384                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1001181.180222824914                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        18540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        56326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          332                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        67584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1536126360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3997388580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    314343185                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     29624595                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6835164375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 170284400350                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 963217987000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 185026288375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   6162123800                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     82854.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     70968.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    127522.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44414.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20587844.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6928889.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  14252160.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  20076637.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4814159.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6377024.700000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4449992.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           141884325                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          143122014                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     783336468.600195                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     163403580.525009                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1436786287.799944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2679359693.024793                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         32.745660                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75368668265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4426380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2030087360                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 904                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           452                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     179094778.207965                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    455589534.999137                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          452    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       288000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545320375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             452                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      3642396500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  80950839750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       128055                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           128055                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       128055                       # number of overall hits
system.cpu.icache.overall_hits::total          128055                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          237                       # number of overall misses
system.cpu.icache.overall_misses::total           237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10303125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10303125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10303125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10303125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       128292                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       128292                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       128292                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       128292                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001847                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001847                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001847                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001847                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43473.101266                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43473.101266                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43473.101266                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43473.101266                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9925375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9925375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9925375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9925375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001847                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001847                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001847                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001847                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41879.219409                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41879.219409                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41879.219409                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41879.219409                       # average overall mshr miss latency
system.cpu.icache.replacements                     67                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       128055                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          128055                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10303125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10303125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       128292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       128292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001847                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001847                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43473.101266                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43473.101266                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9925375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9925375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001847                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001847                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41879.219409                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41879.219409                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           368.084206                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9954                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                67                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.567164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   368.084206                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.718914                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.718914                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            256821                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           256821                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       157086                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           157086                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       157086                       # number of overall hits
system.cpu.dcache.overall_hits::total          157086                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            844                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          844                       # number of overall misses
system.cpu.dcache.overall_misses::total           844                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     65394500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     65394500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     65394500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     65394500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       157930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       157930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       157930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       157930                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005344                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005344                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005344                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005344                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77481.635071                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77481.635071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77481.635071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77481.635071                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          332                       # number of writebacks
system.cpu.dcache.writebacks::total               332                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          153                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          153                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5378                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5378                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     52581500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     52581500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     52581500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     52581500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11956250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11956250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004375                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004375                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004375                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004375                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76094.790159                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76094.790159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76094.790159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76094.790159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2223.177761                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2223.177761                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    691                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        98444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           98444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     38687000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     38687000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        98940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        98940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77997.983871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77997.983871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          551                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          551                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     37883750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37883750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11956250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11956250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76843.306288                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76843.306288                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21699.183303                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21699.183303                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        58990                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        58990                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005899                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005899                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76745.689655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76745.689655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4827                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4827                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14697750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14697750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74231.060606                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74231.060606                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               691                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.626628                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            632411                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           632411                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84593236250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                84594107500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     73                       # Simulator instruction rate (inst/s)
host_mem_usage                               10188852                       # Number of bytes of host memory used
host_op_rate                                       76                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22578.66                       # Real time elapsed on the host
host_tick_rate                                3623962                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1650939                       # Number of instructions simulated
sim_ops                                       1721993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081824                       # Number of seconds simulated
sim_ticks                                 81824223125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.924869                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   26959                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                44988                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                451                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4255                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             32465                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5188                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6721                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1533                       # Number of indirect misses.
system.cpu.branchPred.lookups                   61797                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10518                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      319183                       # Number of instructions committed
system.cpu.committedOps                        362775                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.379058                       # CPI: cycles per instruction
system.cpu.discardedOps                         12213                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             184827                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94325                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            43343                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          919913                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.228360                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      452                       # number of quiesce instructions executed
system.cpu.numCycles                          1397721                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       452                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  200459     55.26%     55.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1131      0.31%     55.57% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::MemRead                  97119     26.77%     82.34% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 64065     17.66%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   362775                       # Class of committed instruction
system.cpu.quiesceCycles                    129521036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          477808                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1693                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               77940                       # Transaction distribution
system.membus.trans_dist::ReadResp              78664                       # Transaction distribution
system.membus.trans_dist::WriteReq             107483                       # Transaction distribution
system.membus.trans_dist::WriteResp            107483                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          333                       # Transaction distribution
system.membus.trans_dist::CleanEvict              426                       # Transaction distribution
system.membus.trans_dist::ReadExReq               198                       # Transaction distribution
system.membus.trans_dist::ReadExResp              198                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           494                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       360082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       360082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 373457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12326                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        82330                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11519788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11519788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11617350                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            187381                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000107                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010331                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  187361     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              187381                       # Request fanout histogram
system.membus.reqLayer6.occupancy           622669060                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10832125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              511609                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2134375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9880155                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          549484230                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1193750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4004682                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1001171                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5005853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1001171                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4004682                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5005853                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5005853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5005853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10011705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       466944                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       466944                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       420655                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       420654                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2814                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8554                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       344496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       516528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       266240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       798732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1101836                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10039                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10039                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1775197                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1914                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4422                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12326                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5510256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8262768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12779544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17629208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       160388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       160388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28276530                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2421673625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          2023124                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1086                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2128740554                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1828398000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12014046                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7208428                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5406321                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7208428                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31837223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7208428                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5406321                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12614749                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12014046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7208428                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12614749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12614749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44451971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       160388                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       602756                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5020                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447388                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5406321                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12614749                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18021069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5406321                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1960153                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7366474                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5406321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18021069                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1960153                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25387543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        77389                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        77381                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       102656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       102656                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        86232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       247820                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5038                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       360082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2757744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7929880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       160420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11519788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       246548                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       246548    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       246548                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    684845935                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    489456000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    165206152                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      4259840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    171038856                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3868180                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3937392                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7805572                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     41301538                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       133120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     41483810                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       967045                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       123096                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1090141                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2019037220                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19222474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     52060867                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2090320561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47274265                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48120127                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95394392                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2066311485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67342601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     52060867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2185714953                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9502744                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4325376                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     15925272                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5701632                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454168                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     14155800                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2375686                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       135168                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2576390                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1425408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264198                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1689606                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     21625283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    116136074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     52861803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4004682                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    194627842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     69681468                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    103321091                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    173002559                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     21625283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    185817542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    156182894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4004682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    367630402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15232                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15232                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          238                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          262                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       186155                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        18772                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         204927                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       186155                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       186155                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       186155                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        18772                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        204927                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1184880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3604504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       160612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          42752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4992748                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        21312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4325376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6591296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        18540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        56326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               78052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          333                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        67584                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             102989                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14480797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     44051796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1962891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            522486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              61017970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         260461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19222474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     52861803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7208428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1001171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80554336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         260461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     33703271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     96913600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7208428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1001171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1962891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           522486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            141572307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     43116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    123910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003435042250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          977                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          977                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154420                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             107901                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       78057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     102989                       # Number of write requests accepted
system.mem_ctrls.readBursts                     78057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   102989                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6425                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3834262890                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  390280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5883232890                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49121.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75371.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1024                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    72411                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   95716                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 78042                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               102989                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   45985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3356                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    896.292102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   782.316987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.419007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          600      4.64%      4.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          398      3.08%      7.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          302      2.34%     10.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          243      1.88%     11.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          458      3.54%     15.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          201      1.55%     17.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          192      1.49%     18.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          225      1.74%     20.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10308     79.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12927                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.875128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    330.875498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            912     93.35%     93.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.72%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.20%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.31%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.31%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           33      3.38%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           17      1.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           977                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     105.424770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     29.280280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    271.633505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            822     84.14%     84.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            41      4.20%     88.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      1.02%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.10%     89.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.31%     89.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      1.23%     90.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.41%     91.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.72%     92.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      0.51%     92.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           72      7.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           977                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4995584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6592000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4993068                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6591296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        61.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        80.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     61.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81824344750                       # Total gap between requests
system.mem_ctrls.avgGap                     451953.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1184880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3604504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       160932                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        42688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        23104                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4324288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14480797.430730266497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 44051796.183796644211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1966801.441599388374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 521703.700562937709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 282361.373168246646                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19222473.980561852455                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 52848506.650578729808                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7208427.742710695602                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1001170.519820929854                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        18540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        56326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          333                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        67584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1536126360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3997388580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    320049105                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     29668845                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6835259840                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 170284400350                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 963238982725                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 185026288375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   6162123800                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     82854.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     70968.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    126852.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44414.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20526305.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6928889.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  14252470.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  20076637.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4814159.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6381958.950000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4452747.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        142002543.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          143144250                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     783336468.600195                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     163427130.412509                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1436786287.799944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2679531387.112293                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         32.747410                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75368668265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4426380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2030958610                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 904                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           452                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     179094778.207965                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    455589534.999137                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          452    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       288000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545320375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             452                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      3643267750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  80950839750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       128374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           128374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       128374                       # number of overall hits
system.cpu.icache.overall_hits::total          128374                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          238                       # number of overall misses
system.cpu.icache.overall_misses::total           238                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10346875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10346875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10346875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10346875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       128612                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       128612                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       128612                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       128612                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001851                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001851                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001851                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001851                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43474.264706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43474.264706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43474.264706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43474.264706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          238                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9967500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9967500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9967500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9967500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001851                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001851                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001851                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001851                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41880.252101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41880.252101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41880.252101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41880.252101                       # average overall mshr miss latency
system.cpu.icache.replacements                     67                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       128374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          128374                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           238                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10346875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10346875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       128612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       128612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43474.264706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43474.264706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9967500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9967500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41880.252101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41880.252101                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           368.084247                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              762740                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               439                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1737.448747                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   368.084247                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.718915                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.718915                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            257462                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           257462                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       157605                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           157605                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       157605                       # number of overall hits
system.cpu.dcache.overall_hits::total          157605                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          845                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            845                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          845                       # number of overall misses
system.cpu.dcache.overall_misses::total           845                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     65472625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     65472625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     65472625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     65472625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       158450                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       158450                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       158450                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       158450                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005333                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005333                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77482.396450                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77482.396450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77482.396450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77482.396450                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.dcache.writebacks::total               333                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          153                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          153                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5378                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5378                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     52657875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     52657875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     52657875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     52657875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11956250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11956250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004367                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004367                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004367                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004367                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76095.195087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76095.195087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76095.195087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76095.195087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2223.177761                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2223.177761                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    692                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        98737                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           98737                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          497                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           497                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     38765125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     38765125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        99234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        99234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77998.239437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77998.239437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          551                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          551                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     37960125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37960125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11956250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11956250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76842.358300                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76842.358300                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21699.183303                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21699.183303                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        59216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        59216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76745.689655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76745.689655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4827                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4827                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14697750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14697750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74231.060606                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74231.060606                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              160009                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1204                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            132.897841                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            634492                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           634492                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84594107500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
