Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "opb_intc_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/opb_intc_0_wrapper.ngc"

---- Source Options
Top Module Name                    : opb_intc_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/intc_pkg.vhd" in Library intc_core_v1_00_c.
Package <intc_pkg> compiled.
Package body <intc_pkg> compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/kind_of_edge.vhd" in Library intc_core_v1_00_c.
Entity <kind_of_edge> compiled.
Entity <kind_of_edge> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/bus_mux_le.vhd" in Library intc_core_v1_00_c.
Entity <bus_mux_le> compiled.
Entity <bus_mux_le> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/edge_det_bit.vhd" in Library intc_core_v1_00_c.
Entity <edge_det_bit> compiled.
Entity <edge_det_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/lvl_det_bit.vhd" in Library intc_core_v1_00_c.
Entity <lvl_det_bit> compiled.
Entity <lvl_det_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v1_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/wr_reg_decode.vhd" in Library intc_core_v1_00_c.
Entity <wr_reg_decode> compiled.
Entity <wr_reg_decode> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/ier_logic.vhd" in Library intc_core_v1_00_c.
Entity <ier_logic> compiled.
Entity <ier_logic> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/mer_reg.vhd" in Library intc_core_v1_00_c.
Entity <mer_reg> compiled.
Entity <mer_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/opt_regs.vhd" in Library intc_core_v1_00_c.
Entity <opt_regs> compiled.
Entity <opt_regs> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/detect_intr.vhd" in Library intc_core_v1_00_c.
Entity <detect_intr> compiled.
Entity <detect_intr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v1_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/pulse_gen.vhd" in Library intc_core_v1_00_c.
Entity <pulse_gen> compiled.
Entity <pulse_gen> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/irq_gen.vhd" in Library intc_core_v1_00_c.
Entity <irq_gen> compiled.
Entity <irq_gen> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/int_det.vhd" in Library intc_core_v1_00_c.
Entity <int_det> compiled.
Entity <int_det> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/regs.vhd" in Library intc_core_v1_00_c.
Entity <regs> compiled.
Entity <regs> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/intc_core.vhd" in Library intc_core_v1_00_c.
Entity <intc_core> compiled.
Entity <intc_core> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" in Library opb_intc_v1_00_c.
Entity <opb_intfc> compiled.
Entity <opb_intfc> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intc.vhd" in Library opb_intc_v1_00_c.
Entity <opb_intc> compiled.
Entity <opb_intc> (Architecture <imp>) compiled.
Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/opb_intc_0_wrapper.vhd" in Library work.
Entity <opb_intc_0_wrapper> compiled.
Entity <opb_intc_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <opb_intc_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <opb_intc> in library <opb_intc_v1_00_c> (architecture <imp>) with generics.
	C_BASEADDR = "01000001001000000000000000000000"
	C_FAMILY = "virtex2p"
	C_HAS_CIE = 1
	C_HAS_IPR = 1
	C_HAS_IVR = 1
	C_HAS_SIE = 1
	C_HIGHADDR = "01000001001000001111111111111111"
	C_IRQ_ACTIVE = '1'
	C_IRQ_IS_LEVEL = 1
	C_KIND_OF_EDGE = "00000000000000000000000000000000"
	C_KIND_OF_INTR = "00000000000000000000000000000000"
	C_KIND_OF_LVL = "00000000000000000000000000000011"
	C_NUM_INTR_INPUTS = 2
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0

Analyzing hierarchy for entity <intc_core> in library <intc_core_v1_00_c> (architecture <imp>) with generics.
	C_DWIDTH = 32
	C_FAMILY = "virtex2p"
	C_HAS_CIE = true
	C_HAS_IPR = true
	C_HAS_IVR = true
	C_HAS_SIE = true
	C_IRQ_ACTIVE = '1'
	C_IRQ_IS_LEVEL = true
	C_KIND_OF_EDGE = "00000000000000000000000000000000"
	C_KIND_OF_INTR = "00000000000000000000000000000000"
	C_KIND_OF_LVL = "00000000000000000000000000000011"
	C_NUM_INTR_INPUTS = 2
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0

Analyzing hierarchy for entity <opb_intfc> in library <opb_intc_v1_00_c> (architecture <imp>) with generics.
	C_BASE_NUM_BITS = 16
	C_FAMILY = "virtex2p"
	C_INTC_BASEADDR = "01000001001000000000000000000000"
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0

Analyzing hierarchy for entity <irq_gen> in library <intc_core_v1_00_c> (architecture <imp>) with generics.
	C_ACK_ACTIVE = '1'
	C_INT_ACTIVE = '1'
	C_IRQ_ACTIVE = '1'
	C_IRQ_IS_LEVEL = true
	C_NUM_INTS = 2

Analyzing hierarchy for entity <int_det> in library <intc_core_v1_00_c> (architecture <imp>) with generics.
	C_FAMILY = "virtex2p"
	C_KIND_OF_EDGE = "00000000000000000000000000000000"
	C_KIND_OF_INTR = "00000000000000000000000000000000"
	C_KIND_OF_LVL = "00000000000000000000000000000011"
	C_NUM_INTS = 2
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0

Analyzing hierarchy for entity <regs> in library <intc_core_v1_00_c> (architecture <imp>) with generics.
	C_DWIDTH = 32
	C_FAMILY = "virtex2p"
	C_HAS_CIE = true
	C_HAS_IPR = true
	C_HAS_IVR = true
	C_HAS_SIE = true
	C_RWIDTH = 2
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0

Analyzing hierarchy for entity <pulse_gen> in library <intc_core_v1_00_c> (architecture <imp>) with generics.
	C_ACK_ACTIVE = '1'
	C_ACK_ENDS_PLS = true
	C_OUT_ACTIVE = '1'
	C_TRIG_ACTIVE = '1'

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 2
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <detect_intr> in library <intc_core_v1_00_c> (architecture <imp>) with generics.
	C_FAMILY = "virtex2p"
	C_KIND_OF_EDGE = "00000000000000000000000000000000"
	C_KIND_OF_INTR = "00000000000000000000000000000000"
	C_KIND_OF_LVL = "00000000000000000000000000000011"
	C_NUM_INTS = 2
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0

Analyzing hierarchy for entity <bus_mux_le> in library <intc_core_v1_00_c> (architecture <imp>) with generics.
	C_N = 8
	C_SW = 3
	C_W = 2

Analyzing hierarchy for entity <wr_reg_decode> in library <intc_core_v1_00_c> (architecture <imp>) with generics.
	C_HAS_CIE = true
	C_HAS_SIE = true
	C_WIDTH = 2

Analyzing hierarchy for entity <ier_logic> in library <intc_core_v1_00_c> (architecture <imp>) with generics.
	C_HAS_CIE = true
	C_HAS_SIE = true
	C_SEL_WIDTH = 2
	C_WIDTH = 2

Analyzing hierarchy for entity <mer_reg> in library <intc_core_v1_00_c> (architecture <imp>) with generics.
	C_WIDTH = 2
WARNING:Xst:1994 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/mer_reg.vhd" line 119: Null range in type of signal <upper_bits>.

Analyzing hierarchy for entity <opt_regs> in library <intc_core_v1_00_c> (architecture <imp>) with generics.
	C_HAS_IPR = true
	C_HAS_IVR = true
	C_WIDTH = 2

Analyzing hierarchy for entity <lvl_det_bit> in library <intc_core_v1_00_c> (architecture <imp>) with generics.
	C_FAMILY = "virtex2p"
	C_LVL_POLARITY = '1'
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0

Analyzing hierarchy for entity <bus_mux_le> in library <intc_core_v1_00_c> (architecture <imp>) with generics.
	C_N = 3
	C_SW = 2
	C_W = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <opb_intc_0_wrapper> in library <work> (Architecture <STRUCTURE>).
    Set user-defined property "X_CORE_INFO =  opb_intc_v1_00_c" for unit <opb_intc>.
Entity <opb_intc_0_wrapper> analyzed. Unit <opb_intc_0_wrapper> generated.

Analyzing generic Entity <opb_intc> in library <opb_intc_v1_00_c> (Architecture <imp>).
	C_BASEADDR = "01000001001000000000000000000000"
	C_FAMILY = "virtex2p"
	C_HAS_CIE = 1
	C_HAS_IPR = 1
	C_HAS_IVR = 1
	C_HAS_SIE = 1
	C_HIGHADDR = "01000001001000001111111111111111"
	C_IRQ_ACTIVE = '1'
	C_IRQ_IS_LEVEL = 1
	C_KIND_OF_EDGE = "00000000000000000000000000000000"
	C_KIND_OF_INTR = "00000000000000000000000000000000"
	C_KIND_OF_LVL = "00000000000000000000000000000011"
	C_NUM_INTR_INPUTS = 2
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0
Entity <opb_intc> analyzed. Unit <opb_intc> generated.

Analyzing generic Entity <intc_core> in library <intc_core_v1_00_c> (Architecture <imp>).
	C_DWIDTH = 32
	C_FAMILY = "virtex2p"
	C_HAS_CIE = true
	C_HAS_IPR = true
	C_HAS_IVR = true
	C_HAS_SIE = true
	C_IRQ_ACTIVE = '1'
	C_IRQ_IS_LEVEL = true
	C_KIND_OF_EDGE = "00000000000000000000000000000000"
	C_KIND_OF_INTR = "00000000000000000000000000000000"
	C_KIND_OF_LVL = "00000000000000000000000000000011"
	C_NUM_INTR_INPUTS = 2
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0
Entity <intc_core> analyzed. Unit <intc_core> generated.

Analyzing generic Entity <irq_gen> in library <intc_core_v1_00_c> (Architecture <imp>).
	C_ACK_ACTIVE = '1'
	C_INT_ACTIVE = '1'
	C_IRQ_ACTIVE = '1'
	C_IRQ_IS_LEVEL = true
	C_NUM_INTS = 2
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/irq_gen.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/irq_gen.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/irq_gen.vhd" line 226: Instantiating black box module <fdr>.
Entity <irq_gen> analyzed. Unit <irq_gen> generated.

Analyzing generic Entity <pulse_gen> in library <intc_core_v1_00_c> (Architecture <imp>).
	C_ACK_ACTIVE = '1'
	C_ACK_ENDS_PLS = true
	C_OUT_ACTIVE = '1'
	C_TRIG_ACTIVE = '1'
Entity <pulse_gen> analyzed. Unit <pulse_gen> generated.

Analyzing generic Entity <or_gate> in library <proc_common_v1_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 2
	C_USE_LUT_OR = true
Entity <or_gate> analyzed. Unit <or_gate> generated.

Analyzing generic Entity <int_det> in library <intc_core_v1_00_c> (Architecture <imp>).
	C_FAMILY = "virtex2p"
	C_KIND_OF_EDGE = "00000000000000000000000000000000"
	C_KIND_OF_INTR = "00000000000000000000000000000000"
	C_KIND_OF_LVL = "00000000000000000000000000000011"
	C_NUM_INTS = 2
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0
Entity <int_det> analyzed. Unit <int_det> generated.

Analyzing generic Entity <detect_intr> in library <intc_core_v1_00_c> (Architecture <imp>).
	C_FAMILY = "virtex2p"
	C_KIND_OF_EDGE = "00000000000000000000000000000000"
	C_KIND_OF_INTR = "00000000000000000000000000000000"
	C_KIND_OF_LVL = "00000000000000000000000000000011"
	C_NUM_INTS = 2
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0
Entity <detect_intr> analyzed. Unit <detect_intr> generated.

Analyzing generic Entity <lvl_det_bit> in library <intc_core_v1_00_c> (Architecture <imp>).
	C_FAMILY = "virtex2p"
	C_LVL_POLARITY = '1'
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/lvl_det_bit.vhd" line 138: Instantiating black box module <fdre>.
Entity <lvl_det_bit> analyzed. Unit <lvl_det_bit> generated.

Analyzing generic Entity <regs> in library <intc_core_v1_00_c> (Architecture <imp>).
	C_DWIDTH = 32
	C_FAMILY = "virtex2p"
	C_HAS_CIE = true
	C_HAS_IPR = true
	C_HAS_IVR = true
	C_HAS_SIE = true
	C_RWIDTH = 2
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/regs.vhd" line 285: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/regs.vhd" line 285: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/regs.vhd" line 299: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/regs.vhd" line 299: Instantiating black box module <fdre>.
Entity <regs> analyzed. Unit <regs> generated.

Analyzing generic Entity <bus_mux_le.1> in library <intc_core_v1_00_c> (Architecture <imp>).
	C_N = 8
	C_SW = 3
	C_W = 2
Entity <bus_mux_le.1> analyzed. Unit <bus_mux_le.1> generated.

Analyzing generic Entity <wr_reg_decode> in library <intc_core_v1_00_c> (Architecture <imp>).
	C_HAS_CIE = true
	C_HAS_SIE = true
	C_WIDTH = 2
INFO:Xst:1561 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/wr_reg_decode.vhd" line 161: Mux is complete : default of case is discarded
Entity <wr_reg_decode> analyzed. Unit <wr_reg_decode> generated.

Analyzing generic Entity <ier_logic> in library <intc_core_v1_00_c> (Architecture <imp>).
	C_HAS_CIE = true
	C_HAS_SIE = true
	C_SEL_WIDTH = 2
	C_WIDTH = 2
Entity <ier_logic> analyzed. Unit <ier_logic> generated.

Analyzing generic Entity <bus_mux_le.2> in library <intc_core_v1_00_c> (Architecture <imp>).
	C_N = 3
	C_SW = 2
	C_W = 2
Entity <bus_mux_le.2> analyzed. Unit <bus_mux_le.2> generated.

Analyzing generic Entity <mer_reg> in library <intc_core_v1_00_c> (Architecture <imp>).
	C_WIDTH = 2
WARNING:Xst:1994 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/mer_reg.vhd" line 119: Null range in type of signal <upper_bits>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/mer_reg.vhd" line 125: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/mer_reg.vhd" line 135: Instantiating black box module <fdre>.
WARNING:Xst:1995 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/mer_reg.vhd" line 145: Use of null array on signal <upper_bits> is not supported.
Entity <mer_reg> analyzed. Unit <mer_reg> generated.

Analyzing generic Entity <opt_regs> in library <intc_core_v1_00_c> (Architecture <imp>).
	C_HAS_IPR = true
	C_HAS_IVR = true
	C_WIDTH = 2
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/opt_regs.vhd" line 149: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/opt_regs.vhd" line 149: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/opt_regs.vhd" line 198: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/opt_regs.vhd" line 198: Instantiating black box module <fdr>.
Entity <opt_regs> analyzed. Unit <opt_regs> generated.

Analyzing generic Entity <opb_intfc> in library <opb_intc_v1_00_c> (Architecture <imp>).
	C_BASE_NUM_BITS = 16
	C_FAMILY = "virtex2p"
	C_INTC_BASEADDR = "01000001001000000000000000000000"
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_U_SET = "intc"
	C_X = 0
	C_Y = 0
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 215: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 228: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 241: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 252: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 261: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 270: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 282: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 282: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 282: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 282: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 292: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 301: Instantiating black box module <fdr>.
Entity <opb_intfc> analyzed. Unit <opb_intfc> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pulse_gen>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/pulse_gen.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <pulse_gen> synthesized.


Synthesizing Unit <or_gate>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate> synthesized.


Synthesizing Unit <bus_mux_le_1>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/bus_mux_le.vhd".
    Found 2-bit 8-to-1 multiplexer for signal <Bus_out>.
    Summary:
	inferred   2 Multiplexer(s).
Unit <bus_mux_le_1> synthesized.


Synthesizing Unit <wr_reg_decode>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/wr_reg_decode.vhd".
Unit <wr_reg_decode> synthesized.


Synthesizing Unit <bus_mux_le_2>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/bus_mux_le.vhd".
    Found 2-bit 4-to-1 multiplexer for signal <Bus_out>.
    Summary:
	inferred   2 Multiplexer(s).
Unit <bus_mux_le_2> synthesized.


Synthesizing Unit <opb_intfc>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intfc.vhd".
WARNING:Xst:647 - Input <OPB_seqAddr> is never used.
WARNING:Xst:646 - Signal <intc_addr<0:26>> is assigned but never used.
WARNING:Xst:646 - Signal <intc_addr<30:31>> is assigned but never used.
Unit <opb_intfc> synthesized.


Synthesizing Unit <irq_gen>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/irq_gen.vhd".
Unit <irq_gen> synthesized.


Synthesizing Unit <lvl_det_bit>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/lvl_det_bit.vhd".
Unit <lvl_det_bit> synthesized.


Synthesizing Unit <ier_logic>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/ier_logic.vhd".
Unit <ier_logic> synthesized.


Synthesizing Unit <mer_reg>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/mer_reg.vhd".
Unit <mer_reg> synthesized.


Synthesizing Unit <opt_regs>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/opt_regs.vhd".
Unit <opt_regs> synthesized.


Synthesizing Unit <regs>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/regs.vhd".
WARNING:Xst:647 - Input <Wr_data<31:2>> is never used.
Unit <regs> synthesized.


Synthesizing Unit <detect_intr>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/detect_intr.vhd".
Unit <detect_intr> synthesized.


Synthesizing Unit <int_det>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/int_det.vhd".
Unit <int_det> synthesized.


Synthesizing Unit <intc_core>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/hdl/vhdl/intc_core.vhd".
WARNING:Xst:646 - Signal <one_int_en> is assigned but never used.
WARNING:Xst:646 - Signal <one_sw_int> is assigned but never used.
WARNING:Xst:646 - Signal <clr_int> is assigned but never used.
Unit <intc_core> synthesized.


Synthesizing Unit <opb_intc>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/hdl/vhdl/opb_intc.vhd".
Unit <opb_intc> synthesized.


Synthesizing Unit <opb_intc_0_wrapper>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/opb_intc_0_wrapper.vhd".
Unit <opb_intc_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 2
 2-bit 4-to-1 multiplexer                              : 1
 2-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state> on signal <current_state[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 gen_pulse | 01
 wait_ack  | 11
-----------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 122
 Flip-Flops                                            : 122
# Multiplexers                                         : 2
 2-bit 4-to-1 multiplexer                              : 1
 2-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <opb_intc_0_wrapper> ...

Optimizing unit <opb_intfc> ...

Optimizing unit <regs> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> in Unit <opb_intc_0_wrapper> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0_wrapper> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0_wrapper> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 122
 Flip-Flops                                            : 122

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/opb_intc_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 112

Cell Usage :
# BELS                             : 67
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 8
#      LUT2_D                      : 2
#      LUT2_L                      : 3
#      LUT3                        : 5
#      LUT3_L                      : 2
#      LUT4                        : 33
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXCY                       : 3
#      MUXF5                       : 4
#      VCC                         : 1
# FlipFlops/Latches                : 122
#      FDR                         : 84
#      FDRE                        : 38
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                      86  out of  13696     0%  
 Number of Slice Flip Flops:           122  out of  27392     0%  
 Number of 4 input LUTs:                58  out of  27392     0%  
 Number of IOs:                        112
 Number of bonded IOBs:                  0  out of    556     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                               | Load  |
-----------------------------------+---------------------------------------------------------------------+-------+
OPB_Clk                            | NONE(opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I)| 122   |
-----------------------------------+---------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.059ns (Maximum Frequency: 246.351MHz)
   Minimum input arrival time before clock: 4.984ns
   Maximum output required time after clock: 1.159ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 4.059ns (frequency: 246.351MHz)
  Total number of paths / destination ports: 748 / 128
-------------------------------------------------------------------------
Delay:               4.059ns (Levels of Logic = 5)
  Source:            opb_intc_0/OPB_INTFC_I/RNW_REG_I (FF)
  Destination:       opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FFd1 (FF)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: opb_intc_0/OPB_INTFC_I/RNW_REG_I to opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.370   0.451  opb_intc_0/OPB_INTFC_I/RNW_REG_I (opb_intc_0/OPB_INTFC_I/rnw_reg)
     LUT4:I3->O            2   0.275   0.396  opb_intc_0/OPB_INTFC_I/Intc_wr1_SW0 (N74)
     LUT4:I2->O           13   0.275   0.540  opb_intc_0/OPB_INTFC_I/Intc_wr1 (opb_intc_0/intc_write)
     LUT4:I2->O            1   0.275   0.370  opb_intc_0/INTC_CORE_I/IRQ_GEN_I/OR_ACKS_I/Y_0_or0000_SW1 (N38)
     LUT4_D:I3->O          1   0.275   0.349  opb_intc_0/INTC_CORE_I/IRQ_GEN_I/OR_ACKS_I/Y_0_or0000 (opb_intc_0/INTC_CORE_I/IRQ_GEN_I/or_acks)
     LUT3:I2->O            1   0.275   0.000  opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FFd1-In1 (opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FFd1-In)
     FDR:D                     0.208          opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FFd1
    ----------------------------------------
    Total                      4.059ns (1.953ns logic, 2.106ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 1104 / 238
-------------------------------------------------------------------------
Offset:              4.984ns (Levels of Logic = 9)
  Source:            OPB_ABus<11> (PAD)
  Destination:       opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FFd1 (FF)
  Destination Clock: OPB_Clk rising

  Data Path: OPB_ABus<11> to opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.275   0.000  opb_intc_0/OPB_INTFC_I/intc_select_and0000_wg_lut<0> (N11)
     MUXCY:S->O            1   0.334   0.000  opb_intc_0/OPB_INTFC_I/intc_select_and0000_wg_cy<0> (opb_intc_0/OPB_INTFC_I/intc_select_and0000_wg_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  opb_intc_0/OPB_INTFC_I/intc_select_and0000_wg_cy<1> (opb_intc_0/OPB_INTFC_I/intc_select_and0000_wg_cy<1>)
     MUXCY:CI->O           4   0.416   0.549  opb_intc_0/OPB_INTFC_I/intc_select_and0000_wg_cy<2> (opb_intc_0/OPB_INTFC_I/intc_select1)
     LUT4:I0->O            2   0.275   0.396  opb_intc_0/OPB_INTFC_I/Intc_wr1_SW0 (N74)
     LUT4:I2->O           13   0.275   0.540  opb_intc_0/OPB_INTFC_I/Intc_wr1 (opb_intc_0/intc_write)
     LUT4:I2->O            1   0.275   0.370  opb_intc_0/INTC_CORE_I/IRQ_GEN_I/OR_ACKS_I/Y_0_or0000_SW1 (N38)
     LUT4_D:I3->O          1   0.275   0.349  opb_intc_0/INTC_CORE_I/IRQ_GEN_I/OR_ACKS_I/Y_0_or0000 (opb_intc_0/INTC_CORE_I/IRQ_GEN_I/or_acks)
     LUT3:I2->O            1   0.275   0.000  opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FFd1-In1 (opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FFd1-In)
     FDR:D                     0.208          opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FFd1
    ----------------------------------------
    Total                      4.984ns (2.780ns logic, 2.204ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 36 / 35
-------------------------------------------------------------------------
Offset:              1.159ns (Levels of Logic = 1)
  Source:            opb_intc_0/INTC_CORE_I/REGS_I/MER_REG_I/GLB_EN_BIT_I (FF)
  Destination:       Irq (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: opb_intc_0/INTC_CORE_I/REGS_I/MER_REG_I/GLB_EN_BIT_I to Irq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.370   0.514  opb_intc_0/INTC_CORE_I/REGS_I/MER_REG_I/GLB_EN_BIT_I (opb_intc_0/INTC_CORE_I/global_enable)
     LUT2:I0->O            0   0.275   0.000  opb_intc_0/INTC_CORE_I/IRQ_GEN_I/Irq1 (Irq)
    ----------------------------------------
    Total                      1.159ns (0.645ns logic, 0.514ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
CPU : 7.95 / 8.03 s | Elapsed : 8.00 / 8.00 s
 
--> 

Total memory usage is 219176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  130 (   0 filtered)
Number of infos    :    5 (   0 filtered)

