{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523389936008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523389936009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 15:52:09 2018 " "Processing started: Tue Apr 10 15:52:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523389936009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389936009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qsys_lab -c qsys_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off qsys_lab -c qsys_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389936009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523389943212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/qsys_lab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab/synthesis/qsys_lab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_lab-rtl " "Found design unit 1: qsys_lab-rtl" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953653 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab " "Found entity 1: qsys_lab" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/qsys_lab_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab/synthesis/qsys_lab_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_lab_rst_controller-rtl " "Found design unit 1: qsys_lab_rst_controller-rtl" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953655 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_rst_controller " "Found entity 1: qsys_lab_rst_controller" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_lab_rst_controller_001-rtl " "Found design unit 1: qsys_lab_rst_controller_001-rtl" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953657 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_rst_controller_001 " "Found entity 1: qsys_lab_rst_controller_001" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys_lab/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys_lab/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_irq_mapper_001 " "Found entity 1: qsys_lab_irq_mapper_001" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_irq_mapper_001.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_irq_mapper " "Found entity 1: qsys_lab_irq_mapper" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_irq_mapper.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1 " "Found entity 1: qsys_lab_mm_interconnect_1" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_lab_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953728 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_rsp_mux " "Found entity 1: qsys_lab_mm_interconnect_1_rsp_mux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_rsp_demux " "Found entity 1: qsys_lab_mm_interconnect_1_rsp_demux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_cmd_mux " "Found entity 1: qsys_lab_mm_interconnect_1_cmd_mux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_cmd_demux " "Found entity 1: qsys_lab_mm_interconnect_1_cmd_demux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953869 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953869 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953869 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953869 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523389953891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "qsys_lab/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523389953920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "qsys_lab/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953971 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys_lab/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_lab_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523389953994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_lab_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523389953994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_router_002_default_decode " "Found entity 1: qsys_lab_mm_interconnect_1_router_002_default_decode" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953995 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_lab_mm_interconnect_1_router_002 " "Found entity 2: qsys_lab_mm_interconnect_1_router_002" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389953995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389953995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_lab_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523389954011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_lab_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523389954011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_router_default_decode " "Found entity 1: qsys_lab_mm_interconnect_1_router_default_decode" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954013 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_lab_mm_interconnect_1_router " "Found entity 2: qsys_lab_mm_interconnect_1_router" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0 " "Found entity 1: qsys_lab_mm_interconnect_0" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_lab_mm_interconnect_0_rsp_mux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_lab_mm_interconnect_0_rsp_demux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_lab_mm_interconnect_0_cmd_mux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_lab_mm_interconnect_0_cmd_demux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_lab_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523389954161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_lab_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523389954161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_lab_mm_interconnect_0_router_002_default_decode" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954162 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_lab_mm_interconnect_0_router_002 " "Found entity 2: qsys_lab_mm_interconnect_0_router_002" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_lab_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523389954170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_lab_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523389954170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_lab_mm_interconnect_0_router_default_decode" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954172 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_lab_mm_interconnect_0_router " "Found entity 2: qsys_lab_mm_interconnect_0_router" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_lab_custom_component-Structure " "Found design unit 1: qsys_lab_custom_component-Structure" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954175 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_custom_component " "Found entity 1: qsys_lab_custom_component" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_hps_0 " "Found entity 1: qsys_lab_hps_0" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_hps_0_hps_io " "Found entity 1: qsys_lab_hps_0_hps_io" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "qsys_lab/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_hps_0_hps_io_border " "Found entity 1: qsys_lab_hps_0_hps_io_border" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_hps_0_fpga_interfaces " "Found entity 1: qsys_lab_hps_0_fpga_interfaces" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_fpga_interfaces.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_SWITCHES " "Found entity 1: qsys_lab_SWITCHES" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_SWITCHES.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_SWITCHES.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_SRAM " "Found entity 1: qsys_lab_SRAM" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_PUSHBUTTONS " "Found entity 1: qsys_lab_PUSHBUTTONS" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_PUSHBUTTONS.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_PUSHBUTTONS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_LEDS " "Found entity 1: qsys_lab_LEDS" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_LEDS.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_HEX5_HEX4 " "Found entity 1: qsys_lab_HEX5_HEX4" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_HEX5_HEX4.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_HEX5_HEX4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_HEX3_HEX0 " "Found entity 1: qsys_lab_HEX3_HEX0" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_HEX3_HEX0.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_HEX3_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_lab_function-Behavior " "Found design unit 1: qsys_lab_function-Behavior" {  } { { "qsys_lab_function.vhd" "" { Text "C:/Lab5/qsys_lab_function.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954481 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_function " "Found entity 1: qsys_lab_function" {  } { { "qsys_lab_function.vhd" "" { Text "C:/Lab5/qsys_lab_function.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsys_lab " "Elaborating entity \"qsys_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523389954627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_HEX3_HEX0 qsys_lab_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"qsys_lab_HEX3_HEX0\" for hierarchy \"qsys_lab_HEX3_HEX0:hex3_hex0\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "hex3_hex0" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_HEX5_HEX4 qsys_lab_HEX5_HEX4:hex5_hex4 " "Elaborating entity \"qsys_lab_HEX5_HEX4\" for hierarchy \"qsys_lab_HEX5_HEX4:hex5_hex4\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "hex5_hex4" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_LEDS qsys_lab_LEDS:leds " "Elaborating entity \"qsys_lab_LEDS\" for hierarchy \"qsys_lab_LEDS:leds\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "leds" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_PUSHBUTTONS qsys_lab_PUSHBUTTONS:pushbuttons " "Elaborating entity \"qsys_lab_PUSHBUTTONS\" for hierarchy \"qsys_lab_PUSHBUTTONS:pushbuttons\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "pushbuttons" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_SRAM qsys_lab_SRAM:sram " "Elaborating entity \"qsys_lab_SRAM\" for hierarchy \"qsys_lab_SRAM:sram\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "sram" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_lab_SRAM:sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" "the_altsyncram" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_lab_SRAM:sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_lab_SRAM:sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389954723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389954723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389954723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389954723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389954723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389954723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389954723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389954723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389954723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389954723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389954723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389954723 ""}  } { { "qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523389954723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aff1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aff1 " "Found entity 1: altsyncram_aff1" {  } { { "db/altsyncram_aff1.tdf" "" { Text "C:/Lab5/db/altsyncram_aff1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389954775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aff1 qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_aff1:auto_generated " "Elaborating entity \"altsyncram_aff1\" for hierarchy \"qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_aff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_SWITCHES qsys_lab_SWITCHES:switches " "Elaborating entity \"qsys_lab_SWITCHES\" for hierarchy \"qsys_lab_SWITCHES:switches\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "switches" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_hps_0 qsys_lab_hps_0:hps_0 " "Elaborating entity \"qsys_lab_hps_0\" for hierarchy \"qsys_lab_hps_0:hps_0\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "hps_0" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_hps_0_fpga_interfaces qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"qsys_lab_hps_0_fpga_interfaces\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" "fpga_interfaces" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_hps_0_hps_io qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io " "Elaborating entity \"qsys_lab_hps_0_hps_io\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" "hps_io" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_hps_0_hps_io_border qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border " "Elaborating entity \"qsys_lab_hps_0_hps_io_border\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" "border" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523389954845 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523389954845 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954846 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389954851 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954852 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1523389954857 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523389954857 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523389954858 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523389954858 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954859 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523389954874 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523389954874 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954876 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..176\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..176\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523389954880 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[143..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[143..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523389954880 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523389954880 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523389954880 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523389954880 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389954985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389955021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389955021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389955021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389955021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389955021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389955021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389955021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523389955021 ""}  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523389955021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Lab5/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523389955063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389955063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523389955209 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523389955210 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523389955210 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523389955210 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523389955210 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523389955210 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_custom_component qsys_lab_custom_component:qsys_lab_custom_component_0 " "Elaborating entity \"qsys_lab_custom_component\" for hierarchy \"qsys_lab_custom_component:qsys_lab_custom_component_0\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "qsys_lab_custom_component_0" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_function qsys_lab_custom_component:qsys_lab_custom_component_0\|qsys_lab_function:component_inst " "Elaborating entity \"qsys_lab_function\" for hierarchy \"qsys_lab_custom_component:qsys_lab_custom_component_0\|qsys_lab_function:component_inst\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" "component_inst" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0 qsys_lab_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_lab_mm_interconnect_0\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "mm_interconnect_0" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_translator" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_s1_agent\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_agent" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_agent_rsp_fifo" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_agent_rdata_fifo" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_router qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router:router " "Elaborating entity \"qsys_lab_mm_interconnect_0_router\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router:router\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "router" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_router_default_decode qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router:router\|qsys_lab_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_lab_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router:router\|qsys_lab_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_router_002 qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_lab_mm_interconnect_0_router_002\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "router_002" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_router_002_default_decode qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router_002:router_002\|qsys_lab_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_lab_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router_002:router_002\|qsys_lab_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_burst_adapter" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_cmd_demux qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_lab_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "cmd_demux" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_cmd_mux qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_lab_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "cmd_mux" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_rsp_demux qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_lab_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "rsp_demux" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_rsp_mux qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_lab_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "rsp_mux" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_rsp_width_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_rsp_width_adapter" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955370 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523389955372 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523389955372 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523389955373 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_cmd_width_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_cmd_width_adapter" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955375 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523389955377 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523389955377 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_avalon_st_adapter qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_lab_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1 qsys_lab_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"qsys_lab_mm_interconnect_1\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "mm_interconnect_1" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:qsys_lab_custom_component_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:qsys_lab_custom_component_0_avalon_slave_0_translator\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "qsys_lab_custom_component_0_avalon_slave_0_translator" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "leds_s1_translator" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 1117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:qsys_lab_custom_component_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:qsys_lab_custom_component_0_avalon_slave_0_agent\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "qsys_lab_custom_component_0_avalon_slave_0_agent" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:qsys_lab_custom_component_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:qsys_lab_custom_component_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_router qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router:router " "Elaborating entity \"qsys_lab_mm_interconnect_1_router\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router:router\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "router" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_router_default_decode qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router:router\|qsys_lab_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"qsys_lab_mm_interconnect_1_router_default_decode\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router:router\|qsys_lab_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_router_002 qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"qsys_lab_mm_interconnect_1_router_002\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router_002:router_002\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "router_002" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_router_002_default_decode qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router_002:router_002\|qsys_lab_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_lab_mm_interconnect_1_router_002_default_decode\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router_002:router_002\|qsys_lab_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "qsys_lab_custom_component_0_avalon_slave_0_burst_adapter" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_cmd_demux qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"qsys_lab_mm_interconnect_1_cmd_demux\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "cmd_demux" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_cmd_mux qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"qsys_lab_mm_interconnect_1_cmd_mux\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "cmd_mux" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_rsp_demux qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"qsys_lab_mm_interconnect_1_rsp_demux\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "rsp_demux" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_rsp_mux qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"qsys_lab_mm_interconnect_1_rsp_mux\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "rsp_mux" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 3058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_irq_mapper qsys_lab_irq_mapper:irq_mapper " "Elaborating entity \"qsys_lab_irq_mapper\" for hierarchy \"qsys_lab_irq_mapper:irq_mapper\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "irq_mapper" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_irq_mapper_001 qsys_lab_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"qsys_lab_irq_mapper_001\" for hierarchy \"qsys_lab_irq_mapper_001:irq_mapper_001\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "irq_mapper_001" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_rst_controller qsys_lab_rst_controller:rst_controller " "Elaborating entity \"qsys_lab_rst_controller\" for hierarchy \"qsys_lab_rst_controller:rst_controller\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "rst_controller" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller.vhd" "rst_controller" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys_lab/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys_lab/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Lab5/qsys_lab/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_rst_controller_001 qsys_lab_rst_controller_001:rst_controller_001 " "Elaborating entity \"qsys_lab_rst_controller_001\" for hierarchy \"qsys_lab_rst_controller_001:rst_controller_001\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "rst_controller_001" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955965 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req qsys_lab_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at qsys_lab_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523389955977 "|qsys_lab|qsys_lab_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_lab_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_lab_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389955981 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523389962632 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO0~synth " "Node \"hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO1~synth " "Node \"hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO2~synth " "Node \"hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO3~synth " "Node \"hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_CMD~synth " "Node \"hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D0~synth " "Node \"hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D1~synth " "Node \"hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D2~synth " "Node \"hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D3~synth " "Node \"hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D0~synth " "Node \"hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D1~synth " "Node \"hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D2~synth " "Node \"hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D3~synth " "Node \"hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D4~synth " "Node \"hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D5~synth " "Node \"hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D6~synth " "Node \"hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D7~synth " "Node \"hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[32\]~synth " "Node \"memory_mem_dq\[32\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[33\]~synth " "Node \"memory_mem_dq\[33\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[34\]~synth " "Node \"memory_mem_dq\[34\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[35\]~synth " "Node \"memory_mem_dq\[35\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[36\]~synth " "Node \"memory_mem_dq\[36\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[37\]~synth " "Node \"memory_mem_dq\[37\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[38\]~synth " "Node \"memory_mem_dq\[38\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[39\]~synth " "Node \"memory_mem_dq\[39\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[4\]~synth " "Node \"memory_mem_dqs\[4\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[4\]~synth " "Node \"memory_mem_dqs_n\[4\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523389964747 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1523389964747 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389965013 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "476 " "476 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523389966921 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "qsys_lab_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"qsys_lab_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523389967200 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ECSE325_QSYS 24 " "Ignored 24 assignments for entity \"ECSE325_QSYS\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967897 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1523389967897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_tutorial 24 " "Ignored 24 assignments for entity \"qsys_tutorial\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity qsys_tutorial -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523389967898 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1523389967898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Lab5/output_files/qsys_lab.map.smsg " "Generated suppressed messages file C:/Lab5/output_files/qsys_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523389968137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 0 0 0 " "Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523390137523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523390137523 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4296 " "Implemented 4296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523390138016 ""} { "Info" "ICUT_CUT_TM_OPINS" "115 " "Implemented 115 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523390138016 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1523390138016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3274 " "Implemented 3274 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523390138016 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1523390138016 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1523390138016 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1523390138016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523390138016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1212 " "Peak virtual memory: 1212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523390138105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 15:55:38 2018 " "Processing ended: Tue Apr 10 15:55:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523390138105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:29 " "Elapsed time: 00:03:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523390138105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:36 " "Total CPU time (on all processors): 00:03:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523390138105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523390138105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1523390148139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523390148140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 15:55:41 2018 " "Processing started: Tue Apr 10 15:55:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523390148140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523390148140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off qsys_lab -c qsys_lab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off qsys_lab -c qsys_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523390148140 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1523390148237 ""}
{ "Info" "0" "" "Project  = qsys_lab" {  } {  } 0 0 "Project  = qsys_lab" 0 0 "Fitter" 0 0 1523390148238 ""}
{ "Info" "0" "" "Revision = qsys_lab" {  } {  } 0 0 "Revision = qsys_lab" 0 0 "Fitter" 0 0 1523390148238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1523390148484 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "qsys_lab 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"qsys_lab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523390150114 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523390150175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523390150175 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523390150755 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1523390155665 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1523390155838 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "90 213 " "No exact pin location assignment(s) for 90 pins of 213 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1523390156461 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_oct_rzqin } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 688 10611 11489 0 0 ""}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1523390156494 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1523390156494 ""}
{ "Error" "EFPP_CONSTRAINT_PROPAGATION_FAILURE" "1 (1 HPS_INTERFACE_CLOCKS_RESETS(s)) " "The Fitter cannot place 1 periphery component(s) due to conflicts with existing constraints (1 HPS_INTERFACE_CLOCKS_RESETS(s)). Fix the errors described in the submessages, and then rerun the Fitter. The Altera Knowledge Database may also contain articles with information on how to resolve this periphery placement failure. Review the errors and then visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "HPS_INTERFACE_CLOCKS_RESETS that is part of Arria V/Cyclone V Hard Processor System qsys_lab_hps_0 HPSINTERFACECLOCKSRESETS_X52_Y78_N111 " "Illegal constraint of HPS_INTERFACE_CLOCKS_RESETS that is part of Arria V/Cyclone V Hard Processor System qsys_lab_hps_0 to the location HPSINTERFACECLOCKSRESETS_X52_Y78_N111" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "HPS_INTERFACE_CLOCKS_RESETS qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces\|clocks_resets " "The HPS_INTERFACE_CLOCKS_RESETS name(s): qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces\|clocks_resets" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1523390173728 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1523390173728 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFPP_DISCONNECTED_RR" "source auto-promoted clock driver the HPS_INTERFACE_CLOCKS_RESETS " "Could not find path between source auto-promoted clock driver and the HPS_INTERFACE_CLOCKS_RESETS" { { "Info" "IFPP_SOURCE" "auto-promoted clock driver qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 " "Source: auto-promoted clock driver qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0" {  } {  } 0 175026 "Source: %1!s!" 0 0 "Design Software" 0 -1 1523390173728 ""} { "Error" "EFPP_CANNOT_SATISFY_LINK_SUBMESSAGE2" "auto-promoted clock driver " "The auto-promoted clock driver could not be placed in any location to satisfy its connectivity requirements" {  } {  } 0 175022 "The %1!s! could not be placed in any location to satisfy its connectivity requirements" 0 0 "Design Software" 0 -1 1523390173728 ""} { "Error" "EFPP_CANNOT_SATISFY_LINK_SUBMESSAGE2" "HPS_INTERFACE_CLOCKS_RESETS " "The HPS_INTERFACE_CLOCKS_RESETS could not be placed in any location to satisfy its connectivity requirements" {  } {  } 0 175022 "The %1!s! could not be placed in any location to satisfy its connectivity requirements" 0 0 "Design Software" 0 -1 1523390173728 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "HPSINTERFACECLOCKSRESETS_X52_Y78_N111 " "HPSINTERFACECLOCKSRESETS_X52_Y78_N111" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1523390173728 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1523390173728 ""}  } { { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 1 { 0 "Could not find path between source auto-promoted clock driver and the HPS_INTERFACE_CLOCKS_RESETS"} { { 11 { 0 "Could not find path between source auto-promoted clock driver and the HPS_INTERFACE_CLOCKS_RESETS"} 288572 }  }  }  }  } }  } 0 175006 "Could not find path between %1!s! and %2!s!" 0 0 "Design Software" 0 -1 1523390173728 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1523390173728 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1523390173728 ""}  } {  } 0 14566 "The Fitter cannot place %1!d! periphery component(s) due to conflicts with existing constraints %2!s!. Fix the errors described in the submessages, and then rerun the Fitter. The Altera Knowledge Database may also contain articles with information on how to resolve this periphery placement failure. Review the errors and then visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1523390173728 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1523390173737 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523390173744 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1523390178194 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[8] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 550 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[0] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 542 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[1] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 543 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[2] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 544 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 545 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[4] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 546 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[5] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 547 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[6] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 548 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[7] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 549 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[9] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 551 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[10] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 552 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[11] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 553 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[12] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 554 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[13] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 555 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[14] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 556 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[15] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 557 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[16] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 558 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[17] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 559 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[18] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 560 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[19] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 561 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[20] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 562 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[21] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 563 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[22] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 564 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[23] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 565 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[24] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 566 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[25] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 567 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[26] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 568 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[27] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 569 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[28] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 570 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[29] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 571 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[30] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 572 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[31] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 573 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[32\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[32\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[32] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[32\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 574 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[33\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[33\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[33] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[33\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 575 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[34\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[34\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[34] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[34\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 576 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[35\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[35\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[35] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[35\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 577 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[36\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[36\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[36] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[36\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 578 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[37\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[37\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[37] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[37\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 579 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[38\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[38\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[38] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[38\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 580 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[39\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[39\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[39] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[39\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 581 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 582 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 583 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[2] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 584 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 585 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[4\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[4\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[4] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[4\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 586 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 587 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 588 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 589 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 590 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[4\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[4\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[4] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[4\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Lab5/" { { 0 { 0 ""} 0 591 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1523390178240 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1523390178240 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1523390178246 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 8 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 8 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1634 " "Peak virtual memory: 1634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523390178803 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 10 15:56:18 2018 " "Processing ended: Tue Apr 10 15:56:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523390178803 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523390178803 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523390178803 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523390178803 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 152 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 152 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523390179553 ""}
