
---------- Begin Simulation Statistics ----------
final_tick                               164630702675500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25517                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828044                       # Number of bytes of host memory used
host_op_rate                                    43991                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   391.90                       # Real time elapsed on the host
host_tick_rate                               66537132                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      17240055                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026076                       # Number of seconds simulated
sim_ticks                                 26076031750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       572721                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1149664                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6556798                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       564961                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7048609                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2744014                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6556798                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3812784                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7207098                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           85014                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       386285                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17699273                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11445837                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       564983                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476522                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1032380                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19590390                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240034                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     49078308                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.351276                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.359897                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44343617     90.35%     90.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1612459      3.29%     93.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       358362      0.73%     94.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       918591      1.87%     96.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       410107      0.84%     97.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       232303      0.47%     97.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        99328      0.20%     97.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        71161      0.14%     97.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1032380      2.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     49078308                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177962                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454881                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093977     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454881     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240034                       # Class of committed instruction
system.switch_cpus.commit.refs                4088994                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240034                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.215204                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.215204                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      42903229                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44445531                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2405219                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4832477                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         565713                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1441558                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5359358                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                786998                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              977236                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25222                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7207098                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2487771                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              48800194                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        120628                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29684179                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1131426                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.138194                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2782138                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2829028                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.569185                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     52148202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.985139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.425660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         43664607     83.73%     83.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           395988      0.76%     84.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           580648      1.11%     85.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           544422      1.04%     86.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           866092      1.66%     88.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           972830      1.87%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           377271      0.72%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           380240      0.73%     91.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4366104      8.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     52148202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       740759                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3759331                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.676970                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11773656                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             977141                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21249442                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6717887                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        73074                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1471835                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36811385                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10796515                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1274180                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      35305361                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         231988                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3839790                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         565713                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4218387                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       594273                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       117236                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          811                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1282                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3263002                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       837722                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1282                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       589317                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       151442                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30690780                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28828324                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.685092                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21025994                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.552775                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               28976025                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48278261                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23865975                       # number of integer regfile writes
system.switch_cpus.ipc                       0.191747                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.191747                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       337913      0.92%      0.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24148406     66.02%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1065      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11048045     30.20%     97.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1044114      2.85%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       36579543                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1399453                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.038258                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          288396     20.61%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1069916     76.45%     97.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         41141      2.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       37641083                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    127140592                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28828324                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     56383640                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36811385                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          36579543                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19571324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       433853                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26739077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     52148202                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.701454                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.635253                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     40941659     78.51%     78.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3160779      6.06%     84.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1664773      3.19%     87.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1523983      2.92%     90.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1776889      3.41%     94.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1241919      2.38%     96.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1014675      1.95%     98.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       476132      0.91%     99.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       347393      0.67%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     52148202                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.701402                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2487794                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       468152                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       523761                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6717887                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1471835                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20608820                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 52152042                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        31767821                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411876                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4431132                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3083990                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8713410                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        249277                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     107005922                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41645807                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50720443                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5302395                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         116592                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         565713                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      11423191                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29308521                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57443473                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         5086                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6681                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7434306                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6650                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             84876352                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76765559                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       225726                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         225726                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             569606                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        80854                       # Transaction distribution
system.membus.trans_dist::CleanEvict           491867                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7337                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        569606                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1726607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1726607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1726607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     42099008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     42099008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                42099008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            576943                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  576943    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              576943                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1593368500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3202240500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26076031750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       282717                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1280593                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20846                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20846                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936400                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     74182976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               74186944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          607088                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5174656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1564396                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144290                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.351383                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1338670     85.57%     85.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 225726     14.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1564396                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1158625000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435861500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       380365                       # number of demand (read+write) hits
system.l2.demand_hits::total                   380365                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       380365                       # number of overall hits
system.l2.overall_hits::total                  380365                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       576876                       # number of demand (read+write) misses
system.l2.demand_misses::total                 576943                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       576876                       # number of overall misses
system.l2.overall_misses::total                576943                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5066500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  58032513000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      58037579500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5066500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  58032513000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     58037579500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957241                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957308                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957241                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957308                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.602644                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.602672                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.602644                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.602672                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83057.377049                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100597.897988                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100594.997253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83057.377049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100597.897988                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100594.997253                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               80854                       # number of writebacks
system.l2.writebacks::total                     80854                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       576876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            576937                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       576876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           576937                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4456500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  52263753000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52268209500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4456500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  52263753000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  52268209500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.602644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.602666                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.602644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.602666                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73057.377049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90597.897988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90596.043415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73057.377049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90597.897988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90596.043415                       # average overall mshr miss latency
system.l2.replacements                         607088                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       201863                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           201863                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       201863                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       201863                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       191359                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        191359                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        13509                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13509                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         7337                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7337                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    617867000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     617867000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.351962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.351962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84212.484667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84212.484667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         7337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    544497000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    544497000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.351962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.351962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74212.484667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74212.484667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5066500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5066500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83057.377049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81717.741935                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4456500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4456500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73057.377049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73057.377049                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       366856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            366856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       569539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          569544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  57414646000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57414646000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.608225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.608227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100808.980597                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100808.095599                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       569539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       569539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  51719256000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  51719256000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.608225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.608222                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90808.980597                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90808.980597                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4079.296773                       # Cycle average of tags in use
system.l2.tags.total_refs                     1669424                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    607088                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.749888                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     211.665547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.005210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.120953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.312275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3867.192788                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.051676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.944139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995922                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4438244                       # Number of tag accesses
system.l2.tags.data_accesses                  4438244                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     36920064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36924352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5174656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5174656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       576876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              576943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        80854                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              80854                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       149716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1415862059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1416026501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       149716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           152170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      198444919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            198444919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      198444919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       149716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1415862059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1614471420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     80736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    574547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000398059750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5012                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5012                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1129938                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              75783                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      576937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      80854                       # Number of write requests accepted
system.mem_ctrls.readBursts                    576937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    80854                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2329                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   118                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             36215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             34333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            38705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5161                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17628467750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2873040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28402367750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30679.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49429.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    88771                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24215                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                29.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                576937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                80854                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  184621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  215178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  138983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       542315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.333771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.508300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    48.762665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       476294     87.83%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        55231     10.18%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7445      1.37%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2064      0.38%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          699      0.13%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          326      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          140      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           59      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           57      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       542315                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     114.570431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.193092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    152.285691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4296     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          606     12.09%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           96      1.92%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           13      0.26%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5012                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.103152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.097011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.464177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4749     94.75%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               59      1.18%     95.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              158      3.15%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      0.84%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5012                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36774912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  149056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5165376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36923968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5174656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1410.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       198.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1416.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    198.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26075016000                       # Total gap between requests
system.mem_ctrls.avgGap                      39640.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     36771008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5165376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 149716.031849823165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1410145851.659349918365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 198089036.304383248091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       576876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        80854                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1948500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  28400419250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 637103075000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31942.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49231.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7879672.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1945535760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1034046420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2063952660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          212944680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2057814720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11538707790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        296330400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19149332430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        734.365283                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    674962500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    870480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24530578500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1926707580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1024039005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2038748460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          208356300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2057814720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11489367450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        337914240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19082947755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        731.819471                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    783080750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    870480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24422460250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    26076021000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2487654                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2487664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2487654                       # number of overall hits
system.cpu.icache.overall_hits::total         2487664                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          117                       # number of overall misses
system.cpu.icache.overall_misses::total           118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8319000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8319000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8319000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8319000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2487771                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2487782                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2487771                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2487782                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71102.564103                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        70500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71102.564103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        70500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           56                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5158500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5158500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5158500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5158500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84565.573770                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84565.573770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84565.573770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84565.573770                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2487654                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2487664                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8319000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8319000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2487771                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2487782                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71102.564103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        70500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5158500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5158500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84565.573770                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84565.573770                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.009802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000158                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.009643                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4975626                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4975626                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3526446                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3526448                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3526446                       # number of overall hits
system.cpu.dcache.overall_hits::total         3526448                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2039073                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2039078                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2039073                       # number of overall misses
system.cpu.dcache.overall_misses::total       2039078                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 130414256090                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 130414256090                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 130414256090                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 130414256090                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5565519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5565526                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5565519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5565526                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.366376                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.366377                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.366376                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.366377                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63957.620002                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63957.463172                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63957.620002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63957.463172                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     20707163                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            609240                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.988515                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       201863                       # number of writebacks
system.cpu.dcache.writebacks::total            201863                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1081832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1081832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1081832                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1081832                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957241                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957241                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  63581247656                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  63581247656                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  63581247656                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  63581247656                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.171995                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.171995                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.171995                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.171995                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66421.358525                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66421.358525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66421.358525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66421.358525                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956222                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2913280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2913280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2018128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2018133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 129596825500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 129596825500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4931408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4931413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.409240                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.409240                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64216.355702                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64216.196603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1081399                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1081399                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  62791028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62791028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.189952                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.189951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 67032.223834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67032.223834                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613166                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20945                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20945                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    817430590                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    817430590                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39027.481022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39027.481022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          433                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          433                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    790219656                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    790219656                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38524.749220                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38524.749220                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164630702675500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.162063                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4477646                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.682643                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.162061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          533                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12088298                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12088298                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164710378606500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  35603                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828180                       # Number of bytes of host memory used
host_op_rate                                    61470                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1123.50                       # Real time elapsed on the host
host_tick_rate                               70917433                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079676                       # Number of seconds simulated
sim_ticks                                 79675931000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1691202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3382532                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     19952753                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1688396                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21380454                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8389905                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19952753                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11562848                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21842285                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          249590                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1134735                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53458463                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34637678                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1688396                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428039                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3051305                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     59961322                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821450                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    149999812                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.345477                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.344827                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    135594256     90.40%     90.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5030084      3.35%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1059168      0.71%     94.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2804263      1.87%     96.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1219831      0.81%     97.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       691297      0.46%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       333264      0.22%     97.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       216344      0.14%     97.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3051305      2.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    149999812                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399636                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312331     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399636     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821450                       # Class of committed instruction
system.switch_cpus.commit.refs               12331796                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821450                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.311729                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.311729                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     131468283                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      134488476                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7207844                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14662318                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1690415                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4323002                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16307732                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2326699                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2974183                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70971                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21842285                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7533413                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             149268051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        359032                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               89636704                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3380830                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.137070                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8393396                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8639495                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.562508                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    159351862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.974655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.413431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        133680011     83.89%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1180662      0.74%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1799942      1.13%     85.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1633322      1.02%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2585188      1.62%     88.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2956794      1.86%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1228623      0.77%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1162457      0.73%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13124863      8.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    159351862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2208541                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11360359                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.663157                       # Inst execution rate
system.switch_cpus.iew.exec_refs             34353625                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2972162                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        68437142                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20445376                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       205249                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4447736                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    111723554                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      31381463                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3789420                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     105675360                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         678789                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11081946                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1690415                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12207515                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1660446                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       354174                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2566                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3506                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     10045740                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2515575                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3506                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1733932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       474609                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          93421091                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              87381754                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.683513                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          63854525                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.548357                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               87826137                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        143632991                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        72373120                       # number of integer regfile writes
system.switch_cpus.ipc                       0.188263                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.188263                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1020765      0.93%      0.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      73138142     66.81%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3230      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     32127229     29.35%     97.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3175413      2.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      109464779                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3980353                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.036362                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          872415     21.92%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2993814     75.21%     97.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        114124      2.87%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      112424367                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    383615294                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     87381754                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    171628200                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          111723554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         109464779                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     59902069                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1353520                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     81834604                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    159351862                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.686938                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.625247                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    125877723     78.99%     78.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9463461      5.94%     84.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4977318      3.12%     88.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4564815      2.86%     90.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5199788      3.26%     94.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3691017      2.32%     96.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3033645      1.90%     98.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1456630      0.91%     99.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1087465      0.68%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    159351862                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.686938                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7533413                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1390054                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1528451                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20445376                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4447736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        61125759                       # number of misc regfile reads
system.switch_cpus.numCycles                159351862                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        99393298                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269552                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       12948210                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9232087                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       24789815                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        727983                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     324157938                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      126129728                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    153664304                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16069188                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         372387                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1690415                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      32953636                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         89394730                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    174002963                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        13238                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20374                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          22235050                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20299                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            258731279                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           233021819                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       671654                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5604904                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         671654                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  79675931000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1669419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       250959                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1440243                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21911                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21911                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1669419                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5073862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5073862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5073862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    124306496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    124306496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               124306496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1691330                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1691330    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1691330                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4745339000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9380620250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  79675931000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  79675931000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  79675931000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  79675931000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       877255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3727971                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69359                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69359                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733093                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8407356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8407356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    219439872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              219439872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1802774                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16061376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4605226                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.145846                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.352952                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3933572     85.42%     85.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 671654     14.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4605226                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3428748000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203678000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  79675931000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1111122                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1111122                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1111122                       # number of overall hits
system.l2.overall_hits::total                 1111122                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1691330                       # number of demand (read+write) misses
system.l2.demand_misses::total                1691330                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1691330                       # number of overall misses
system.l2.overall_misses::total               1691330                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 169408854500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     169408854500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 169408854500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    169408854500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802452                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802452                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802452                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802452                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.603518                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.603518                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.603518                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.603518                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100163.099159                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100163.099159                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100163.099159                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100163.099159                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              250959                       # number of writebacks
system.l2.writebacks::total                    250959                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1691330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1691330                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1691330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1691330                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 152495554500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 152495554500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 152495554500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 152495554500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.603518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.603518                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.603518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.603518                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90163.099159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90163.099159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90163.099159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90163.099159                       # average overall mshr miss latency
system.l2.replacements                        1802774                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       626296                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           626296                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       626296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       626296                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       560082                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        560082                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        47448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47448                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        21911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21911                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1847689000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1847689000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.315907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.315907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84327.004701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84327.004701                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        21911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1628579000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1628579000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.315907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.315907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74327.004701                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74327.004701                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1063674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1063674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1669419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1669419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 167561165500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 167561165500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.610817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.610817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100370.946719                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100370.946719                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1669419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1669419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 150866975500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 150866975500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.610817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.610817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90370.946719                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90370.946719                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  79675931000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     5097569                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1806870                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.821215                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     232.512499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3863.487501                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.056766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.943234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          267                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13012582                       # Number of tag accesses
system.l2.tags.data_accesses                 13012582                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  79675931000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    108245120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          108245120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16061376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16061376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1691330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1691330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       250959                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             250959                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1358567370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1358567370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      201583788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            201583788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      201583788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1358567370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1560151158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    249958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1682963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000288643750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15501                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15501                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3332495                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             234795                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1691330                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     250959                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1691330                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   250959                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8367                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1001                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            106338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            104802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            101817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            104486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            102180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            103295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            101068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           100612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           101642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           102803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           122117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           106912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15060                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  50978370000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8414815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             82533926250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30290.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49040.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   269974                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71078                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                28.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1691330                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               250959                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  573250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  620126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  390198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   99389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1591872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.711414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.734375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.312887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1392739     87.49%     87.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       166057     10.43%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        23060      1.45%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6173      0.39%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2194      0.14%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          896      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          369      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          205      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          179      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1591872                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     108.593059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.176329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    135.219524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          10240     66.06%     66.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1937     12.50%     78.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          707      4.56%     83.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          504      3.25%     86.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          515      3.32%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          490      3.16%     92.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          390      2.52%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          328      2.12%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          188      1.21%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          109      0.70%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           44      0.28%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           23      0.15%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           18      0.12%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15501                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.125282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.117982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.505627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14500     93.54%     93.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              245      1.58%     95.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              577      3.72%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              173      1.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15501                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107709632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  535488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15997312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               108245120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16061376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1351.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       200.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1358.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    201.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79676790500                       # Total gap between requests
system.mem_ctrls.avgGap                      41022.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    107709632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15997312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1351846544.472759246826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 200779731.083405852318                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1691330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       250959                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  82533926250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1959478565000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48798.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7807962.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5743465980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3052732155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6074676300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          657902700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6289611120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35155331970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        991067520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57964787745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        727.506877                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2283760250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2660580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  74731590750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5622478680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2988422085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5941679520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          646878060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6289611120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35001005040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1121027040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57611101545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        723.067818                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2623788500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2660580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  74391562500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   105751952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164710378606500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10021067                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10021077                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10021067                       # number of overall hits
system.cpu.icache.overall_hits::total        10021077                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          117                       # number of overall misses
system.cpu.icache.overall_misses::total           118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8319000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8319000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8319000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8319000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10021184                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10021195                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10021184                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10021195                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71102.564103                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        70500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71102.564103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        70500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           56                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5158500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5158500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5158500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5158500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84565.573770                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84565.573770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84565.573770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84565.573770                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10021067                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10021077                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8319000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8319000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10021184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10021195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71102.564103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        70500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5158500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5158500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84565.573770                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84565.573770                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164710378606500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.039789                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10021139                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          161631.274194                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000642                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.039147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000076                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20042452                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20042452                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164710378606500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164710378606500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164710378606500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164710378606500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164710378606500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164710378606500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164710378606500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14382452                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14382454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14382452                       # number of overall hits
system.cpu.dcache.overall_hits::total        14382454                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8090392                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8090397                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8090392                       # number of overall misses
system.cpu.dcache.overall_misses::total       8090397                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 515382331574                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 515382331574                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 515382331574                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 515382331574                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22472844                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22472851                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22472844                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22472851                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.360007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.360008                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.360007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.360008                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63703.011124                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63702.971755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63703.011124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63702.971755                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     78706241                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1954                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2309069                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              49                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.085703                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    39.877551                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       828159                       # number of writebacks
system.cpu.dcache.writebacks::total            828159                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4330699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4330699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4330699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4330699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759693                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759693                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759693                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759693                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 249239951783                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 249239951783                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 249239951783                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 249239951783                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.167299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.167299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.167299                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66292.633942                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66292.633942                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66292.633942                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66292.633942                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758674                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11906750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11906750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7999821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7999826                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 512026834000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 512026834000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19906571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19906576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.401868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.401869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64004.786357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64004.746353                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4328976                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4328976                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3670845                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3670845                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 245999495000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 245999495000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 67014.405403                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67014.405403                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475702                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475704                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3355497574                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3355497574                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035293                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035293                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37048.255777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37048.255777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1723                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1723                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88848                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88848                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3240456783                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3240456783                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36471.915890                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36471.915890                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164710378606500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.657327                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18142152                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759698                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.825428                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.657326                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          769                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48705400                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48705400                       # Number of data accesses

---------- End Simulation Statistics   ----------
