\doxysubsubsubsection{PLL\+\_\+entry\+\_\+clock\+\_\+source}
\hypertarget{group___p_l_l__entry__clock__source}{}\label{group___p_l_l__entry__clock__source}\index{PLL\_entry\_clock\_source@{PLL\_entry\_clock\_source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_l_l__entry__clock__source_ga53194dd3e2986980b156a3e8e456df06}{RCC\+\_\+\+PLLSource\+\_\+\+HSI\+\_\+\+Div2}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___p_l_l__entry__clock__source_ga62f02bf60a89bdef0d3a8137da3f4c2d}{RCC\+\_\+\+PLLSource\+\_\+\+HSE\+\_\+\+Div1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___p_l_l__entry__clock__source_ga24863bc670737a2f5abce546a49e620c}{RCC\+\_\+\+PLLSource\+\_\+\+HSE\+\_\+\+Div2}}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___p_l_l__entry__clock__source_ga8a8a84a16989bb4e5aca1af65ccf9a1b}{IS\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+SOURCE}}(SOURCE)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}




\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___p_l_l__entry__clock__source_ga8a8a84a16989bb4e5aca1af65ccf9a1b}\label{group___p_l_l__entry__clock__source_ga8a8a84a16989bb4e5aca1af65ccf9a1b} 
\index{PLL\_entry\_clock\_source@{PLL\_entry\_clock\_source}!IS\_RCC\_PLL\_SOURCE@{IS\_RCC\_PLL\_SOURCE}}
\index{IS\_RCC\_PLL\_SOURCE@{IS\_RCC\_PLL\_SOURCE}!PLL\_entry\_clock\_source@{PLL\_entry\_clock\_source}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_RCC\_PLL\_SOURCE}{IS\_RCC\_PLL\_SOURCE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+SOURCE(\begin{DoxyParamCaption}\item[{}]{SOURCE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((SOURCE)\ ==\ \mbox{\hyperlink{group___p_l_l__entry__clock__source_ga53194dd3e2986980b156a3e8e456df06}{RCC\_PLLSource\_HSI\_Div2}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ \mbox{\hyperlink{group___p_l_l__entry__clock__source_ga62f02bf60a89bdef0d3a8137da3f4c2d}{RCC\_PLLSource\_HSE\_Div1}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ \mbox{\hyperlink{group___p_l_l__entry__clock__source_ga24863bc670737a2f5abce546a49e620c}{RCC\_PLLSource\_HSE\_Div2}}))}

\end{DoxyCode}
\Hypertarget{group___p_l_l__entry__clock__source_ga62f02bf60a89bdef0d3a8137da3f4c2d}\label{group___p_l_l__entry__clock__source_ga62f02bf60a89bdef0d3a8137da3f4c2d} 
\index{PLL\_entry\_clock\_source@{PLL\_entry\_clock\_source}!RCC\_PLLSource\_HSE\_Div1@{RCC\_PLLSource\_HSE\_Div1}}
\index{RCC\_PLLSource\_HSE\_Div1@{RCC\_PLLSource\_HSE\_Div1}!PLL\_entry\_clock\_source@{PLL\_entry\_clock\_source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLSource\_HSE\_Div1}{RCC\_PLLSource\_HSE\_Div1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLSource\+\_\+\+HSE\+\_\+\+Div1~((uint32\+\_\+t)0x00010000)}

\Hypertarget{group___p_l_l__entry__clock__source_ga24863bc670737a2f5abce546a49e620c}\label{group___p_l_l__entry__clock__source_ga24863bc670737a2f5abce546a49e620c} 
\index{PLL\_entry\_clock\_source@{PLL\_entry\_clock\_source}!RCC\_PLLSource\_HSE\_Div2@{RCC\_PLLSource\_HSE\_Div2}}
\index{RCC\_PLLSource\_HSE\_Div2@{RCC\_PLLSource\_HSE\_Div2}!PLL\_entry\_clock\_source@{PLL\_entry\_clock\_source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLSource\_HSE\_Div2}{RCC\_PLLSource\_HSE\_Div2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLSource\+\_\+\+HSE\+\_\+\+Div2~((uint32\+\_\+t)0x00030000)}

\Hypertarget{group___p_l_l__entry__clock__source_ga53194dd3e2986980b156a3e8e456df06}\label{group___p_l_l__entry__clock__source_ga53194dd3e2986980b156a3e8e456df06} 
\index{PLL\_entry\_clock\_source@{PLL\_entry\_clock\_source}!RCC\_PLLSource\_HSI\_Div2@{RCC\_PLLSource\_HSI\_Div2}}
\index{RCC\_PLLSource\_HSI\_Div2@{RCC\_PLLSource\_HSI\_Div2}!PLL\_entry\_clock\_source@{PLL\_entry\_clock\_source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLSource\_HSI\_Div2}{RCC\_PLLSource\_HSI\_Div2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLSource\+\_\+\+HSI\+\_\+\+Div2~((uint32\+\_\+t)0x00000000)}

