

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3'
================================================================
* Date:           Mon Jul 14 02:16:12 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.697 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    26918|    26918|  0.269 ms|  0.269 ms|  26901|  26901|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_93_1_loop_for_ap_3  |    26916|    26916|        58|         21|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 58


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 1
  Pipeline-0 : II = 21, D = 58, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 61 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 62 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten44 = alloca i32 1"   --->   Operation 63 'alloca' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_8, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten44"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln93 = store i4 0, i4 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 66 'store' 'store_ln93' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln95 = store i8 0, i8 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 67 'store' 'store_ln95' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i147"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten44_load = load i11 %indvar_flatten44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 69 'load' 'indvar_flatten44_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.79ns)   --->   "%icmp_ln93 = icmp_eq  i11 %indvar_flatten44_load, i11 1280" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 70 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.79ns)   --->   "%add_ln93 = add i11 %indvar_flatten44_load, i11 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 71 'add' 'add_ln93' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc45.i187, void %if.end.i.i.i.i190.preheader.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 72 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%y_load = load i8 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 73 'load' 'y_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%n_load = load i4 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 74 'load' 'n_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.76ns)   --->   "%icmp_ln95 = icmp_eq  i8 %y_load, i8 160" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 75 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.39ns)   --->   "%select_ln93 = select i1 %icmp_ln95, i8 0, i8 %y_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 76 'select' 'select_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln93_1 = add i4 %n_load, i4 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 77 'add' 'add_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.39ns)   --->   "%select_ln93_1 = select i1 %icmp_ln95, i4 %add_ln93_1, i4 %n_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 78 'select' 'select_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln93_1, i5 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 79 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl141 = zext i9 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 80 'zext' 'p_shl141' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln93_1, i3 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 81 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl142 = zext i7 %tmp_59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 82 'zext' 'p_shl142' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.77ns)   --->   "%empty = add i10 %p_shl141, i10 %p_shl142" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 83 'add' 'empty' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.78ns)   --->   "%arrayidx24_sum_174 = add i10 %empty, i10 277" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 84 'add' 'arrayidx24_sum_174' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arrayidx24_sum_174_cast = zext i10 %arrayidx24_sum_174" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 85 'zext' 'arrayidx24_sum_174_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%Weights_addr_50 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_174_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 86 'getelementptr' 'Weights_addr_50' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (1.23ns)   --->   "%Weights_load_50 = load i14 %Weights_addr_50" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 87 'load' 'Weights_load_50' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_1 : Operation 88 [1/1] (0.78ns)   --->   "%arrayidx24_sum_286 = add i10 %empty, i10 278" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 88 'add' 'arrayidx24_sum_286' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%arrayidx24_sum_286_cast = zext i10 %arrayidx24_sum_286" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 89 'zext' 'arrayidx24_sum_286_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%Weights_addr_51 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_286_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 90 'getelementptr' 'Weights_addr_51' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%Weights_load_51 = load i14 %Weights_addr_51" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 91 'load' 'Weights_load_51' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %empty, i32 3, i32 8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 92 'partselect' 'tmp_s' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i8 %select_ln93" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 93 'zext' 'zext_ln95_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 94 [12/12] (1.89ns)   --->   "%urem_ln95 = urem i8 %select_ln93, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 94 'urem' 'urem_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.76ns)   --->   "%add_ln101 = add i8 %select_ln93, i8 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 95 'add' 'add_ln101' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i8 %add_ln101" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 96 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (2.11ns)   --->   "%mul_ln101_40 = mul i17 %zext_ln101_1, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 97 'mul' 'mul_ln101_40' <Predicate = (!icmp_ln93)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln101_40, i32 10, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 98 'partselect' 'tmp_63' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i7 %tmp_63" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 99 'zext' 'zext_ln101' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_1 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 100 'getelementptr' 'OutPadConv3_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_1 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 101 'getelementptr' 'OutPadConv3_1_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_1 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 102 'getelementptr' 'OutPadConv3_2_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (1.23ns)   --->   "%OutPadConv3_load_1 = load i9 %OutPadConv3_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 103 'load' 'OutPadConv3_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_1 = load i9 %OutPadConv3_1_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 104 'load' 'OutPadConv3_1_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_1 : Operation 105 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_1 = load i9 %OutPadConv3_2_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 105 'load' 'OutPadConv3_2_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_1 : Operation 106 [1/1] (2.39ns) (grouped into DSP with root node mul_ln101_43)   --->   "%add_ln101_8 = add i9 %zext_ln95_2, i9 164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 106 'add' 'add_ln101_8' <Predicate = (!icmp_ln93)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into DSP with root node mul_ln101_43)   --->   "%zext_ln101_7 = zext i9 %add_ln101_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 107 'zext' 'zext_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 108 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_43 = mul i19 %zext_ln101_7, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 108 'mul' 'mul_ln101_43' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 109 [1/1] (2.39ns) (grouped into DSP with root node mul_ln101_44)   --->   "%add_ln101_12 = add i9 %zext_ln95_2, i9 166" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 109 'add' 'add_ln101_12' <Predicate = (!icmp_ln93)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into DSP with root node mul_ln101_44)   --->   "%zext_ln101_10 = zext i9 %add_ln101_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 110 'zext' 'zext_ln101_10' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 111 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_44 = mul i19 %zext_ln101_10, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 111 'mul' 'mul_ln101_44' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 112 [1/1] (2.39ns) (grouped into DSP with root node mul_ln101_45)   --->   "%add_ln101_14 = add i9 %zext_ln95_2, i9 167" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 112 'add' 'add_ln101_14' <Predicate = (!icmp_ln93)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into DSP with root node mul_ln101_45)   --->   "%zext_ln101_12 = zext i9 %add_ln101_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 113 'zext' 'zext_ln101_12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 114 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_45 = mul i19 %zext_ln101_12, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 114 'mul' 'mul_ln101_45' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln93 = store i11 %add_ln93, i11 %indvar_flatten44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 115 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.42>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln93 = store i4 %select_ln93_1, i4 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 116 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln95 = store i8 %add_ln101, i8 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 117 'store' 'store_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 118 [1/1] (0.78ns)   --->   "%arrayidx24_sum = add i10 %empty, i10 276" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 118 'add' 'arrayidx24_sum' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%arrayidx24_sum_cast = zext i10 %arrayidx24_sum" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 119 'zext' 'arrayidx24_sum_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%Weights_addr_49 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 120 'getelementptr' 'Weights_addr_49' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (1.23ns)   --->   "%Weights_load_49 = load i14 %Weights_addr_49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 121 'load' 'Weights_load_49' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 122 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_50 = load i14 %Weights_addr_50" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 122 'load' 'Weights_load_50' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 123 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_51 = load i14 %Weights_addr_51" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 123 'load' 'Weights_load_51' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 124 [1/1] (0.78ns)   --->   "%arrayidx24_sum_398 = add i10 %empty, i10 279" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 124 'add' 'arrayidx24_sum_398' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%arrayidx24_sum_398_cast = zext i10 %arrayidx24_sum_398" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 125 'zext' 'arrayidx24_sum_398_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%Weights_addr_52 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_398_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 126 'getelementptr' 'Weights_addr_52' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (1.23ns)   --->   "%Weights_load_52 = load i14 %Weights_addr_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 127 'load' 'Weights_load_52' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i8 %select_ln93" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 128 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 129 [11/12] (1.89ns)   --->   "%urem_ln95 = urem i8 %select_ln93, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 129 'urem' 'urem_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_1 = load i9 %OutPadConv3_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 130 'load' 'OutPadConv3_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_2 : Operation 131 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_1 = load i9 %OutPadConv3_1_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 131 'load' 'OutPadConv3_1_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_2 : Operation 132 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_1 = load i9 %OutPadConv3_2_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 132 'load' 'OutPadConv3_2_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_2 : Operation 133 [1/1] (0.76ns)   --->   "%add_ln101_2 = add i8 %select_ln93, i8 2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 133 'add' 'add_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i8 %add_ln101_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 134 'zext' 'zext_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (2.11ns)   --->   "%mul_ln101_41 = mul i17 %zext_ln101_3, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 135 'mul' 'mul_ln101_41' <Predicate = (!icmp_ln93)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln101_41, i32 10, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 136 'partselect' 'tmp_65' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i7 %tmp_65" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 137 'zext' 'zext_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_2 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 138 'getelementptr' 'OutPadConv3_addr_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_2 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 139 'getelementptr' 'OutPadConv3_1_addr_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_2 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 140 'getelementptr' 'OutPadConv3_2_addr_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (1.23ns)   --->   "%OutPadConv3_load_2 = load i9 %OutPadConv3_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 141 'load' 'OutPadConv3_load_2' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_2 : Operation 142 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_2 = load i9 %OutPadConv3_1_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 142 'load' 'OutPadConv3_1_load_2' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_2 : Operation 143 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_2 = load i9 %OutPadConv3_2_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 143 'load' 'OutPadConv3_2_load_2' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_2 : Operation 144 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_43 = mul i19 %zext_ln101_7, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 144 'mul' 'mul_ln101_43' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_44 = mul i19 %zext_ln101_10, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 145 'mul' 'mul_ln101_44' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 146 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_45 = mul i19 %zext_ln101_12, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 146 'mul' 'mul_ln101_45' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 147 [1/1] (2.39ns) (grouped into DSP with root node mul_ln101_50)   --->   "%add_ln101_30 = add i10 %zext_ln95_1, i10 493" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 147 'add' 'add_ln101_30' <Predicate = (!icmp_ln93)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into DSP with root node mul_ln101_50)   --->   "%zext_ln101_25 = zext i10 %add_ln101_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 148 'zext' 'zext_ln101_25' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 149 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_50 = mul i21 %zext_ln101_25, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 149 'mul' 'mul_ln101_50' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 150 [1/1] (2.39ns) (grouped into DSP with root node mul_ln101_51)   --->   "%add_ln101_32 = add i10 %zext_ln95_1, i10 494" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 150 'add' 'add_ln101_32' <Predicate = (!icmp_ln93)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into DSP with root node mul_ln101_51)   --->   "%zext_ln101_27 = zext i10 %add_ln101_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 151 'zext' 'zext_ln101_27' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 152 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_51 = mul i21 %zext_ln101_27, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 152 'mul' 'mul_ln101_51' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.12>
ST_3 : Operation 153 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_49 = load i14 %Weights_addr_49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 153 'load' 'Weights_load_49' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 154 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_52 = load i14 %Weights_addr_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 154 'load' 'Weights_load_52' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 155 [1/1] (0.78ns)   --->   "%arrayidx24_sum_4110 = add i10 %empty, i10 280" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 155 'add' 'arrayidx24_sum_4110' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%arrayidx24_sum_4110_cast = zext i10 %arrayidx24_sum_4110" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 156 'zext' 'arrayidx24_sum_4110_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_4110_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 157 'getelementptr' 'Weights_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 158 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 158 'load' 'Weights_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 159 [1/1] (0.78ns)   --->   "%arrayidx24_sum_1 = add i10 %empty, i10 281" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 159 'add' 'arrayidx24_sum_1' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%arrayidx24_sum_1_cast = zext i10 %arrayidx24_sum_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 160 'zext' 'arrayidx24_sum_1_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%Weights_addr_53 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 161 'getelementptr' 'Weights_addr_53' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 162 [2/2] (1.23ns)   --->   "%Weights_load_53 = load i14 %Weights_addr_53" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 162 'load' 'Weights_load_53' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %select_ln93" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 163 'zext' 'zext_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i8 %select_ln93" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 164 'zext' 'zext_ln95_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (2.11ns)   --->   "%mul_ln95 = mul i17 %zext_ln95_3, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 165 'mul' 'mul_ln95' <Predicate = (!icmp_ln93)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln95, i32 10, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 166 'partselect' 'tmp_60' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln95_4 = zext i7 %tmp_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 167 'zext' 'zext_ln95_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln95, i32 10, i32 15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 168 'partselect' 'trunc_ln95_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 169 [10/12] (1.89ns)   --->   "%urem_ln95 = urem i8 %select_ln93, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 169 'urem' 'urem_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%OutPadConv3_addr = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln95_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 170 'getelementptr' 'OutPadConv3_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln95_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 171 'getelementptr' 'OutPadConv3_1_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln95_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 172 'getelementptr' 'OutPadConv3_2_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 173 [2/2] (1.23ns)   --->   "%OutPadConv3_load = load i9 %OutPadConv3_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 173 'load' 'OutPadConv3_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_3 : Operation 174 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load = load i9 %OutPadConv3_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 174 'load' 'OutPadConv3_1_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_3 : Operation 175 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load = load i9 %OutPadConv3_2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 175 'load' 'OutPadConv3_2_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_3 : Operation 176 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_2 = load i9 %OutPadConv3_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 176 'load' 'OutPadConv3_load_2' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_3 : Operation 177 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_2 = load i9 %OutPadConv3_1_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 177 'load' 'OutPadConv3_1_load_2' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_3 : Operation 178 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_2 = load i9 %OutPadConv3_2_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 178 'load' 'OutPadConv3_2_load_2' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_3 : Operation 179 [1/1] (0.78ns)   --->   "%add_ln101_4 = add i6 %trunc_ln95_1, i6 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 179 'add' 'add_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i6 %add_ln101_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 180 'zext' 'zext_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_3 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 181 'getelementptr' 'OutPadConv3_addr_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_3 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 182 'getelementptr' 'OutPadConv3_1_addr_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_3 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 183 'getelementptr' 'OutPadConv3_2_addr_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 184 [2/2] (1.23ns)   --->   "%OutPadConv3_load_3 = load i9 %OutPadConv3_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 184 'load' 'OutPadConv3_load_3' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_3 : Operation 185 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_3 = load i9 %OutPadConv3_1_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 185 'load' 'OutPadConv3_1_load_3' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_3 : Operation 186 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_3 = load i9 %OutPadConv3_2_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 186 'load' 'OutPadConv3_2_load_3' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_3 : Operation 187 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_43 = mul i19 %zext_ln101_7, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 187 'mul' 'mul_ln101_43' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 188 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_44 = mul i19 %zext_ln101_10, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 188 'mul' 'mul_ln101_44' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_45 = mul i19 %zext_ln101_12, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 189 'mul' 'mul_ln101_45' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 190 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_50 = mul i21 %zext_ln101_25, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 190 'mul' 'mul_ln101_50' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_51 = mul i21 %zext_ln101_27, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 191 'mul' 'mul_ln101_51' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 192 [1/1] (2.39ns) (grouped into DSP with root node mul_ln101_52)   --->   "%add_ln101_36 = add i10 %zext_ln95_1, i10 496" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 192 'add' 'add_ln101_36' <Predicate = (!icmp_ln93)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into DSP with root node mul_ln101_52)   --->   "%zext_ln101_30 = zext i10 %add_ln101_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 193 'zext' 'zext_ln101_30' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 194 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_52 = mul i21 %zext_ln101_30, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 194 'mul' 'mul_ln101_52' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 195 [1/1] (2.39ns) (grouped into DSP with root node mul_ln101_60)   --->   "%add_ln101_60 = add i11 %zext_ln95, i11 985" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 195 'add' 'add_ln101_60' <Predicate = (!icmp_ln93)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into DSP with root node mul_ln101_60)   --->   "%zext_ln101_50 = zext i11 %add_ln101_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 196 'zext' 'zext_ln101_50' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 197 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_60 = mul i23 %zext_ln101_50, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 197 'mul' 'mul_ln101_60' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.11>
ST_4 : Operation 198 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load = load i14 %Weights_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 198 'load' 'Weights_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 199 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_53 = load i14 %Weights_addr_53" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 199 'load' 'Weights_load_53' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_s, i3 6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 200 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%p_cast60 = zext i9 %tmp_61" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 201 'zext' 'p_cast60' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.78ns)   --->   "%arrayidx24_sum_1_1 = add i10 %p_cast60, i10 276" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 202 'add' 'arrayidx24_sum_1_1' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%arrayidx24_sum_1_1_cast = zext i10 %arrayidx24_sum_1_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 203 'zext' 'arrayidx24_sum_1_1_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%Weights_addr_54 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_1_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 204 'getelementptr' 'Weights_addr_54' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 205 [2/2] (1.23ns)   --->   "%Weights_load_54 = load i14 %Weights_addr_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 205 'load' 'Weights_load_54' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_s, i3 7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 206 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%p_cast61 = zext i9 %tmp_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 207 'zext' 'p_cast61' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.78ns)   --->   "%arrayidx24_sum_1_2 = add i10 %p_cast61, i10 276" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 208 'add' 'arrayidx24_sum_1_2' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%arrayidx24_sum_1_2_cast = zext i10 %arrayidx24_sum_1_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 209 'zext' 'arrayidx24_sum_1_2_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%Weights_addr_55 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_1_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 210 'getelementptr' 'Weights_addr_55' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 211 [2/2] (1.23ns)   --->   "%Weights_load_55 = load i14 %Weights_addr_55" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 211 'load' 'Weights_load_55' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 212 [9/12] (1.89ns)   --->   "%urem_ln95 = urem i8 %select_ln93, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 212 'urem' 'urem_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load = load i9 %OutPadConv3_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 213 'load' 'OutPadConv3_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_4 : Operation 214 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load = load i9 %OutPadConv3_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 214 'load' 'OutPadConv3_1_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_4 : Operation 215 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load = load i9 %OutPadConv3_2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 215 'load' 'OutPadConv3_2_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_4 : Operation 216 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_3 = load i9 %OutPadConv3_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 216 'load' 'OutPadConv3_load_3' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_4 : Operation 217 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_3 = load i9 %OutPadConv3_1_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 217 'load' 'OutPadConv3_1_load_3' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_4 : Operation 218 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_3 = load i9 %OutPadConv3_2_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 218 'load' 'OutPadConv3_2_load_3' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_4 : Operation 219 [1/1] (0.76ns)   --->   "%add_ln101_6 = add i8 %select_ln93, i8 4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 219 'add' 'add_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln101_5 = zext i8 %add_ln101_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 220 'zext' 'zext_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (2.11ns)   --->   "%mul_ln101_42 = mul i17 %zext_ln101_5, i17 342" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 221 'mul' 'mul_ln101_42' <Predicate = (!icmp_ln93)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln101_42, i32 10, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 222 'partselect' 'tmp_68' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln101_6 = zext i7 %tmp_68" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 223 'zext' 'zext_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_4 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 224 'getelementptr' 'OutPadConv3_addr_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_4 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 225 'getelementptr' 'OutPadConv3_1_addr_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_4 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 226 'getelementptr' 'OutPadConv3_2_addr_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 227 [2/2] (1.23ns)   --->   "%OutPadConv3_load_4 = load i9 %OutPadConv3_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 227 'load' 'OutPadConv3_load_4' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_4 : Operation 228 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_4 = load i9 %OutPadConv3_1_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 228 'load' 'OutPadConv3_1_load_4' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_4 : Operation 229 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_4 = load i9 %OutPadConv3_2_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 229 'load' 'OutPadConv3_2_load_4' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_4 : Operation 230 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln101_43 = mul i19 %zext_ln101_7, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 230 'mul' 'mul_ln101_43' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln101_43, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 231 'partselect' 'tmp_70' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln101_8 = zext i8 %tmp_70" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 232 'zext' 'zext_ln101_8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_5 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 233 'getelementptr' 'OutPadConv3_addr_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_5 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 234 'getelementptr' 'OutPadConv3_1_addr_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_5 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 235 'getelementptr' 'OutPadConv3_2_addr_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 236 [2/2] (1.23ns)   --->   "%OutPadConv3_load_5 = load i9 %OutPadConv3_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 236 'load' 'OutPadConv3_load_5' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_4 : Operation 237 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_5 = load i9 %OutPadConv3_1_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 237 'load' 'OutPadConv3_1_load_5' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_4 : Operation 238 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_5 = load i9 %OutPadConv3_2_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 238 'load' 'OutPadConv3_2_load_5' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_4 : Operation 239 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln101_44 = mul i19 %zext_ln101_10, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 239 'mul' 'mul_ln101_44' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln101_44, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 240 'partselect' 'tmp_73' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 241 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln101_45 = mul i19 %zext_ln101_12, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 241 'mul' 'mul_ln101_45' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln101_45, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 242 'partselect' 'tmp_75' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 243 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_50 = mul i21 %zext_ln101_25, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 243 'mul' 'mul_ln101_50' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 244 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_51 = mul i21 %zext_ln101_27, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 244 'mul' 'mul_ln101_51' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 245 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_52 = mul i21 %zext_ln101_30, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 245 'mul' 'mul_ln101_52' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 246 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_60 = mul i23 %zext_ln101_50, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 246 'mul' 'mul_ln101_60' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [1/1] (2.39ns) (grouped into DSP with root node mul_ln101_61)   --->   "%add_ln101_62 = add i11 %zext_ln95, i11 986" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 247 'add' 'add_ln101_62' <Predicate = (!icmp_ln93)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 248 [1/1] (0.00ns) (grouped into DSP with root node mul_ln101_61)   --->   "%zext_ln101_52 = zext i11 %add_ln101_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 248 'zext' 'zext_ln101_52' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 249 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_61 = mul i23 %zext_ln101_52, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 249 'mul' 'mul_ln101_61' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 250 [1/1] (2.39ns) (grouped into DSP with root node mul_ln101_62)   --->   "%add_ln101_66 = add i11 %zext_ln95, i11 988" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 250 'add' 'add_ln101_66' <Predicate = (!icmp_ln93)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into DSP with root node mul_ln101_62)   --->   "%zext_ln101_55 = zext i11 %add_ln101_66" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 251 'zext' 'zext_ln101_55' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 252 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_62 = mul i23 %zext_ln101_55, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 252 'mul' 'mul_ln101_62' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 253 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_54 = load i14 %Weights_addr_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 253 'load' 'Weights_load_54' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 254 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_55 = load i14 %Weights_addr_55" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 254 'load' 'Weights_load_55' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 255 [1/1] (0.78ns)   --->   "%arrayidx24_sum_1_3 = add i10 %empty, i10 284" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 255 'add' 'arrayidx24_sum_1_3' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%arrayidx24_sum_1_3_cast = zext i10 %arrayidx24_sum_1_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 256 'zext' 'arrayidx24_sum_1_3_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%Weights_addr_56 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_1_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 257 'getelementptr' 'Weights_addr_56' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 258 [2/2] (1.23ns)   --->   "%Weights_load_56 = load i14 %Weights_addr_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 258 'load' 'Weights_load_56' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 259 [1/1] (0.78ns)   --->   "%arrayidx24_sum_1_4 = add i10 %empty, i10 285" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 259 'add' 'arrayidx24_sum_1_4' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%arrayidx24_sum_1_4_cast = zext i10 %arrayidx24_sum_1_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 260 'zext' 'arrayidx24_sum_1_4_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%Weights_addr_57 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_1_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 261 'getelementptr' 'Weights_addr_57' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 262 [2/2] (1.23ns)   --->   "%Weights_load_57 = load i14 %Weights_addr_57" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 262 'load' 'Weights_load_57' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 263 [8/12] (1.89ns)   --->   "%urem_ln95 = urem i8 %select_ln93, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 263 'urem' 'urem_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_4 = load i9 %OutPadConv3_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 264 'load' 'OutPadConv3_load_4' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_5 : Operation 265 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_4 = load i9 %OutPadConv3_1_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 265 'load' 'OutPadConv3_1_load_4' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_5 : Operation 266 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_4 = load i9 %OutPadConv3_2_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 266 'load' 'OutPadConv3_2_load_4' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_5 : Operation 267 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_5 = load i9 %OutPadConv3_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 267 'load' 'OutPadConv3_load_5' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_5 : Operation 268 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_5 = load i9 %OutPadConv3_1_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 268 'load' 'OutPadConv3_1_load_5' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_5 : Operation 269 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_5 = load i9 %OutPadConv3_2_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 269 'load' 'OutPadConv3_2_load_5' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_5 : Operation 270 [1/1] (0.77ns)   --->   "%add_ln101_10 = add i7 %tmp_60, i7 55" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 270 'add' 'add_ln101_10' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln101_9 = zext i7 %add_ln101_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 271 'zext' 'zext_ln101_9' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_6 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 272 'getelementptr' 'OutPadConv3_addr_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_6 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 273 'getelementptr' 'OutPadConv3_1_addr_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_6 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 274 'getelementptr' 'OutPadConv3_2_addr_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 275 [2/2] (1.23ns)   --->   "%OutPadConv3_load_6 = load i9 %OutPadConv3_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 275 'load' 'OutPadConv3_load_6' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_5 : Operation 276 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_6 = load i9 %OutPadConv3_1_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 276 'load' 'OutPadConv3_1_load_6' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_5 : Operation 277 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_6 = load i9 %OutPadConv3_2_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 277 'load' 'OutPadConv3_2_load_6' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln101_11 = zext i8 %tmp_73" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 278 'zext' 'zext_ln101_11' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_7 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 279 'getelementptr' 'OutPadConv3_addr_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_7 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 280 'getelementptr' 'OutPadConv3_1_addr_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_7 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 281 'getelementptr' 'OutPadConv3_2_addr_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 282 [2/2] (1.23ns)   --->   "%OutPadConv3_load_7 = load i9 %OutPadConv3_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 282 'load' 'OutPadConv3_load_7' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_5 : Operation 283 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_7 = load i9 %OutPadConv3_1_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 283 'load' 'OutPadConv3_1_load_7' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_5 : Operation 284 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_7 = load i9 %OutPadConv3_2_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 284 'load' 'OutPadConv3_2_load_7' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_5 : Operation 285 [1/1] (0.77ns)   --->   "%add_ln101_18 = add i9 %zext_ln95_2, i9 328" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 285 'add' 'add_ln101_18' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln101_15 = zext i9 %add_ln101_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 286 'zext' 'zext_ln101_15' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (2.14ns)   --->   "%mul_ln101_46 = mul i19 %zext_ln101_15, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 287 'mul' 'mul_ln101_46' <Predicate = (!icmp_ln93)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln101_46, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 288 'partselect' 'tmp_78' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 289 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln101_50 = mul i21 %zext_ln101_25, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 289 'mul' 'mul_ln101_50' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln101_50, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 290 'partselect' 'tmp_88' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 291 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln101_51 = mul i21 %zext_ln101_27, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 291 'mul' 'mul_ln101_51' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln101_51, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 292 'partselect' 'tmp_90' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 293 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_52 = mul i21 %zext_ln101_30, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 293 'mul' 'mul_ln101_52' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 294 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_60 = mul i23 %zext_ln101_50, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 294 'mul' 'mul_ln101_60' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 295 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_61 = mul i23 %zext_ln101_52, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 295 'mul' 'mul_ln101_61' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 296 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_62 = mul i23 %zext_ln101_55, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 296 'mul' 'mul_ln101_62' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 297 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_56 = load i14 %Weights_addr_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 297 'load' 'Weights_load_56' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 298 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_57 = load i14 %Weights_addr_57" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 298 'load' 'Weights_load_57' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 299 [1/1] (0.78ns)   --->   "%arrayidx24_sum_2 = add i10 %empty, i10 286" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 299 'add' 'arrayidx24_sum_2' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%arrayidx24_sum_2_cast = zext i10 %arrayidx24_sum_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 300 'zext' 'arrayidx24_sum_2_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%Weights_addr_58 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 301 'getelementptr' 'Weights_addr_58' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 302 [2/2] (1.23ns)   --->   "%Weights_load_58 = load i14 %Weights_addr_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 302 'load' 'Weights_load_58' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 303 [1/1] (0.78ns)   --->   "%arrayidx24_sum_2_1 = add i10 %empty, i10 287" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 303 'add' 'arrayidx24_sum_2_1' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%arrayidx24_sum_2_1_cast = zext i10 %arrayidx24_sum_2_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 304 'zext' 'arrayidx24_sum_2_1_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%Weights_addr_59 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_2_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 305 'getelementptr' 'Weights_addr_59' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 306 [2/2] (1.23ns)   --->   "%Weights_load_59 = load i14 %Weights_addr_59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 306 'load' 'Weights_load_59' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 307 [7/12] (1.89ns)   --->   "%urem_ln95 = urem i8 %select_ln93, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 307 'urem' 'urem_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_6 = load i9 %OutPadConv3_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 308 'load' 'OutPadConv3_load_6' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_6 : Operation 309 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_6 = load i9 %OutPadConv3_1_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 309 'load' 'OutPadConv3_1_load_6' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_6 : Operation 310 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_6 = load i9 %OutPadConv3_2_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 310 'load' 'OutPadConv3_2_load_6' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_6 : Operation 311 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_7 = load i9 %OutPadConv3_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 311 'load' 'OutPadConv3_load_7' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_6 : Operation 312 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_7 = load i9 %OutPadConv3_1_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 312 'load' 'OutPadConv3_1_load_7' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_6 : Operation 313 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_7 = load i9 %OutPadConv3_2_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 313 'load' 'OutPadConv3_2_load_7' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln101_13 = zext i8 %tmp_75" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 314 'zext' 'zext_ln101_13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_8 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 315 'getelementptr' 'OutPadConv3_addr_8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_8 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 316 'getelementptr' 'OutPadConv3_1_addr_8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_8 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 317 'getelementptr' 'OutPadConv3_2_addr_8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 318 [2/2] (1.23ns)   --->   "%OutPadConv3_load_8 = load i9 %OutPadConv3_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 318 'load' 'OutPadConv3_load_8' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_6 : Operation 319 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_8 = load i9 %OutPadConv3_1_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 319 'load' 'OutPadConv3_1_load_8' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_6 : Operation 320 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_8 = load i9 %OutPadConv3_2_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 320 'load' 'OutPadConv3_2_load_8' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_6 : Operation 321 [1/1] (0.77ns)   --->   "%add_ln101_16 = add i7 %tmp_60, i7 56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 321 'add' 'add_ln101_16' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln101_14 = zext i7 %add_ln101_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 322 'zext' 'zext_ln101_14' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_9 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 323 'getelementptr' 'OutPadConv3_addr_9' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_9 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 324 'getelementptr' 'OutPadConv3_1_addr_9' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_9 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 325 'getelementptr' 'OutPadConv3_2_addr_9' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 326 [2/2] (1.23ns)   --->   "%OutPadConv3_load_9 = load i9 %OutPadConv3_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 326 'load' 'OutPadConv3_load_9' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_6 : Operation 327 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_9 = load i9 %OutPadConv3_1_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 327 'load' 'OutPadConv3_1_load_9' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_6 : Operation 328 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_9 = load i9 %OutPadConv3_2_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 328 'load' 'OutPadConv3_2_load_9' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_6 : Operation 329 [1/1] (0.77ns)   --->   "%add_ln101_20 = add i9 %zext_ln95_2, i9 329" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 329 'add' 'add_ln101_20' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln101_17 = zext i9 %add_ln101_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 330 'zext' 'zext_ln101_17' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (2.14ns)   --->   "%mul_ln101_47 = mul i19 %zext_ln101_17, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 331 'mul' 'mul_ln101_47' <Predicate = (!icmp_ln93)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln101_47, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 332 'partselect' 'tmp_80' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 333 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln101_52 = mul i21 %zext_ln101_30, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 333 'mul' 'mul_ln101_52' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln101_52, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 334 'partselect' 'tmp_93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 335 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln101_60 = mul i23 %zext_ln101_50, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 335 'mul' 'mul_ln101_60' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln101_60, i32 13, i32 22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 336 'partselect' 'tmp_113' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 337 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_61 = mul i23 %zext_ln101_52, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 337 'mul' 'mul_ln101_61' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 338 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln101_62 = mul i23 %zext_ln101_55, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 338 'mul' 'mul_ln101_62' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 339 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_58 = load i14 %Weights_addr_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 339 'load' 'Weights_load_58' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 340 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_59 = load i14 %Weights_addr_59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 340 'load' 'Weights_load_59' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 341 [1/1] (0.78ns)   --->   "%arrayidx24_sum_2_2 = add i10 %empty, i10 288" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 341 'add' 'arrayidx24_sum_2_2' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "%arrayidx24_sum_2_2_cast = zext i10 %arrayidx24_sum_2_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 342 'zext' 'arrayidx24_sum_2_2_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%Weights_addr_60 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_2_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 343 'getelementptr' 'Weights_addr_60' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 344 [2/2] (1.23ns)   --->   "%Weights_load_60 = load i14 %Weights_addr_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 344 'load' 'Weights_load_60' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 345 [1/1] (0.78ns)   --->   "%arrayidx24_sum_2_3 = add i10 %empty, i10 289" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 345 'add' 'arrayidx24_sum_2_3' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "%arrayidx24_sum_2_3_cast = zext i10 %arrayidx24_sum_2_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 346 'zext' 'arrayidx24_sum_2_3_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (0.00ns)   --->   "%Weights_addr_61 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_2_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 347 'getelementptr' 'Weights_addr_61' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 348 [2/2] (1.23ns)   --->   "%Weights_load_61 = load i14 %Weights_addr_61" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 348 'load' 'Weights_load_61' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 349 [6/12] (1.89ns)   --->   "%urem_ln95 = urem i8 %select_ln93, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 349 'urem' 'urem_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_8 = load i9 %OutPadConv3_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 350 'load' 'OutPadConv3_load_8' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_7 : Operation 351 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_8 = load i9 %OutPadConv3_1_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 351 'load' 'OutPadConv3_1_load_8' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_7 : Operation 352 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_8 = load i9 %OutPadConv3_2_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 352 'load' 'OutPadConv3_2_load_8' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_7 : Operation 353 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_9 = load i9 %OutPadConv3_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 353 'load' 'OutPadConv3_load_9' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_7 : Operation 354 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_9 = load i9 %OutPadConv3_1_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 354 'load' 'OutPadConv3_1_load_9' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_7 : Operation 355 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_9 = load i9 %OutPadConv3_2_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 355 'load' 'OutPadConv3_2_load_9' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln101_16 = zext i8 %tmp_78" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 356 'zext' 'zext_ln101_16' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_10 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 357 'getelementptr' 'OutPadConv3_addr_10' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_10 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 358 'getelementptr' 'OutPadConv3_1_addr_10' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_10 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 359 'getelementptr' 'OutPadConv3_2_addr_10' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 360 [2/2] (1.23ns)   --->   "%OutPadConv3_load_10 = load i9 %OutPadConv3_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 360 'load' 'OutPadConv3_load_10' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_7 : Operation 361 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_10 = load i9 %OutPadConv3_1_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 361 'load' 'OutPadConv3_1_load_10' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_7 : Operation 362 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_10 = load i9 %OutPadConv3_2_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 362 'load' 'OutPadConv3_2_load_10' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln101_18 = zext i8 %tmp_80" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 363 'zext' 'zext_ln101_18' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_11 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 364 'getelementptr' 'OutPadConv3_addr_11' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_11 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 365 'getelementptr' 'OutPadConv3_1_addr_11' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_11 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 366 'getelementptr' 'OutPadConv3_2_addr_11' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 367 [2/2] (1.23ns)   --->   "%OutPadConv3_load_11 = load i9 %OutPadConv3_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 367 'load' 'OutPadConv3_load_11' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_7 : Operation 368 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_11 = load i9 %OutPadConv3_1_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 368 'load' 'OutPadConv3_1_load_11' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_7 : Operation 369 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_11 = load i9 %OutPadConv3_2_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 369 'load' 'OutPadConv3_2_load_11' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_7 : Operation 370 [1/1] (0.77ns)   --->   "%add_ln101_24 = add i9 %zext_ln95_2, i9 331" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 370 'add' 'add_ln101_24' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln101_20 = zext i9 %add_ln101_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 371 'zext' 'zext_ln101_20' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (2.14ns)   --->   "%mul_ln101_48 = mul i19 %zext_ln101_20, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 372 'mul' 'mul_ln101_48' <Predicate = (!icmp_ln93)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln101_48, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 373 'partselect' 'tmp_83' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 374 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln101_61 = mul i23 %zext_ln101_52, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 374 'mul' 'mul_ln101_61' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln101_61, i32 13, i32 22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 375 'partselect' 'tmp_115' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 376 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln101_62 = mul i23 %zext_ln101_55, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 376 'mul' 'mul_ln101_62' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln101_62, i32 13, i32 22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 377 'partselect' 'tmp_118' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 378 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_60 = load i14 %Weights_addr_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 378 'load' 'Weights_load_60' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 379 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_61 = load i14 %Weights_addr_61" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 379 'load' 'Weights_load_61' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 380 [1/1] (0.78ns)   --->   "%arrayidx24_sum_2_4 = add i10 %empty, i10 290" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 380 'add' 'arrayidx24_sum_2_4' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 381 [1/1] (0.00ns)   --->   "%arrayidx24_sum_2_4_cast = zext i10 %arrayidx24_sum_2_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 381 'zext' 'arrayidx24_sum_2_4_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%Weights_addr_62 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_2_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 382 'getelementptr' 'Weights_addr_62' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 383 [2/2] (1.23ns)   --->   "%Weights_load_62 = load i14 %Weights_addr_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 383 'load' 'Weights_load_62' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 384 [1/1] (0.78ns)   --->   "%arrayidx24_sum_3 = add i10 %empty, i10 291" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 384 'add' 'arrayidx24_sum_3' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 385 [1/1] (0.00ns)   --->   "%arrayidx24_sum_3_cast = zext i10 %arrayidx24_sum_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 385 'zext' 'arrayidx24_sum_3_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 386 [1/1] (0.00ns)   --->   "%Weights_addr_63 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 386 'getelementptr' 'Weights_addr_63' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 387 [2/2] (1.23ns)   --->   "%Weights_load_63 = load i14 %Weights_addr_63" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 387 'load' 'Weights_load_63' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln95_6 = zext i7 %tmp_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 388 'zext' 'zext_ln95_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 389 [5/12] (1.89ns)   --->   "%urem_ln95 = urem i8 %select_ln93, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 389 'urem' 'urem_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 390 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_10 = load i9 %OutPadConv3_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 390 'load' 'OutPadConv3_load_10' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_8 : Operation 391 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_10 = load i9 %OutPadConv3_1_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 391 'load' 'OutPadConv3_1_load_10' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_8 : Operation 392 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_10 = load i9 %OutPadConv3_2_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 392 'load' 'OutPadConv3_2_load_10' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_8 : Operation 393 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_11 = load i9 %OutPadConv3_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 393 'load' 'OutPadConv3_load_11' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_8 : Operation 394 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_11 = load i9 %OutPadConv3_1_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 394 'load' 'OutPadConv3_1_load_11' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_8 : Operation 395 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_11 = load i9 %OutPadConv3_2_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 395 'load' 'OutPadConv3_2_load_11' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_8 : Operation 396 [1/1] (0.76ns)   --->   "%add_ln101_22 = add i8 %zext_ln95_6, i8 110" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 396 'add' 'add_ln101_22' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln101_19 = zext i8 %add_ln101_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 397 'zext' 'zext_ln101_19' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_12 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 398 'getelementptr' 'OutPadConv3_addr_12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_12 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 399 'getelementptr' 'OutPadConv3_1_addr_12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_12 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 400 'getelementptr' 'OutPadConv3_2_addr_12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 401 [2/2] (1.23ns)   --->   "%OutPadConv3_load_12 = load i9 %OutPadConv3_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 401 'load' 'OutPadConv3_load_12' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_8 : Operation 402 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_12 = load i9 %OutPadConv3_1_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 402 'load' 'OutPadConv3_1_load_12' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_8 : Operation 403 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_12 = load i9 %OutPadConv3_2_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 403 'load' 'OutPadConv3_2_load_12' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln101_21 = zext i8 %tmp_83" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 404 'zext' 'zext_ln101_21' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 405 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_13 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 405 'getelementptr' 'OutPadConv3_addr_13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_13 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 406 'getelementptr' 'OutPadConv3_1_addr_13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_13 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 407 'getelementptr' 'OutPadConv3_2_addr_13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 408 [2/2] (1.23ns)   --->   "%OutPadConv3_load_13 = load i9 %OutPadConv3_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 408 'load' 'OutPadConv3_load_13' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_8 : Operation 409 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_13 = load i9 %OutPadConv3_1_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 409 'load' 'OutPadConv3_1_load_13' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_8 : Operation 410 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_13 = load i9 %OutPadConv3_2_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 410 'load' 'OutPadConv3_2_load_13' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_8 : Operation 411 [1/1] (0.77ns)   --->   "%add_ln101_26 = add i9 %zext_ln95_2, i9 332" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 411 'add' 'add_ln101_26' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln101_22 = zext i9 %add_ln101_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 412 'zext' 'zext_ln101_22' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 413 [1/1] (2.14ns)   --->   "%mul_ln101_49 = mul i19 %zext_ln101_22, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 413 'mul' 'mul_ln101_49' <Predicate = (!icmp_ln93)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln101_49, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 414 'partselect' 'tmp_85' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 415 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_62 = load i14 %Weights_addr_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 415 'load' 'Weights_load_62' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 416 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_63 = load i14 %Weights_addr_63" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 416 'load' 'Weights_load_63' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 417 [1/1] (0.78ns)   --->   "%arrayidx24_sum_3_1 = add i10 %empty, i10 292" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 417 'add' 'arrayidx24_sum_3_1' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%arrayidx24_sum_3_1_cast = zext i10 %arrayidx24_sum_3_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 418 'zext' 'arrayidx24_sum_3_1_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 419 [1/1] (0.00ns)   --->   "%Weights_addr_64 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_3_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 419 'getelementptr' 'Weights_addr_64' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 420 [2/2] (1.23ns)   --->   "%Weights_load_64 = load i14 %Weights_addr_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 420 'load' 'Weights_load_64' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 421 [1/1] (0.78ns)   --->   "%arrayidx24_sum_3_2 = add i10 %empty, i10 293" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 421 'add' 'arrayidx24_sum_3_2' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%arrayidx24_sum_3_2_cast = zext i10 %arrayidx24_sum_3_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 422 'zext' 'arrayidx24_sum_3_2_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%Weights_addr_65 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_3_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 423 'getelementptr' 'Weights_addr_65' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 424 [2/2] (1.23ns)   --->   "%Weights_load_65 = load i14 %Weights_addr_65" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 424 'load' 'Weights_load_65' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 425 [4/12] (1.89ns)   --->   "%urem_ln95 = urem i8 %select_ln93, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 425 'urem' 'urem_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 426 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_12 = load i9 %OutPadConv3_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 426 'load' 'OutPadConv3_load_12' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_9 : Operation 427 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_12 = load i9 %OutPadConv3_1_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 427 'load' 'OutPadConv3_1_load_12' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_9 : Operation 428 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_12 = load i9 %OutPadConv3_2_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 428 'load' 'OutPadConv3_2_load_12' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_9 : Operation 429 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_13 = load i9 %OutPadConv3_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 429 'load' 'OutPadConv3_load_13' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_9 : Operation 430 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_13 = load i9 %OutPadConv3_1_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 430 'load' 'OutPadConv3_1_load_13' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_9 : Operation 431 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_13 = load i9 %OutPadConv3_2_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 431 'load' 'OutPadConv3_2_load_13' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln101_23 = zext i8 %tmp_85" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 432 'zext' 'zext_ln101_23' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_14 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 433 'getelementptr' 'OutPadConv3_addr_14' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 434 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_14 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 434 'getelementptr' 'OutPadConv3_1_addr_14' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_14 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 435 'getelementptr' 'OutPadConv3_2_addr_14' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 436 [2/2] (1.23ns)   --->   "%OutPadConv3_load_14 = load i9 %OutPadConv3_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 436 'load' 'OutPadConv3_load_14' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_9 : Operation 437 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_14 = load i9 %OutPadConv3_1_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 437 'load' 'OutPadConv3_1_load_14' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_9 : Operation 438 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_14 = load i9 %OutPadConv3_2_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 438 'load' 'OutPadConv3_2_load_14' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_9 : Operation 439 [1/1] (0.76ns)   --->   "%add_ln101_28 = add i8 %zext_ln95_6, i8 164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 439 'add' 'add_ln101_28' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln101_24 = zext i8 %add_ln101_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 440 'zext' 'zext_ln101_24' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_15 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 441 'getelementptr' 'OutPadConv3_addr_15' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 442 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_15 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 442 'getelementptr' 'OutPadConv3_1_addr_15' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 443 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_15 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 443 'getelementptr' 'OutPadConv3_2_addr_15' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 444 [2/2] (1.23ns)   --->   "%OutPadConv3_load_15 = load i9 %OutPadConv3_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 444 'load' 'OutPadConv3_load_15' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_9 : Operation 445 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_15 = load i9 %OutPadConv3_1_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 445 'load' 'OutPadConv3_1_load_15' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_9 : Operation 446 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_15 = load i9 %OutPadConv3_2_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 446 'load' 'OutPadConv3_2_load_15' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_9 : Operation 447 [1/1] (0.78ns)   --->   "%add_ln101_38 = add i10 %zext_ln95_1, i10 656" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 447 'add' 'add_ln101_38' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln101_32 = zext i10 %add_ln101_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 448 'zext' 'zext_ln101_32' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 449 [1/1] (2.18ns)   --->   "%mul_ln101_53 = mul i21 %zext_ln101_32, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 449 'mul' 'mul_ln101_53' <Predicate = (!icmp_ln93)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln101_53, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 450 'partselect' 'tmp_95' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.97>
ST_10 : Operation 451 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_64 = load i14 %Weights_addr_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 451 'load' 'Weights_load_64' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 452 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_65 = load i14 %Weights_addr_65" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 452 'load' 'Weights_load_65' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 453 [1/1] (0.78ns)   --->   "%arrayidx24_sum_3_3 = add i10 %empty, i10 294" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 453 'add' 'arrayidx24_sum_3_3' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 454 [1/1] (0.00ns)   --->   "%arrayidx24_sum_3_3_cast = zext i10 %arrayidx24_sum_3_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 454 'zext' 'arrayidx24_sum_3_3_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 455 [1/1] (0.00ns)   --->   "%Weights_addr_66 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_3_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 455 'getelementptr' 'Weights_addr_66' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 456 [2/2] (1.23ns)   --->   "%Weights_load_66 = load i14 %Weights_addr_66" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 456 'load' 'Weights_load_66' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 457 [1/1] (0.78ns)   --->   "%arrayidx24_sum_3_4 = add i10 %empty, i10 295" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 457 'add' 'arrayidx24_sum_3_4' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 458 [1/1] (0.00ns)   --->   "%arrayidx24_sum_3_4_cast = zext i10 %arrayidx24_sum_3_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 458 'zext' 'arrayidx24_sum_3_4_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 459 [1/1] (0.00ns)   --->   "%Weights_addr_67 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_3_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 459 'getelementptr' 'Weights_addr_67' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 460 [2/2] (1.23ns)   --->   "%Weights_load_67 = load i14 %Weights_addr_67" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 460 'load' 'Weights_load_67' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 461 [3/12] (1.89ns)   --->   "%urem_ln95 = urem i8 %select_ln93, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 461 'urem' 'urem_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 462 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_14 = load i9 %OutPadConv3_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 462 'load' 'OutPadConv3_load_14' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_10 : Operation 463 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_14 = load i9 %OutPadConv3_1_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 463 'load' 'OutPadConv3_1_load_14' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_10 : Operation 464 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_14 = load i9 %OutPadConv3_2_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 464 'load' 'OutPadConv3_2_load_14' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_10 : Operation 465 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_15 = load i9 %OutPadConv3_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 465 'load' 'OutPadConv3_load_15' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_10 : Operation 466 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_15 = load i9 %OutPadConv3_1_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 466 'load' 'OutPadConv3_1_load_15' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_10 : Operation 467 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_15 = load i9 %OutPadConv3_2_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 467 'load' 'OutPadConv3_2_load_15' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln101_26 = zext i9 %tmp_88" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 468 'zext' 'zext_ln101_26' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_16 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 469 'getelementptr' 'OutPadConv3_addr_16' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_16 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 470 'getelementptr' 'OutPadConv3_1_addr_16' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_16 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 471 'getelementptr' 'OutPadConv3_2_addr_16' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 472 [2/2] (1.23ns)   --->   "%OutPadConv3_load_16 = load i9 %OutPadConv3_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 472 'load' 'OutPadConv3_load_16' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_10 : Operation 473 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_16 = load i9 %OutPadConv3_1_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 473 'load' 'OutPadConv3_1_load_16' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_10 : Operation 474 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_16 = load i9 %OutPadConv3_2_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 474 'load' 'OutPadConv3_2_load_16' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_10 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln101_28 = zext i9 %tmp_90" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 475 'zext' 'zext_ln101_28' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 476 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_17 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 476 'getelementptr' 'OutPadConv3_addr_17' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_17 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 477 'getelementptr' 'OutPadConv3_1_addr_17' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 478 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_17 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 478 'getelementptr' 'OutPadConv3_2_addr_17' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 479 [2/2] (1.23ns)   --->   "%OutPadConv3_load_17 = load i9 %OutPadConv3_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 479 'load' 'OutPadConv3_load_17' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_10 : Operation 480 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_17 = load i9 %OutPadConv3_1_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 480 'load' 'OutPadConv3_1_load_17' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_10 : Operation 481 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_17 = load i9 %OutPadConv3_2_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 481 'load' 'OutPadConv3_2_load_17' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_10 : Operation 482 [1/1] (0.78ns)   --->   "%add_ln101_42 = add i10 %zext_ln95_1, i10 658" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 482 'add' 'add_ln101_42' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln101_35 = zext i10 %add_ln101_42" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 483 'zext' 'zext_ln101_35' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 484 [1/1] (2.18ns)   --->   "%mul_ln101_54 = mul i21 %zext_ln101_35, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 484 'mul' 'mul_ln101_54' <Predicate = (!icmp_ln93)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln101_54, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 485 'partselect' 'tmp_98' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 486 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_66 = load i14 %Weights_addr_66" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 486 'load' 'Weights_load_66' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 487 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_67 = load i14 %Weights_addr_67" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 487 'load' 'Weights_load_67' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 488 [1/1] (0.78ns)   --->   "%arrayidx24_sum_4 = add i10 %empty, i10 296" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 488 'add' 'arrayidx24_sum_4' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 489 [1/1] (0.00ns)   --->   "%arrayidx24_sum_4_cast = zext i10 %arrayidx24_sum_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 489 'zext' 'arrayidx24_sum_4_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 490 [1/1] (0.00ns)   --->   "%Weights_addr_68 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 490 'getelementptr' 'Weights_addr_68' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 491 [2/2] (1.23ns)   --->   "%Weights_load_68 = load i14 %Weights_addr_68" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 491 'load' 'Weights_load_68' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 492 [2/12] (1.89ns)   --->   "%urem_ln95 = urem i8 %select_ln93, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 492 'urem' 'urem_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 493 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_16 = load i9 %OutPadConv3_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 493 'load' 'OutPadConv3_load_16' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_11 : Operation 494 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_16 = load i9 %OutPadConv3_1_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 494 'load' 'OutPadConv3_1_load_16' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_11 : Operation 495 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_16 = load i9 %OutPadConv3_2_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 495 'load' 'OutPadConv3_2_load_16' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_11 : Operation 496 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_17 = load i9 %OutPadConv3_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 496 'load' 'OutPadConv3_load_17' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_11 : Operation 497 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_17 = load i9 %OutPadConv3_1_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 497 'load' 'OutPadConv3_1_load_17' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_11 : Operation 498 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_17 = load i9 %OutPadConv3_2_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 498 'load' 'OutPadConv3_2_load_17' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_11 : Operation 499 [1/1] (0.76ns)   --->   "%add_ln101_34 = add i8 %zext_ln95_6, i8 165" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 499 'add' 'add_ln101_34' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln101_29 = zext i8 %add_ln101_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 500 'zext' 'zext_ln101_29' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 501 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_18 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 501 'getelementptr' 'OutPadConv3_addr_18' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 502 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_18 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 502 'getelementptr' 'OutPadConv3_1_addr_18' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 503 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_18 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 503 'getelementptr' 'OutPadConv3_2_addr_18' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 504 [2/2] (1.23ns)   --->   "%OutPadConv3_load_18 = load i9 %OutPadConv3_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 504 'load' 'OutPadConv3_load_18' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_11 : Operation 505 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_18 = load i9 %OutPadConv3_1_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 505 'load' 'OutPadConv3_1_load_18' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_11 : Operation 506 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_18 = load i9 %OutPadConv3_2_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 506 'load' 'OutPadConv3_2_load_18' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_11 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln101_31 = zext i9 %tmp_93" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 507 'zext' 'zext_ln101_31' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 508 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_19 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 508 'getelementptr' 'OutPadConv3_addr_19' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 509 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_19 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 509 'getelementptr' 'OutPadConv3_1_addr_19' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 510 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_19 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 510 'getelementptr' 'OutPadConv3_2_addr_19' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 511 [2/2] (1.23ns)   --->   "%OutPadConv3_load_19 = load i9 %OutPadConv3_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 511 'load' 'OutPadConv3_load_19' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_11 : Operation 512 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_19 = load i9 %OutPadConv3_1_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 512 'load' 'OutPadConv3_1_load_19' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_11 : Operation 513 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_19 = load i9 %OutPadConv3_2_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 513 'load' 'OutPadConv3_2_load_19' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_11 : Operation 514 [1/1] (0.78ns)   --->   "%add_ln101_44 = add i10 %zext_ln95_1, i10 659" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 514 'add' 'add_ln101_44' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln101_37 = zext i10 %add_ln101_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 515 'zext' 'zext_ln101_37' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 516 [1/1] (2.18ns)   --->   "%mul_ln101_55 = mul i21 %zext_ln101_37, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 516 'mul' 'mul_ln101_55' <Predicate = (!icmp_ln93)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln101_55, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 517 'partselect' 'tmp_100' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.69>
ST_12 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln101_2 = sext i16 %Weights_load_49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 518 'sext' 'sext_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln101_4 = sext i16 %Weights_load_50" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 519 'sext' 'sext_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 520 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_68 = load i14 %Weights_addr_68" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 520 'load' 'Weights_load_68' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln95_5 = zext i7 %tmp_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 521 'zext' 'zext_ln95_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 522 [1/12] (1.89ns)   --->   "%urem_ln95 = urem i8 %select_ln93, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 522 'urem' 'urem_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i2 %urem_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 523 'trunc' 'trunc_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 524 [1/1] (0.42ns)   --->   "%tmp_19 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load, i2 1, i16 %OutPadConv3_1_load, i2 2, i16 %OutPadConv3_2_load, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 524 'sparsemux' 'tmp_19' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i16 %tmp_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 525 'sext' 'sext_ln101' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 526 [1/1] (2.38ns)   --->   "%mul_ln101 = mul i24 %sext_ln101, i24 %sext_ln101_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 526 'mul' 'mul_ln101' <Predicate = (!icmp_ln93)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 527 [1/1] (0.42ns)   --->   "%tmp_20 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv3_load_1, i2 0, i16 %OutPadConv3_1_load_1, i2 1, i16 %OutPadConv3_2_load_1, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 527 'sparsemux' 'tmp_20' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln101_1 = sext i16 %tmp_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 528 'sext' 'sext_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 529 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101_1 = mul i24 %sext_ln101_1, i24 %sext_ln101_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 529 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln101, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 530 'partselect' 'tmp_64' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 531 [1/1] (0.42ns)   --->   "%tmp_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv3_load_2, i2 2, i16 %OutPadConv3_1_load_2, i2 0, i16 %OutPadConv3_2_load_2, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 531 'sparsemux' 'tmp_21' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 532 [1/1] (0.42ns)   --->   "%tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load_3, i2 1, i16 %OutPadConv3_1_load_3, i2 2, i16 %OutPadConv3_2_load_3, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 532 'sparsemux' 'tmp_22' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 533 [1/1] (0.42ns)   --->   "%tmp_23 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv3_load_4, i2 0, i16 %OutPadConv3_1_load_4, i2 1, i16 %OutPadConv3_2_load_4, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 533 'sparsemux' 'tmp_23' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 534 [1/1] (0.42ns)   --->   "%tmp_24 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv3_load_5, i2 2, i16 %OutPadConv3_1_load_5, i2 0, i16 %OutPadConv3_2_load_5, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 534 'sparsemux' 'tmp_24' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 535 [1/1] (0.42ns)   --->   "%tmp_25 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load_6, i2 1, i16 %OutPadConv3_1_load_6, i2 2, i16 %OutPadConv3_2_load_6, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 535 'sparsemux' 'tmp_25' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 536 [1/1] (0.42ns)   --->   "%tmp_26 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv3_load_7, i2 0, i16 %OutPadConv3_1_load_7, i2 1, i16 %OutPadConv3_2_load_7, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 536 'sparsemux' 'tmp_26' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 537 [1/1] (0.42ns)   --->   "%tmp_27 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv3_load_8, i2 2, i16 %OutPadConv3_1_load_8, i2 0, i16 %OutPadConv3_2_load_8, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 537 'sparsemux' 'tmp_27' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 538 [1/1] (0.42ns)   --->   "%tmp_28 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load_9, i2 1, i16 %OutPadConv3_1_load_9, i2 2, i16 %OutPadConv3_2_load_9, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 538 'sparsemux' 'tmp_28' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 539 [1/1] (0.42ns)   --->   "%tmp_29 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv3_load_10, i2 0, i16 %OutPadConv3_1_load_10, i2 1, i16 %OutPadConv3_2_load_10, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 539 'sparsemux' 'tmp_29' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 540 [1/1] (0.42ns)   --->   "%tmp_30 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv3_load_11, i2 2, i16 %OutPadConv3_1_load_11, i2 0, i16 %OutPadConv3_2_load_11, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 540 'sparsemux' 'tmp_30' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 541 [1/1] (0.42ns)   --->   "%tmp_31 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load_12, i2 1, i16 %OutPadConv3_1_load_12, i2 2, i16 %OutPadConv3_2_load_12, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 541 'sparsemux' 'tmp_31' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 542 [1/1] (0.42ns)   --->   "%tmp_32 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv3_load_13, i2 0, i16 %OutPadConv3_1_load_13, i2 1, i16 %OutPadConv3_2_load_13, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 542 'sparsemux' 'tmp_32' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 543 [1/1] (0.42ns)   --->   "%tmp_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv3_load_14, i2 2, i16 %OutPadConv3_1_load_14, i2 0, i16 %OutPadConv3_2_load_14, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 543 'sparsemux' 'tmp_33' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 544 [1/1] (0.42ns)   --->   "%tmp_34 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load_15, i2 1, i16 %OutPadConv3_1_load_15, i2 2, i16 %OutPadConv3_2_load_15, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 544 'sparsemux' 'tmp_34' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 545 [1/1] (0.42ns)   --->   "%tmp_35 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv3_load_16, i2 0, i16 %OutPadConv3_1_load_16, i2 1, i16 %OutPadConv3_2_load_16, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 545 'sparsemux' 'tmp_35' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 546 [1/1] (0.42ns)   --->   "%tmp_36 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv3_load_17, i2 2, i16 %OutPadConv3_1_load_17, i2 0, i16 %OutPadConv3_2_load_17, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 546 'sparsemux' 'tmp_36' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 547 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_18 = load i9 %OutPadConv3_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 547 'load' 'OutPadConv3_load_18' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 548 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_18 = load i9 %OutPadConv3_1_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 548 'load' 'OutPadConv3_1_load_18' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 549 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_18 = load i9 %OutPadConv3_2_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 549 'load' 'OutPadConv3_2_load_18' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 550 [1/1] (0.42ns)   --->   "%tmp_37 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load_18, i2 1, i16 %OutPadConv3_1_load_18, i2 2, i16 %OutPadConv3_2_load_18, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 550 'sparsemux' 'tmp_37' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 551 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_19 = load i9 %OutPadConv3_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 551 'load' 'OutPadConv3_load_19' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 552 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_19 = load i9 %OutPadConv3_1_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 552 'load' 'OutPadConv3_1_load_19' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 553 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_19 = load i9 %OutPadConv3_2_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 553 'load' 'OutPadConv3_2_load_19' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 554 [1/1] (0.42ns)   --->   "%tmp_38 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv3_load_19, i2 0, i16 %OutPadConv3_1_load_19, i2 1, i16 %OutPadConv3_2_load_19, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 554 'sparsemux' 'tmp_38' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln101_33 = zext i9 %tmp_95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 555 'zext' 'zext_ln101_33' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 556 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_20 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 556 'getelementptr' 'OutPadConv3_addr_20' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 557 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_20 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 557 'getelementptr' 'OutPadConv3_1_addr_20' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 558 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_20 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 558 'getelementptr' 'OutPadConv3_2_addr_20' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 559 [2/2] (1.23ns)   --->   "%OutPadConv3_load_20 = load i9 %OutPadConv3_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 559 'load' 'OutPadConv3_load_20' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 560 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_20 = load i9 %OutPadConv3_1_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 560 'load' 'OutPadConv3_1_load_20' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 561 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_20 = load i9 %OutPadConv3_2_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 561 'load' 'OutPadConv3_2_load_20' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 562 [1/1] (0.77ns)   --->   "%add_ln101_40 = add i9 %zext_ln95_5, i9 219" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 562 'add' 'add_ln101_40' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln101_34 = zext i9 %add_ln101_40" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 563 'zext' 'zext_ln101_34' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 564 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_21 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 564 'getelementptr' 'OutPadConv3_addr_21' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 565 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_21 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 565 'getelementptr' 'OutPadConv3_1_addr_21' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 566 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_21 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 566 'getelementptr' 'OutPadConv3_2_addr_21' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 567 [2/2] (1.23ns)   --->   "%OutPadConv3_load_21 = load i9 %OutPadConv3_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 567 'load' 'OutPadConv3_load_21' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 568 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_21 = load i9 %OutPadConv3_1_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 568 'load' 'OutPadConv3_1_load_21' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 569 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_21 = load i9 %OutPadConv3_2_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 569 'load' 'OutPadConv3_2_load_21' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>

State 13 <SV = 12> <Delay = 2.96>
ST_13 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln101_6 = sext i16 %Weights_load_51" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 570 'sext' 'sext_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 571 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101_1 = mul i24 %sext_ln101_1, i24 %sext_ln101_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 571 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln101_3 = sext i16 %tmp_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 572 'sext' 'sext_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 573 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_3)   --->   "%mul_ln101_2 = mul i24 %sext_ln101_3, i24 %sext_ln101_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 573 'mul' 'mul_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 574 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_20 = load i9 %OutPadConv3_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 574 'load' 'OutPadConv3_load_20' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_13 : Operation 575 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_20 = load i9 %OutPadConv3_1_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 575 'load' 'OutPadConv3_1_load_20' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_13 : Operation 576 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_20 = load i9 %OutPadConv3_2_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 576 'load' 'OutPadConv3_2_load_20' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_13 : Operation 577 [1/1] (0.42ns)   --->   "%tmp_39 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv3_load_20, i2 2, i16 %OutPadConv3_1_load_20, i2 0, i16 %OutPadConv3_2_load_20, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 577 'sparsemux' 'tmp_39' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 578 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_21 = load i9 %OutPadConv3_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 578 'load' 'OutPadConv3_load_21' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_13 : Operation 579 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_21 = load i9 %OutPadConv3_1_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 579 'load' 'OutPadConv3_1_load_21' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_13 : Operation 580 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_21 = load i9 %OutPadConv3_2_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 580 'load' 'OutPadConv3_2_load_21' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_13 : Operation 581 [1/1] (0.42ns)   --->   "%tmp_40 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load_21, i2 1, i16 %OutPadConv3_1_load_21, i2 2, i16 %OutPadConv3_2_load_21, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 581 'sparsemux' 'tmp_40' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln101_36 = zext i9 %tmp_98" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 582 'zext' 'zext_ln101_36' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 583 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_22 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 583 'getelementptr' 'OutPadConv3_addr_22' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_13 : Operation 584 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_22 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 584 'getelementptr' 'OutPadConv3_1_addr_22' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_13 : Operation 585 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_22 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 585 'getelementptr' 'OutPadConv3_2_addr_22' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_13 : Operation 586 [2/2] (1.23ns)   --->   "%OutPadConv3_load_22 = load i9 %OutPadConv3_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 586 'load' 'OutPadConv3_load_22' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_13 : Operation 587 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_22 = load i9 %OutPadConv3_1_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 587 'load' 'OutPadConv3_1_load_22' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_13 : Operation 588 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_22 = load i9 %OutPadConv3_2_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 588 'load' 'OutPadConv3_2_load_22' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_13 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln101_38 = zext i9 %tmp_100" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 589 'zext' 'zext_ln101_38' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 590 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_23 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 590 'getelementptr' 'OutPadConv3_addr_23' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_13 : Operation 591 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_23 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 591 'getelementptr' 'OutPadConv3_1_addr_23' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_13 : Operation 592 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_23 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 592 'getelementptr' 'OutPadConv3_2_addr_23' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_13 : Operation 593 [2/2] (1.23ns)   --->   "%OutPadConv3_load_23 = load i9 %OutPadConv3_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 593 'load' 'OutPadConv3_load_23' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_13 : Operation 594 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_23 = load i9 %OutPadConv3_1_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 594 'load' 'OutPadConv3_1_load_23' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_13 : Operation 595 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_23 = load i9 %OutPadConv3_2_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 595 'load' 'OutPadConv3_2_load_23' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_13 : Operation 596 [1/1] (0.77ns)   --->   "%add_ln101_48 = add i9 %zext_ln95_2, i9 308" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 596 'add' 'add_ln101_48' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln101_80 = sext i9 %add_ln101_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 597 'sext' 'sext_ln101_80' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln101_40 = zext i10 %sext_ln101_80" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 598 'zext' 'zext_ln101_40' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 599 [1/1] (2.18ns)   --->   "%mul_ln101_56 = mul i21 %zext_ln101_40, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 599 'mul' 'mul_ln101_56' <Predicate = (!icmp_ln93)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln101_56, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 600 'partselect' 'tmp_103' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.96>
ST_14 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln101_8 = sext i16 %Weights_load_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 601 'sext' 'sext_ln101_8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 602 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101_1 = mul i24 %sext_ln101_1, i24 %sext_ln101_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 602 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 603 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_64, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 603 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 604 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_1 = add i24 %shl_ln3, i24 %mul_ln101_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 604 'add' 'add_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 605 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_3)   --->   "%mul_ln101_2 = mul i24 %sext_ln101_3, i24 %sext_ln101_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 605 'mul' 'mul_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln101_5 = sext i16 %tmp_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 606 'sext' 'sext_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 607 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_5)   --->   "%mul_ln101_3 = mul i24 %sext_ln101_5, i24 %sext_ln101_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 607 'mul' 'mul_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 608 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_22 = load i9 %OutPadConv3_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 608 'load' 'OutPadConv3_load_22' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_14 : Operation 609 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_22 = load i9 %OutPadConv3_1_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 609 'load' 'OutPadConv3_1_load_22' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_14 : Operation 610 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_22 = load i9 %OutPadConv3_2_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 610 'load' 'OutPadConv3_2_load_22' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_14 : Operation 611 [1/1] (0.42ns)   --->   "%tmp_41 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv3_load_22, i2 0, i16 %OutPadConv3_1_load_22, i2 1, i16 %OutPadConv3_2_load_22, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 611 'sparsemux' 'tmp_41' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 612 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_23 = load i9 %OutPadConv3_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 612 'load' 'OutPadConv3_load_23' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_14 : Operation 613 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_23 = load i9 %OutPadConv3_1_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 613 'load' 'OutPadConv3_1_load_23' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_14 : Operation 614 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_23 = load i9 %OutPadConv3_2_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 614 'load' 'OutPadConv3_2_load_23' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_14 : Operation 615 [1/1] (0.42ns)   --->   "%tmp_42 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv3_load_23, i2 2, i16 %OutPadConv3_1_load_23, i2 0, i16 %OutPadConv3_2_load_23, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 615 'sparsemux' 'tmp_42' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 616 [1/1] (0.77ns)   --->   "%add_ln101_46 = add i9 %zext_ln95_5, i9 220" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 616 'add' 'add_ln101_46' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln101_39 = zext i9 %add_ln101_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 617 'zext' 'zext_ln101_39' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 618 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_24 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 618 'getelementptr' 'OutPadConv3_addr_24' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_14 : Operation 619 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_24 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 619 'getelementptr' 'OutPadConv3_1_addr_24' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_14 : Operation 620 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_24 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 620 'getelementptr' 'OutPadConv3_2_addr_24' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_14 : Operation 621 [2/2] (1.23ns)   --->   "%OutPadConv3_load_24 = load i9 %OutPadConv3_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 621 'load' 'OutPadConv3_load_24' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_14 : Operation 622 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_24 = load i9 %OutPadConv3_1_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 622 'load' 'OutPadConv3_1_load_24' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_14 : Operation 623 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_24 = load i9 %OutPadConv3_2_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 623 'load' 'OutPadConv3_2_load_24' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_14 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln101_41 = zext i9 %tmp_103" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 624 'zext' 'zext_ln101_41' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 625 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_25 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 625 'getelementptr' 'OutPadConv3_addr_25' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_14 : Operation 626 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_25 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 626 'getelementptr' 'OutPadConv3_1_addr_25' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_14 : Operation 627 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_25 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 627 'getelementptr' 'OutPadConv3_2_addr_25' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_14 : Operation 628 [2/2] (1.23ns)   --->   "%OutPadConv3_load_25 = load i9 %OutPadConv3_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 628 'load' 'OutPadConv3_load_25' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_14 : Operation 629 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_25 = load i9 %OutPadConv3_1_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 629 'load' 'OutPadConv3_1_load_25' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_14 : Operation 630 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_25 = load i9 %OutPadConv3_2_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 630 'load' 'OutPadConv3_2_load_25' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_14 : Operation 631 [1/1] (0.77ns)   --->   "%add_ln101_50 = add i9 %zext_ln95_2, i9 309" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 631 'add' 'add_ln101_50' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln101_81 = sext i9 %add_ln101_50" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 632 'sext' 'sext_ln101_81' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln101_42 = zext i10 %sext_ln101_81" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 633 'zext' 'zext_ln101_42' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 634 [1/1] (2.18ns)   --->   "%mul_ln101_57 = mul i21 %zext_ln101_42, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 634 'mul' 'mul_ln101_57' <Predicate = (!icmp_ln93)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln101_57, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 635 'partselect' 'tmp_105' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.96>
ST_15 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln101_10 = sext i16 %Weights_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 636 'sext' 'sext_ln101_10' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 637 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_1 = add i24 %shl_ln3, i24 %mul_ln101_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 637 'add' 'add_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 638 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_3)   --->   "%mul_ln101_2 = mul i24 %sext_ln101_3, i24 %sext_ln101_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 638 'mul' 'mul_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_1, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 639 'partselect' 'tmp_66' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 640 [1/1] (0.00ns)   --->   "%shl_ln101_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_66, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 640 'bitconcatenate' 'shl_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 641 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_3 = add i24 %shl_ln101_1, i24 %mul_ln101_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 641 'add' 'add_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 642 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_5)   --->   "%mul_ln101_3 = mul i24 %sext_ln101_5, i24 %sext_ln101_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 642 'mul' 'mul_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln101_7 = sext i16 %tmp_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 643 'sext' 'sext_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 644 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_7)   --->   "%mul_ln101_4 = mul i24 %sext_ln101_7, i24 %sext_ln101_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 644 'mul' 'mul_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 645 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_24 = load i9 %OutPadConv3_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 645 'load' 'OutPadConv3_load_24' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_15 : Operation 646 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_24 = load i9 %OutPadConv3_1_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 646 'load' 'OutPadConv3_1_load_24' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_15 : Operation 647 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_24 = load i9 %OutPadConv3_2_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 647 'load' 'OutPadConv3_2_load_24' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_15 : Operation 648 [1/1] (0.42ns)   --->   "%tmp_43 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load_24, i2 1, i16 %OutPadConv3_1_load_24, i2 2, i16 %OutPadConv3_2_load_24, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 648 'sparsemux' 'tmp_43' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 649 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_25 = load i9 %OutPadConv3_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 649 'load' 'OutPadConv3_load_25' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_15 : Operation 650 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_25 = load i9 %OutPadConv3_1_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 650 'load' 'OutPadConv3_1_load_25' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_15 : Operation 651 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_25 = load i9 %OutPadConv3_2_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 651 'load' 'OutPadConv3_2_load_25' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_15 : Operation 652 [1/1] (0.42ns)   --->   "%tmp_44 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv3_load_25, i2 0, i16 %OutPadConv3_1_load_25, i2 1, i16 %OutPadConv3_2_load_25, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 652 'sparsemux' 'tmp_44' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln101_43 = zext i9 %tmp_105" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 653 'zext' 'zext_ln101_43' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 654 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_26 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 654 'getelementptr' 'OutPadConv3_addr_26' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_15 : Operation 655 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_26 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 655 'getelementptr' 'OutPadConv3_1_addr_26' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_15 : Operation 656 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_26 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 656 'getelementptr' 'OutPadConv3_2_addr_26' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_15 : Operation 657 [2/2] (1.23ns)   --->   "%OutPadConv3_load_26 = load i9 %OutPadConv3_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 657 'load' 'OutPadConv3_load_26' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_15 : Operation 658 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_26 = load i9 %OutPadConv3_1_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 658 'load' 'OutPadConv3_1_load_26' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_15 : Operation 659 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_26 = load i9 %OutPadConv3_2_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 659 'load' 'OutPadConv3_2_load_26' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_15 : Operation 660 [1/1] (0.77ns)   --->   "%add_ln101_52 = add i9 %zext_ln95_5, i9 274" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 660 'add' 'add_ln101_52' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln101_44 = zext i9 %add_ln101_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 661 'zext' 'zext_ln101_44' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 662 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_27 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 662 'getelementptr' 'OutPadConv3_addr_27' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_15 : Operation 663 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_27 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 663 'getelementptr' 'OutPadConv3_1_addr_27' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_15 : Operation 664 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_27 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 664 'getelementptr' 'OutPadConv3_2_addr_27' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_15 : Operation 665 [2/2] (1.23ns)   --->   "%OutPadConv3_load_27 = load i9 %OutPadConv3_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 665 'load' 'OutPadConv3_load_27' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_15 : Operation 666 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_27 = load i9 %OutPadConv3_1_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 666 'load' 'OutPadConv3_1_load_27' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_15 : Operation 667 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_27 = load i9 %OutPadConv3_2_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 667 'load' 'OutPadConv3_2_load_27' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_15 : Operation 668 [1/1] (0.77ns)   --->   "%add_ln101_54 = add i9 %zext_ln95_2, i9 311" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 668 'add' 'add_ln101_54' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln101_82 = sext i9 %add_ln101_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 669 'sext' 'sext_ln101_82' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln101_45 = zext i10 %sext_ln101_82" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 670 'zext' 'zext_ln101_45' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 671 [1/1] (2.18ns)   --->   "%mul_ln101_58 = mul i21 %zext_ln101_45, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 671 'mul' 'mul_ln101_58' <Predicate = (!icmp_ln93)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln101_58, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 672 'partselect' 'tmp_108' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.20>
ST_16 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln101_12 = sext i16 %Weights_load_53" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 673 'sext' 'sext_ln101_12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 674 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_3 = add i24 %shl_ln101_1, i24 %mul_ln101_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 674 'add' 'add_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 675 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_5)   --->   "%mul_ln101_3 = mul i24 %sext_ln101_5, i24 %sext_ln101_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 675 'mul' 'mul_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_3, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 676 'partselect' 'tmp_67' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 677 [1/1] (0.00ns)   --->   "%shl_ln101_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_67, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 677 'bitconcatenate' 'shl_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 678 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_5 = add i24 %shl_ln101_2, i24 %mul_ln101_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 678 'add' 'add_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 679 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_7)   --->   "%mul_ln101_4 = mul i24 %sext_ln101_7, i24 %sext_ln101_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 679 'mul' 'mul_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln101_9 = sext i16 %tmp_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 680 'sext' 'sext_ln101_9' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 681 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_9)   --->   "%mul_ln101_5 = mul i24 %sext_ln101_9, i24 %sext_ln101_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 681 'mul' 'mul_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 682 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_26 = load i9 %OutPadConv3_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 682 'load' 'OutPadConv3_load_26' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_16 : Operation 683 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_26 = load i9 %OutPadConv3_1_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 683 'load' 'OutPadConv3_1_load_26' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_16 : Operation 684 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_26 = load i9 %OutPadConv3_2_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 684 'load' 'OutPadConv3_2_load_26' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_16 : Operation 685 [1/1] (0.42ns)   --->   "%tmp_45 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv3_load_26, i2 2, i16 %OutPadConv3_1_load_26, i2 0, i16 %OutPadConv3_2_load_26, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 685 'sparsemux' 'tmp_45' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 686 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_27 = load i9 %OutPadConv3_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 686 'load' 'OutPadConv3_load_27' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_16 : Operation 687 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_27 = load i9 %OutPadConv3_1_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 687 'load' 'OutPadConv3_1_load_27' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_16 : Operation 688 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_27 = load i9 %OutPadConv3_2_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 688 'load' 'OutPadConv3_2_load_27' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_16 : Operation 689 [1/1] (0.42ns)   --->   "%tmp_46 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load_27, i2 1, i16 %OutPadConv3_1_load_27, i2 2, i16 %OutPadConv3_2_load_27, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 689 'sparsemux' 'tmp_46' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln101_46 = zext i9 %tmp_108" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 690 'zext' 'zext_ln101_46' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 691 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_28 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 691 'getelementptr' 'OutPadConv3_addr_28' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_16 : Operation 692 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_28 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 692 'getelementptr' 'OutPadConv3_1_addr_28' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_16 : Operation 693 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_28 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 693 'getelementptr' 'OutPadConv3_2_addr_28' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_16 : Operation 694 [2/2] (1.23ns)   --->   "%OutPadConv3_load_28 = load i9 %OutPadConv3_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 694 'load' 'OutPadConv3_load_28' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_16 : Operation 695 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_28 = load i9 %OutPadConv3_1_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 695 'load' 'OutPadConv3_1_load_28' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_16 : Operation 696 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_28 = load i9 %OutPadConv3_2_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 696 'load' 'OutPadConv3_2_load_28' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_16 : Operation 697 [1/1] (0.77ns)   --->   "%add_ln101_56 = add i9 %zext_ln95_2, i9 312" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 697 'add' 'add_ln101_56' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln101_83 = sext i9 %add_ln101_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 698 'sext' 'sext_ln101_83' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln101_47 = zext i10 %sext_ln101_83" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 699 'zext' 'zext_ln101_47' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 700 [1/1] (2.18ns)   --->   "%mul_ln101_59 = mul i21 %zext_ln101_47, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 700 'mul' 'mul_ln101_59' <Predicate = (!icmp_ln93)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln101_59, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 701 'partselect' 'tmp_110' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln101_48 = zext i9 %tmp_110" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 702 'zext' 'zext_ln101_48' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 703 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_29 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 703 'getelementptr' 'OutPadConv3_addr_29' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_16 : Operation 704 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_29 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 704 'getelementptr' 'OutPadConv3_1_addr_29' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_16 : Operation 705 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_29 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 705 'getelementptr' 'OutPadConv3_2_addr_29' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_16 : Operation 706 [2/2] (1.23ns)   --->   "%OutPadConv3_load_29 = load i9 %OutPadConv3_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 706 'load' 'OutPadConv3_load_29' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_16 : Operation 707 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_29 = load i9 %OutPadConv3_1_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 707 'load' 'OutPadConv3_1_load_29' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_16 : Operation 708 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_29 = load i9 %OutPadConv3_2_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 708 'load' 'OutPadConv3_2_load_29' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>

State 17 <SV = 16> <Delay = 3.03>
ST_17 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln101_14 = sext i16 %Weights_load_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 709 'sext' 'sext_ln101_14' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 710 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_5 = add i24 %shl_ln101_2, i24 %mul_ln101_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 710 'add' 'add_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 711 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_7)   --->   "%mul_ln101_4 = mul i24 %sext_ln101_7, i24 %sext_ln101_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 711 'mul' 'mul_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_5, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 712 'partselect' 'tmp_69' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 713 [1/1] (0.00ns)   --->   "%shl_ln101_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_69, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 713 'bitconcatenate' 'shl_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 714 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_7 = add i24 %shl_ln101_3, i24 %mul_ln101_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 714 'add' 'add_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 715 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_9)   --->   "%mul_ln101_5 = mul i24 %sext_ln101_9, i24 %sext_ln101_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 715 'mul' 'mul_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln101_11 = sext i16 %tmp_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 716 'sext' 'sext_ln101_11' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 717 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_11)   --->   "%mul_ln101_6 = mul i24 %sext_ln101_11, i24 %sext_ln101_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 717 'mul' 'mul_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 718 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_28 = load i9 %OutPadConv3_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 718 'load' 'OutPadConv3_load_28' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_17 : Operation 719 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_28 = load i9 %OutPadConv3_1_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 719 'load' 'OutPadConv3_1_load_28' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_17 : Operation 720 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_28 = load i9 %OutPadConv3_2_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 720 'load' 'OutPadConv3_2_load_28' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_17 : Operation 721 [1/1] (0.42ns)   --->   "%tmp_47 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv3_load_28, i2 0, i16 %OutPadConv3_1_load_28, i2 1, i16 %OutPadConv3_2_load_28, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 721 'sparsemux' 'tmp_47' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 722 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_29 = load i9 %OutPadConv3_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 722 'load' 'OutPadConv3_load_29' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_17 : Operation 723 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_29 = load i9 %OutPadConv3_1_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 723 'load' 'OutPadConv3_1_load_29' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_17 : Operation 724 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_29 = load i9 %OutPadConv3_2_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 724 'load' 'OutPadConv3_2_load_29' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_17 : Operation 725 [1/1] (0.42ns)   --->   "%tmp_48 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv3_load_29, i2 2, i16 %OutPadConv3_1_load_29, i2 0, i16 %OutPadConv3_2_load_29, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 725 'sparsemux' 'tmp_48' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 726 [1/1] (0.77ns)   --->   "%add_ln101_58 = add i9 %zext_ln95_5, i9 328" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 726 'add' 'add_ln101_58' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln101_49 = zext i9 %add_ln101_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 727 'zext' 'zext_ln101_49' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 728 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_30 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 728 'getelementptr' 'OutPadConv3_addr_30' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_17 : Operation 729 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_30 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 729 'getelementptr' 'OutPadConv3_1_addr_30' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_17 : Operation 730 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_30 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 730 'getelementptr' 'OutPadConv3_2_addr_30' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_17 : Operation 731 [2/2] (1.23ns)   --->   "%OutPadConv3_load_30 = load i9 %OutPadConv3_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 731 'load' 'OutPadConv3_load_30' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_17 : Operation 732 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_30 = load i9 %OutPadConv3_1_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 732 'load' 'OutPadConv3_1_load_30' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_17 : Operation 733 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_30 = load i9 %OutPadConv3_2_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 733 'load' 'OutPadConv3_2_load_30' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_17 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln101_51 = zext i10 %tmp_113" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 734 'zext' 'zext_ln101_51' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 735 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_31 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_51" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 735 'getelementptr' 'OutPadConv3_addr_31' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_17 : Operation 736 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_31 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_51" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 736 'getelementptr' 'OutPadConv3_1_addr_31' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_17 : Operation 737 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_31 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_51" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 737 'getelementptr' 'OutPadConv3_2_addr_31' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_17 : Operation 738 [2/2] (1.23ns)   --->   "%OutPadConv3_load_31 = load i9 %OutPadConv3_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 738 'load' 'OutPadConv3_load_31' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_17 : Operation 739 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_31 = load i9 %OutPadConv3_1_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 739 'load' 'OutPadConv3_1_load_31' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_17 : Operation 740 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_31 = load i9 %OutPadConv3_2_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 740 'load' 'OutPadConv3_2_load_31' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_17 : Operation 741 [1/1] (0.79ns)   --->   "%add_ln101_68 = add i11 %zext_ln95, i11 1148" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 741 'add' 'add_ln101_68' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln101_57 = zext i11 %add_ln101_68" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 742 'zext' 'zext_ln101_57' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 743 [1/1] (2.23ns)   --->   "%mul_ln101_63 = mul i23 %zext_ln101_57, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 743 'mul' 'mul_ln101_63' <Predicate = (!icmp_ln93)> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln101_63, i32 13, i32 22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 744 'partselect' 'tmp_120' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.03>
ST_18 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln101_16 = sext i16 %Weights_load_55" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 745 'sext' 'sext_ln101_16' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 746 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_7 = add i24 %shl_ln101_3, i24 %mul_ln101_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 746 'add' 'add_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 747 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_9)   --->   "%mul_ln101_5 = mul i24 %sext_ln101_9, i24 %sext_ln101_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 747 'mul' 'mul_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_7, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 748 'partselect' 'tmp_71' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 749 [1/1] (0.00ns)   --->   "%shl_ln101_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_71, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 749 'bitconcatenate' 'shl_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 750 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_9 = add i24 %shl_ln101_4, i24 %mul_ln101_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 750 'add' 'add_ln101_9' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 751 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_11)   --->   "%mul_ln101_6 = mul i24 %sext_ln101_11, i24 %sext_ln101_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 751 'mul' 'mul_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln101_13 = sext i16 %tmp_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 752 'sext' 'sext_ln101_13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 753 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_13)   --->   "%mul_ln101_7 = mul i24 %sext_ln101_13, i24 %sext_ln101_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 753 'mul' 'mul_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 754 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_30 = load i9 %OutPadConv3_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 754 'load' 'OutPadConv3_load_30' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_18 : Operation 755 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_30 = load i9 %OutPadConv3_1_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 755 'load' 'OutPadConv3_1_load_30' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_18 : Operation 756 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_30 = load i9 %OutPadConv3_2_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 756 'load' 'OutPadConv3_2_load_30' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_18 : Operation 757 [1/1] (0.42ns)   --->   "%tmp_49 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load_30, i2 1, i16 %OutPadConv3_1_load_30, i2 2, i16 %OutPadConv3_2_load_30, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 757 'sparsemux' 'tmp_49' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 758 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_31 = load i9 %OutPadConv3_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 758 'load' 'OutPadConv3_load_31' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_18 : Operation 759 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_31 = load i9 %OutPadConv3_1_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 759 'load' 'OutPadConv3_1_load_31' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_18 : Operation 760 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_31 = load i9 %OutPadConv3_2_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 760 'load' 'OutPadConv3_2_load_31' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_18 : Operation 761 [1/1] (0.42ns)   --->   "%tmp_50 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv3_load_31, i2 0, i16 %OutPadConv3_1_load_31, i2 1, i16 %OutPadConv3_2_load_31, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 761 'sparsemux' 'tmp_50' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln101_53 = zext i10 %tmp_115" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 762 'zext' 'zext_ln101_53' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 763 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_32 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_53" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 763 'getelementptr' 'OutPadConv3_addr_32' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_18 : Operation 764 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_32 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_53" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 764 'getelementptr' 'OutPadConv3_1_addr_32' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_18 : Operation 765 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_32 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_53" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 765 'getelementptr' 'OutPadConv3_2_addr_32' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_18 : Operation 766 [2/2] (1.23ns)   --->   "%OutPadConv3_load_32 = load i9 %OutPadConv3_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 766 'load' 'OutPadConv3_load_32' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_18 : Operation 767 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_32 = load i9 %OutPadConv3_1_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 767 'load' 'OutPadConv3_1_load_32' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_18 : Operation 768 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_32 = load i9 %OutPadConv3_2_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 768 'load' 'OutPadConv3_2_load_32' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_18 : Operation 769 [1/1] (0.77ns)   --->   "%add_ln101_64 = add i9 %zext_ln95_5, i9 329" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 769 'add' 'add_ln101_64' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln101_54 = zext i9 %add_ln101_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 770 'zext' 'zext_ln101_54' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 771 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_33 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 771 'getelementptr' 'OutPadConv3_addr_33' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_18 : Operation 772 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_33 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 772 'getelementptr' 'OutPadConv3_1_addr_33' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_18 : Operation 773 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_33 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 773 'getelementptr' 'OutPadConv3_2_addr_33' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_18 : Operation 774 [2/2] (1.23ns)   --->   "%OutPadConv3_load_33 = load i9 %OutPadConv3_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 774 'load' 'OutPadConv3_load_33' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_18 : Operation 775 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_33 = load i9 %OutPadConv3_1_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 775 'load' 'OutPadConv3_1_load_33' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_18 : Operation 776 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_33 = load i9 %OutPadConv3_2_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 776 'load' 'OutPadConv3_2_load_33' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_18 : Operation 777 [1/1] (0.79ns)   --->   "%add_ln101_72 = add i11 %zext_ln95, i11 1150" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 777 'add' 'add_ln101_72' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln101_60 = zext i11 %add_ln101_72" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 778 'zext' 'zext_ln101_60' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 779 [1/1] (2.23ns)   --->   "%mul_ln101_64 = mul i23 %zext_ln101_60, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 779 'mul' 'mul_ln101_64' <Predicate = (!icmp_ln93)> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln101_64, i32 13, i32 22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 780 'partselect' 'tmp_123' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 3.03>
ST_19 : Operation 781 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %select_ln93_1, i7 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 781 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 782 [1/1] (0.00ns)   --->   "%p_shl140 = zext i9 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 782 'zext' 'p_shl140' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_208 = add i11 %p_shl, i11 %p_shl140" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 783 'add' 'empty_208' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln101_18 = sext i16 %Weights_load_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 784 'sext' 'sext_ln101_18' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 785 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_9 = add i24 %shl_ln101_4, i24 %mul_ln101_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 785 'add' 'add_ln101_9' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 786 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_11)   --->   "%mul_ln101_6 = mul i24 %sext_ln101_11, i24 %sext_ln101_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 786 'mul' 'mul_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_9, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 787 'partselect' 'tmp_72' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 788 [1/1] (0.00ns)   --->   "%shl_ln101_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_72, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 788 'bitconcatenate' 'shl_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 789 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_11 = add i24 %shl_ln101_5, i24 %mul_ln101_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 789 'add' 'add_ln101_11' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 790 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_13)   --->   "%mul_ln101_7 = mul i24 %sext_ln101_13, i24 %sext_ln101_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 790 'mul' 'mul_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln101_15 = sext i16 %tmp_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 791 'sext' 'sext_ln101_15' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 792 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_15)   --->   "%mul_ln101_8 = mul i24 %sext_ln101_15, i24 %sext_ln101_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 792 'mul' 'mul_ln101_8' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 793 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_32 = load i9 %OutPadConv3_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 793 'load' 'OutPadConv3_load_32' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_19 : Operation 794 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_32 = load i9 %OutPadConv3_1_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 794 'load' 'OutPadConv3_1_load_32' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_19 : Operation 795 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_32 = load i9 %OutPadConv3_2_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 795 'load' 'OutPadConv3_2_load_32' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_19 : Operation 796 [1/1] (0.42ns)   --->   "%tmp_51 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv3_load_32, i2 2, i16 %OutPadConv3_1_load_32, i2 0, i16 %OutPadConv3_2_load_32, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 796 'sparsemux' 'tmp_51' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 797 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_33 = load i9 %OutPadConv3_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 797 'load' 'OutPadConv3_load_33' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_19 : Operation 798 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_33 = load i9 %OutPadConv3_1_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 798 'load' 'OutPadConv3_1_load_33' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_19 : Operation 799 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_33 = load i9 %OutPadConv3_2_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 799 'load' 'OutPadConv3_2_load_33' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_19 : Operation 800 [1/1] (0.42ns)   --->   "%tmp_52 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load_33, i2 1, i16 %OutPadConv3_1_load_33, i2 2, i16 %OutPadConv3_2_load_33, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 800 'sparsemux' 'tmp_52' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln101_56 = zext i10 %tmp_118" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 801 'zext' 'zext_ln101_56' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 802 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_34 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 802 'getelementptr' 'OutPadConv3_addr_34' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_19 : Operation 803 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_34 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 803 'getelementptr' 'OutPadConv3_1_addr_34' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_19 : Operation 804 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_34 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 804 'getelementptr' 'OutPadConv3_2_addr_34' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_19 : Operation 805 [2/2] (1.23ns)   --->   "%OutPadConv3_load_34 = load i9 %OutPadConv3_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 805 'load' 'OutPadConv3_load_34' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_19 : Operation 806 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_34 = load i9 %OutPadConv3_1_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 806 'load' 'OutPadConv3_1_load_34' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_19 : Operation 807 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_34 = load i9 %OutPadConv3_2_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 807 'load' 'OutPadConv3_2_load_34' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_19 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln101_58 = zext i10 %tmp_120" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 808 'zext' 'zext_ln101_58' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 809 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_35 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 809 'getelementptr' 'OutPadConv3_addr_35' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_19 : Operation 810 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_35 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 810 'getelementptr' 'OutPadConv3_1_addr_35' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_19 : Operation 811 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_35 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 811 'getelementptr' 'OutPadConv3_2_addr_35' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_19 : Operation 812 [2/2] (1.23ns)   --->   "%OutPadConv3_load_35 = load i9 %OutPadConv3_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 812 'load' 'OutPadConv3_load_35' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_19 : Operation 813 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_35 = load i9 %OutPadConv3_1_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 813 'load' 'OutPadConv3_1_load_35' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_19 : Operation 814 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_35 = load i9 %OutPadConv3_2_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 814 'load' 'OutPadConv3_2_load_35' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_19 : Operation 815 [1/1] (0.79ns)   --->   "%add_ln101_74 = add i11 %zext_ln95, i11 1151" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 815 'add' 'add_ln101_74' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln101_62 = zext i11 %add_ln101_74" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 816 'zext' 'zext_ln101_62' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 817 [1/1] (2.23ns)   --->   "%mul_ln101_65 = mul i23 %zext_ln101_62, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 817 'mul' 'mul_ln101_65' <Predicate = (!icmp_ln93)> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln101_65, i32 13, i32 22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 818 'partselect' 'tmp_125' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 819 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln103_1 = add i11 %zext_ln95, i11 %empty_208" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 819 'add' 'add_ln103_1' <Predicate = (!icmp_ln93)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 2.01>
ST_20 : Operation 820 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_11 = add i24 %shl_ln101_5, i24 %mul_ln101_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 820 'add' 'add_ln101_11' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 821 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_13)   --->   "%mul_ln101_7 = mul i24 %sext_ln101_13, i24 %sext_ln101_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 821 'mul' 'mul_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_11, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 822 'partselect' 'tmp_74' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 823 [1/1] (0.00ns)   --->   "%shl_ln101_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_74, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 823 'bitconcatenate' 'shl_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 824 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_13 = add i24 %shl_ln101_6, i24 %mul_ln101_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 824 'add' 'add_ln101_13' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 825 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_15)   --->   "%mul_ln101_8 = mul i24 %sext_ln101_15, i24 %sext_ln101_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 825 'mul' 'mul_ln101_8' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 826 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_34 = load i9 %OutPadConv3_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 826 'load' 'OutPadConv3_load_34' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_20 : Operation 827 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_34 = load i9 %OutPadConv3_1_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 827 'load' 'OutPadConv3_1_load_34' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_20 : Operation 828 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_34 = load i9 %OutPadConv3_2_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 828 'load' 'OutPadConv3_2_load_34' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_20 : Operation 829 [1/1] (0.42ns)   --->   "%tmp_53 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv3_load_34, i2 0, i16 %OutPadConv3_1_load_34, i2 1, i16 %OutPadConv3_2_load_34, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 829 'sparsemux' 'tmp_53' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 830 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_35 = load i9 %OutPadConv3_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 830 'load' 'OutPadConv3_load_35' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_20 : Operation 831 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_35 = load i9 %OutPadConv3_1_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 831 'load' 'OutPadConv3_1_load_35' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_20 : Operation 832 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_35 = load i9 %OutPadConv3_2_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 832 'load' 'OutPadConv3_2_load_35' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_20 : Operation 833 [1/1] (0.42ns)   --->   "%tmp_54 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv3_load_35, i2 2, i16 %OutPadConv3_1_load_35, i2 0, i16 %OutPadConv3_2_load_35, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 833 'sparsemux' 'tmp_54' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 834 [1/1] (0.77ns)   --->   "%add_ln101_70 = add i9 %zext_ln95_5, i9 383" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 834 'add' 'add_ln101_70' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln101_59 = zext i9 %add_ln101_70" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 835 'zext' 'zext_ln101_59' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 836 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_36 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 836 'getelementptr' 'OutPadConv3_addr_36' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_20 : Operation 837 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_36 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 837 'getelementptr' 'OutPadConv3_1_addr_36' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_20 : Operation 838 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_36 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 838 'getelementptr' 'OutPadConv3_2_addr_36' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_20 : Operation 839 [2/2] (1.23ns)   --->   "%OutPadConv3_load_36 = load i9 %OutPadConv3_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 839 'load' 'OutPadConv3_load_36' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_20 : Operation 840 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_36 = load i9 %OutPadConv3_1_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 840 'load' 'OutPadConv3_1_load_36' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_20 : Operation 841 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_36 = load i9 %OutPadConv3_2_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 841 'load' 'OutPadConv3_2_load_36' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_20 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln101_61 = zext i10 %tmp_123" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 842 'zext' 'zext_ln101_61' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 843 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_37 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_61" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 843 'getelementptr' 'OutPadConv3_addr_37' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_20 : Operation 844 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_37 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_61" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 844 'getelementptr' 'OutPadConv3_1_addr_37' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_20 : Operation 845 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_37 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_61" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 845 'getelementptr' 'OutPadConv3_2_addr_37' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_20 : Operation 846 [2/2] (1.23ns)   --->   "%OutPadConv3_load_37 = load i9 %OutPadConv3_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 846 'load' 'OutPadConv3_load_37' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_20 : Operation 847 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_37 = load i9 %OutPadConv3_1_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 847 'load' 'OutPadConv3_1_load_37' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_20 : Operation 848 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_37 = load i9 %OutPadConv3_2_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 848 'load' 'OutPadConv3_2_load_37' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>

State 21 <SV = 20> <Delay = 1.66>
ST_21 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln101_20 = sext i16 %Weights_load_57" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 849 'sext' 'sext_ln101_20' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 850 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_13 = add i24 %shl_ln101_6, i24 %mul_ln101_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 850 'add' 'add_ln101_13' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 851 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_15)   --->   "%mul_ln101_8 = mul i24 %sext_ln101_15, i24 %sext_ln101_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 851 'mul' 'mul_ln101_8' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_13, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 852 'partselect' 'tmp_76' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 853 [1/1] (0.00ns)   --->   "%shl_ln101_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_76, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 853 'bitconcatenate' 'shl_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 854 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_15 = add i24 %shl_ln101_7, i24 %mul_ln101_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 854 'add' 'add_ln101_15' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln101_17 = sext i16 %tmp_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 855 'sext' 'sext_ln101_17' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 856 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_17)   --->   "%mul_ln101_9 = mul i24 %sext_ln101_17, i24 %sext_ln101_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 856 'mul' 'mul_ln101_9' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 857 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_36 = load i9 %OutPadConv3_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 857 'load' 'OutPadConv3_load_36' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_21 : Operation 858 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_36 = load i9 %OutPadConv3_1_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 858 'load' 'OutPadConv3_1_load_36' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_21 : Operation 859 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_36 = load i9 %OutPadConv3_2_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 859 'load' 'OutPadConv3_2_load_36' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_21 : Operation 860 [1/1] (0.42ns)   --->   "%tmp_55 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load_36, i2 1, i16 %OutPadConv3_1_load_36, i2 2, i16 %OutPadConv3_2_load_36, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 860 'sparsemux' 'tmp_55' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 861 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_37 = load i9 %OutPadConv3_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 861 'load' 'OutPadConv3_load_37' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_21 : Operation 862 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_37 = load i9 %OutPadConv3_1_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 862 'load' 'OutPadConv3_1_load_37' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_21 : Operation 863 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_37 = load i9 %OutPadConv3_2_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 863 'load' 'OutPadConv3_2_load_37' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_21 : Operation 864 [1/1] (0.42ns)   --->   "%tmp_56 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv3_load_37, i2 0, i16 %OutPadConv3_1_load_37, i2 1, i16 %OutPadConv3_2_load_37, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 864 'sparsemux' 'tmp_56' <Predicate = (!icmp_ln93)> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln101_63 = zext i10 %tmp_125" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 865 'zext' 'zext_ln101_63' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 866 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_38 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_63" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 866 'getelementptr' 'OutPadConv3_addr_38' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_21 : Operation 867 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_38 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_63" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 867 'getelementptr' 'OutPadConv3_1_addr_38' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_21 : Operation 868 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_38 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_63" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 868 'getelementptr' 'OutPadConv3_2_addr_38' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_21 : Operation 869 [2/2] (1.23ns)   --->   "%OutPadConv3_load_38 = load i9 %OutPadConv3_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 869 'load' 'OutPadConv3_load_38' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_21 : Operation 870 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_38 = load i9 %OutPadConv3_1_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 870 'load' 'OutPadConv3_1_load_38' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_21 : Operation 871 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_38 = load i9 %OutPadConv3_2_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 871 'load' 'OutPadConv3_2_load_38' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_21 : Operation 872 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %tmp_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 872 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln101_84 = sext i8 %or_ln" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 873 'sext' 'sext_ln101_84' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln101_64 = zext i9 %sext_ln101_84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 874 'zext' 'zext_ln101_64' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 875 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_39 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 875 'getelementptr' 'OutPadConv3_addr_39' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 0.00>
ST_21 : Operation 876 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr_39 = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln101_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 876 'getelementptr' 'OutPadConv3_1_addr_39' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 0.00>
ST_21 : Operation 877 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr_39 = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln101_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 877 'getelementptr' 'OutPadConv3_2_addr_39' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 0.00>
ST_21 : Operation 878 [2/2] (1.23ns)   --->   "%OutPadConv3_load_39 = load i9 %OutPadConv3_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 878 'load' 'OutPadConv3_load_39' <Predicate = (!icmp_ln93 & trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_21 : Operation 879 [2/2] (1.23ns)   --->   "%OutPadConv3_1_load_39 = load i9 %OutPadConv3_1_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 879 'load' 'OutPadConv3_1_load_39' <Predicate = (!icmp_ln93 & trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_21 : Operation 880 [2/2] (1.23ns)   --->   "%OutPadConv3_2_load_39 = load i9 %OutPadConv3_2_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 880 'load' 'OutPadConv3_2_load_39' <Predicate = (!icmp_ln93 & trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>

State 22 <SV = 21> <Delay = 1.66>
ST_22 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln101_22 = sext i16 %Weights_load_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 881 'sext' 'sext_ln101_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 882 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_15 = add i24 %shl_ln101_7, i24 %mul_ln101_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 882 'add' 'add_ln101_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 883 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_17)   --->   "%mul_ln101_9 = mul i24 %sext_ln101_17, i24 %sext_ln101_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 883 'mul' 'mul_ln101_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_15, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 884 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln101_19 = sext i16 %tmp_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 885 'sext' 'sext_ln101_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 886 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_19)   --->   "%mul_ln101_10 = mul i24 %sext_ln101_19, i24 %sext_ln101_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 886 'mul' 'mul_ln101_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 887 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_38 = load i9 %OutPadConv3_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 887 'load' 'OutPadConv3_load_38' <Predicate = (trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_22 : Operation 888 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_38 = load i9 %OutPadConv3_1_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 888 'load' 'OutPadConv3_1_load_38' <Predicate = (trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_22 : Operation 889 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_38 = load i9 %OutPadConv3_2_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 889 'load' 'OutPadConv3_2_load_38' <Predicate = (trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_22 : Operation 890 [1/1] (0.42ns)   --->   "%tmp_57 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv3_load_38, i2 2, i16 %OutPadConv3_1_load_38, i2 0, i16 %OutPadConv3_2_load_38, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 890 'sparsemux' 'tmp_57' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 891 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_load_39 = load i9 %OutPadConv3_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 891 'load' 'OutPadConv3_load_39' <Predicate = (trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_22 : Operation 892 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_1_load_39 = load i9 %OutPadConv3_1_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 892 'load' 'OutPadConv3_1_load_39' <Predicate = (trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_22 : Operation 893 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv3_2_load_39 = load i9 %OutPadConv3_2_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 893 'load' 'OutPadConv3_2_load_39' <Predicate = (trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_22 : Operation 894 [1/1] (0.42ns)   --->   "%tmp_58 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv3_load_39, i2 1, i16 %OutPadConv3_1_load_39, i2 2, i16 %OutPadConv3_2_load_39, i16 0, i2 %trunc_ln95" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 894 'sparsemux' 'tmp_58' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 0.99>
ST_23 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln101_24 = sext i16 %Weights_load_59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 895 'sext' 'sext_ln101_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 896 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_17)   --->   "%mul_ln101_9 = mul i24 %sext_ln101_17, i24 %sext_ln101_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 896 'mul' 'mul_ln101_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 897 [1/1] (0.00ns)   --->   "%shl_ln101_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_77, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 897 'bitconcatenate' 'shl_ln101_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 898 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_17 = add i24 %shl_ln101_8, i24 %mul_ln101_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 898 'add' 'add_ln101_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 899 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_19)   --->   "%mul_ln101_10 = mul i24 %sext_ln101_19, i24 %sext_ln101_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 899 'mul' 'mul_ln101_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln101_21 = sext i16 %tmp_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 900 'sext' 'sext_ln101_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 901 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_21)   --->   "%mul_ln101_11 = mul i24 %sext_ln101_21, i24 %sext_ln101_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 901 'mul' 'mul_ln101_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 1.29>
ST_24 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln101_26 = sext i16 %Weights_load_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 902 'sext' 'sext_ln101_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 903 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_17 = add i24 %shl_ln101_8, i24 %mul_ln101_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 903 'add' 'add_ln101_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 904 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_19)   --->   "%mul_ln101_10 = mul i24 %sext_ln101_19, i24 %sext_ln101_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 904 'mul' 'mul_ln101_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_17, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 905 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 906 [1/1] (0.00ns)   --->   "%shl_ln101_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_79, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 906 'bitconcatenate' 'shl_ln101_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 907 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_19 = add i24 %shl_ln101_9, i24 %mul_ln101_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 907 'add' 'add_ln101_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 908 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_21)   --->   "%mul_ln101_11 = mul i24 %sext_ln101_21, i24 %sext_ln101_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 908 'mul' 'mul_ln101_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln101_23 = sext i16 %tmp_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 909 'sext' 'sext_ln101_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 910 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_23)   --->   "%mul_ln101_12 = mul i24 %sext_ln101_23, i24 %sext_ln101_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 910 'mul' 'mul_ln101_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 1.29>
ST_25 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln101_28 = sext i16 %Weights_load_61" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 911 'sext' 'sext_ln101_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 912 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_19 = add i24 %shl_ln101_9, i24 %mul_ln101_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 912 'add' 'add_ln101_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 913 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_21)   --->   "%mul_ln101_11 = mul i24 %sext_ln101_21, i24 %sext_ln101_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 913 'mul' 'mul_ln101_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_19, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 914 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 915 [1/1] (0.00ns)   --->   "%shl_ln101_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_81, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 915 'bitconcatenate' 'shl_ln101_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 916 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_21 = add i24 %shl_ln101_s, i24 %mul_ln101_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 916 'add' 'add_ln101_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 917 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_23)   --->   "%mul_ln101_12 = mul i24 %sext_ln101_23, i24 %sext_ln101_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 917 'mul' 'mul_ln101_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln101_25 = sext i16 %tmp_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 918 'sext' 'sext_ln101_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 919 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_25)   --->   "%mul_ln101_13 = mul i24 %sext_ln101_25, i24 %sext_ln101_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 919 'mul' 'mul_ln101_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 1.29>
ST_26 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln101_30 = sext i16 %Weights_load_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 920 'sext' 'sext_ln101_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 921 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_21 = add i24 %shl_ln101_s, i24 %mul_ln101_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 921 'add' 'add_ln101_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 922 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_23)   --->   "%mul_ln101_12 = mul i24 %sext_ln101_23, i24 %sext_ln101_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 922 'mul' 'mul_ln101_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_21, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 923 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 924 [1/1] (0.00ns)   --->   "%shl_ln101_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_82, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 924 'bitconcatenate' 'shl_ln101_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 925 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_23 = add i24 %shl_ln101_10, i24 %mul_ln101_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 925 'add' 'add_ln101_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 926 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_25)   --->   "%mul_ln101_13 = mul i24 %sext_ln101_25, i24 %sext_ln101_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 926 'mul' 'mul_ln101_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln101_27 = sext i16 %tmp_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 927 'sext' 'sext_ln101_27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 928 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_27)   --->   "%mul_ln101_14 = mul i24 %sext_ln101_27, i24 %sext_ln101_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 928 'mul' 'mul_ln101_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 1.29>
ST_27 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln101_32 = sext i16 %Weights_load_63" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 929 'sext' 'sext_ln101_32' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 930 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_23 = add i24 %shl_ln101_10, i24 %mul_ln101_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 930 'add' 'add_ln101_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 931 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_25)   --->   "%mul_ln101_13 = mul i24 %sext_ln101_25, i24 %sext_ln101_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 931 'mul' 'mul_ln101_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_23, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 932 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 933 [1/1] (0.00ns)   --->   "%shl_ln101_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_84, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 933 'bitconcatenate' 'shl_ln101_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 934 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_25 = add i24 %shl_ln101_11, i24 %mul_ln101_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 934 'add' 'add_ln101_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 935 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_27)   --->   "%mul_ln101_14 = mul i24 %sext_ln101_27, i24 %sext_ln101_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 935 'mul' 'mul_ln101_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln101_29 = sext i16 %tmp_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 936 'sext' 'sext_ln101_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 937 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_29)   --->   "%mul_ln101_15 = mul i24 %sext_ln101_29, i24 %sext_ln101_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 937 'mul' 'mul_ln101_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 1.29>
ST_28 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln101_34 = sext i16 %Weights_load_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 938 'sext' 'sext_ln101_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 939 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_25 = add i24 %shl_ln101_11, i24 %mul_ln101_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 939 'add' 'add_ln101_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 940 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_27)   --->   "%mul_ln101_14 = mul i24 %sext_ln101_27, i24 %sext_ln101_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 940 'mul' 'mul_ln101_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_25, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 941 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 942 [1/1] (0.00ns)   --->   "%shl_ln101_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_86, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 942 'bitconcatenate' 'shl_ln101_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 943 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_27 = add i24 %shl_ln101_12, i24 %mul_ln101_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 943 'add' 'add_ln101_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 944 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_29)   --->   "%mul_ln101_15 = mul i24 %sext_ln101_29, i24 %sext_ln101_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 944 'mul' 'mul_ln101_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln101_31 = sext i16 %tmp_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 945 'sext' 'sext_ln101_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 946 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_31)   --->   "%mul_ln101_16 = mul i24 %sext_ln101_31, i24 %sext_ln101_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 946 'mul' 'mul_ln101_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 1.29>
ST_29 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln101_36 = sext i16 %Weights_load_65" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 947 'sext' 'sext_ln101_36' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 948 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_27 = add i24 %shl_ln101_12, i24 %mul_ln101_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 948 'add' 'add_ln101_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 949 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_29)   --->   "%mul_ln101_15 = mul i24 %sext_ln101_29, i24 %sext_ln101_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 949 'mul' 'mul_ln101_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_27, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 950 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 951 [1/1] (0.00ns)   --->   "%shl_ln101_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_87, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 951 'bitconcatenate' 'shl_ln101_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 952 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_29 = add i24 %shl_ln101_13, i24 %mul_ln101_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 952 'add' 'add_ln101_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 953 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_31)   --->   "%mul_ln101_16 = mul i24 %sext_ln101_31, i24 %sext_ln101_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 953 'mul' 'mul_ln101_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln101_33 = sext i16 %tmp_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 954 'sext' 'sext_ln101_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 955 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_33)   --->   "%mul_ln101_17 = mul i24 %sext_ln101_33, i24 %sext_ln101_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 955 'mul' 'mul_ln101_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 1.29>
ST_30 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln101_38 = sext i16 %Weights_load_66" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 956 'sext' 'sext_ln101_38' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 957 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_29 = add i24 %shl_ln101_13, i24 %mul_ln101_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 957 'add' 'add_ln101_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 958 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_31)   --->   "%mul_ln101_16 = mul i24 %sext_ln101_31, i24 %sext_ln101_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 958 'mul' 'mul_ln101_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_29, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 959 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 960 [1/1] (0.00ns)   --->   "%shl_ln101_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_89, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 960 'bitconcatenate' 'shl_ln101_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 961 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_31 = add i24 %shl_ln101_14, i24 %mul_ln101_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 961 'add' 'add_ln101_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 962 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_33)   --->   "%mul_ln101_17 = mul i24 %sext_ln101_33, i24 %sext_ln101_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 962 'mul' 'mul_ln101_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln101_35 = sext i16 %tmp_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 963 'sext' 'sext_ln101_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 964 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_35)   --->   "%mul_ln101_18 = mul i24 %sext_ln101_35, i24 %sext_ln101_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 964 'mul' 'mul_ln101_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 1.29>
ST_31 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln101_40 = sext i16 %Weights_load_67" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 965 'sext' 'sext_ln101_40' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 966 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_31 = add i24 %shl_ln101_14, i24 %mul_ln101_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 966 'add' 'add_ln101_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 967 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_33)   --->   "%mul_ln101_17 = mul i24 %sext_ln101_33, i24 %sext_ln101_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 967 'mul' 'mul_ln101_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_31, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 968 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 969 [1/1] (0.00ns)   --->   "%shl_ln101_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_91, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 969 'bitconcatenate' 'shl_ln101_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 970 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_33 = add i24 %shl_ln101_15, i24 %mul_ln101_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 970 'add' 'add_ln101_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 971 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_35)   --->   "%mul_ln101_18 = mul i24 %sext_ln101_35, i24 %sext_ln101_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 971 'mul' 'mul_ln101_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln101_37 = sext i16 %tmp_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 972 'sext' 'sext_ln101_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 973 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_37)   --->   "%mul_ln101_19 = mul i24 %sext_ln101_37, i24 %sext_ln101_40" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 973 'mul' 'mul_ln101_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 2.02>
ST_32 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln101_42 = sext i16 %Weights_load_68" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 974 'sext' 'sext_ln101_42' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 975 [1/1] (0.78ns)   --->   "%arrayidx24_sum_4_1 = add i10 %empty, i10 297" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 975 'add' 'arrayidx24_sum_4_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 976 [1/1] (0.00ns)   --->   "%arrayidx24_sum_4_1_cast = zext i10 %arrayidx24_sum_4_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 976 'zext' 'arrayidx24_sum_4_1_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 977 [1/1] (0.00ns)   --->   "%Weights_addr_69 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_4_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 977 'getelementptr' 'Weights_addr_69' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 978 [2/2] (1.23ns)   --->   "%Weights_load_69 = load i14 %Weights_addr_69" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 978 'load' 'Weights_load_69' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_32 : Operation 979 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_33 = add i24 %shl_ln101_15, i24 %mul_ln101_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 979 'add' 'add_ln101_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 980 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_35)   --->   "%mul_ln101_18 = mul i24 %sext_ln101_35, i24 %sext_ln101_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 980 'mul' 'mul_ln101_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_33, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 981 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 982 [1/1] (0.00ns)   --->   "%shl_ln101_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_92, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 982 'bitconcatenate' 'shl_ln101_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 983 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_35 = add i24 %shl_ln101_16, i24 %mul_ln101_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 983 'add' 'add_ln101_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 984 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_37)   --->   "%mul_ln101_19 = mul i24 %sext_ln101_37, i24 %sext_ln101_40" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 984 'mul' 'mul_ln101_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln101_39 = sext i16 %tmp_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 985 'sext' 'sext_ln101_39' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 986 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_39)   --->   "%mul_ln101_20 = mul i24 %sext_ln101_39, i24 %sext_ln101_42" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 986 'mul' 'mul_ln101_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 2.23>
ST_33 : Operation 987 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_69 = load i14 %Weights_addr_69" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 987 'load' 'Weights_load_69' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_33 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln101_44 = sext i16 %Weights_load_69" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 988 'sext' 'sext_ln101_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 989 [1/1] (0.78ns)   --->   "%arrayidx24_sum_4_2 = add i10 %empty, i10 298" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 989 'add' 'arrayidx24_sum_4_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 990 [1/1] (0.00ns)   --->   "%arrayidx24_sum_4_2_cast = zext i10 %arrayidx24_sum_4_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 990 'zext' 'arrayidx24_sum_4_2_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 991 [1/1] (0.00ns)   --->   "%Weights_addr_70 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_4_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 991 'getelementptr' 'Weights_addr_70' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 992 [2/2] (1.23ns)   --->   "%Weights_load_70 = load i14 %Weights_addr_70" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 992 'load' 'Weights_load_70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_33 : Operation 993 [1/1] (0.78ns)   --->   "%arrayidx24_sum_4_3 = add i10 %empty, i10 299" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 993 'add' 'arrayidx24_sum_4_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 994 [1/1] (0.00ns)   --->   "%arrayidx24_sum_4_3_cast = zext i10 %arrayidx24_sum_4_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 994 'zext' 'arrayidx24_sum_4_3_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 995 [1/1] (0.00ns)   --->   "%Weights_addr_71 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_4_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 995 'getelementptr' 'Weights_addr_71' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 996 [2/2] (1.23ns)   --->   "%Weights_load_71 = load i14 %Weights_addr_71" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 996 'load' 'Weights_load_71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_33 : Operation 997 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_35 = add i24 %shl_ln101_16, i24 %mul_ln101_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 997 'add' 'add_ln101_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 998 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_37)   --->   "%mul_ln101_19 = mul i24 %sext_ln101_37, i24 %sext_ln101_40" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 998 'mul' 'mul_ln101_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_35, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 999 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1000 [1/1] (0.00ns)   --->   "%shl_ln101_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_94, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1000 'bitconcatenate' 'shl_ln101_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1001 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_37 = add i24 %shl_ln101_17, i24 %mul_ln101_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1001 'add' 'add_ln101_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1002 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_39)   --->   "%mul_ln101_20 = mul i24 %sext_ln101_39, i24 %sext_ln101_42" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1002 'mul' 'mul_ln101_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln101_41 = sext i16 %tmp_40" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1003 'sext' 'sext_ln101_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1004 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_41)   --->   "%mul_ln101_21 = mul i24 %sext_ln101_41, i24 %sext_ln101_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1004 'mul' 'mul_ln101_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 2.23>
ST_34 : Operation 1005 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_70 = load i14 %Weights_addr_70" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1005 'load' 'Weights_load_70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_34 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln101_46 = sext i16 %Weights_load_70" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1006 'sext' 'sext_ln101_46' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1007 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_71 = load i14 %Weights_addr_71" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1007 'load' 'Weights_load_71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_34 : Operation 1008 [1/1] (0.78ns)   --->   "%arrayidx24_sum_4_4 = add i10 %empty, i10 300" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1008 'add' 'arrayidx24_sum_4_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1009 [1/1] (0.00ns)   --->   "%arrayidx24_sum_4_4_cast = zext i10 %arrayidx24_sum_4_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1009 'zext' 'arrayidx24_sum_4_4_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1010 [1/1] (0.00ns)   --->   "%Weights_addr_72 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_4_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1010 'getelementptr' 'Weights_addr_72' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1011 [2/2] (1.23ns)   --->   "%Weights_load_72 = load i14 %Weights_addr_72" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1011 'load' 'Weights_load_72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_34 : Operation 1012 [1/1] (0.78ns)   --->   "%arrayidx24_sum_5 = add i10 %empty, i10 301" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1012 'add' 'arrayidx24_sum_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1013 [1/1] (0.00ns)   --->   "%arrayidx24_sum_5_cast = zext i10 %arrayidx24_sum_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1013 'zext' 'arrayidx24_sum_5_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1014 [1/1] (0.00ns)   --->   "%Weights_addr_73 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_5_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1014 'getelementptr' 'Weights_addr_73' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1015 [2/2] (1.23ns)   --->   "%Weights_load_73 = load i14 %Weights_addr_73" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1015 'load' 'Weights_load_73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_34 : Operation 1016 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_37 = add i24 %shl_ln101_17, i24 %mul_ln101_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1016 'add' 'add_ln101_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1017 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_39)   --->   "%mul_ln101_20 = mul i24 %sext_ln101_39, i24 %sext_ln101_42" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1017 'mul' 'mul_ln101_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_37, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1018 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1019 [1/1] (0.00ns)   --->   "%shl_ln101_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_96, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1019 'bitconcatenate' 'shl_ln101_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1020 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_39 = add i24 %shl_ln101_18, i24 %mul_ln101_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1020 'add' 'add_ln101_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1021 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_41)   --->   "%mul_ln101_21 = mul i24 %sext_ln101_41, i24 %sext_ln101_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1021 'mul' 'mul_ln101_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln101_43 = sext i16 %tmp_41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1022 'sext' 'sext_ln101_43' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1023 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_43)   --->   "%mul_ln101_22 = mul i24 %sext_ln101_43, i24 %sext_ln101_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1023 'mul' 'mul_ln101_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 2.02>
ST_35 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln101_48 = sext i16 %Weights_load_71" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1024 'sext' 'sext_ln101_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1025 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_72 = load i14 %Weights_addr_72" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1025 'load' 'Weights_load_72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_35 : Operation 1026 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_73 = load i14 %Weights_addr_73" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1026 'load' 'Weights_load_73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_35 : Operation 1027 [1/1] (0.78ns)   --->   "%arrayidx24_sum_5_1 = add i10 %empty, i10 302" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1027 'add' 'arrayidx24_sum_5_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1028 [1/1] (0.00ns)   --->   "%arrayidx24_sum_5_1_cast = zext i10 %arrayidx24_sum_5_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1028 'zext' 'arrayidx24_sum_5_1_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1029 [1/1] (0.00ns)   --->   "%Weights_addr_74 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_5_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1029 'getelementptr' 'Weights_addr_74' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1030 [2/2] (1.23ns)   --->   "%Weights_load_74 = load i14 %Weights_addr_74" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1030 'load' 'Weights_load_74' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_35 : Operation 1031 [1/1] (0.78ns)   --->   "%arrayidx24_sum_5_2 = add i10 %empty, i10 303" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1031 'add' 'arrayidx24_sum_5_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1032 [1/1] (0.00ns)   --->   "%arrayidx24_sum_5_2_cast = zext i10 %arrayidx24_sum_5_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1032 'zext' 'arrayidx24_sum_5_2_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1033 [1/1] (0.00ns)   --->   "%Weights_addr_75 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_5_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1033 'getelementptr' 'Weights_addr_75' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1034 [2/2] (1.23ns)   --->   "%Weights_load_75 = load i14 %Weights_addr_75" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1034 'load' 'Weights_load_75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_35 : Operation 1035 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_39 = add i24 %shl_ln101_18, i24 %mul_ln101_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1035 'add' 'add_ln101_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1036 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_41)   --->   "%mul_ln101_21 = mul i24 %sext_ln101_41, i24 %sext_ln101_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1036 'mul' 'mul_ln101_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_39, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1037 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1038 [1/1] (0.00ns)   --->   "%shl_ln101_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_97, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1038 'bitconcatenate' 'shl_ln101_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1039 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_41 = add i24 %shl_ln101_19, i24 %mul_ln101_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1039 'add' 'add_ln101_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1040 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_43)   --->   "%mul_ln101_22 = mul i24 %sext_ln101_43, i24 %sext_ln101_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1040 'mul' 'mul_ln101_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln101_45 = sext i16 %tmp_42" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1041 'sext' 'sext_ln101_45' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1042 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_45)   --->   "%mul_ln101_23 = mul i24 %sext_ln101_45, i24 %sext_ln101_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1042 'mul' 'mul_ln101_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 2.02>
ST_36 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln101_50 = sext i16 %Weights_load_72" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1043 'sext' 'sext_ln101_50' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1044 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_74 = load i14 %Weights_addr_74" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1044 'load' 'Weights_load_74' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_36 : Operation 1045 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_75 = load i14 %Weights_addr_75" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1045 'load' 'Weights_load_75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_36 : Operation 1046 [1/1] (0.78ns)   --->   "%arrayidx24_sum_5_3 = add i10 %empty, i10 304" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1046 'add' 'arrayidx24_sum_5_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1047 [1/1] (0.00ns)   --->   "%arrayidx24_sum_5_3_cast = zext i10 %arrayidx24_sum_5_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1047 'zext' 'arrayidx24_sum_5_3_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1048 [1/1] (0.00ns)   --->   "%Weights_addr_76 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_5_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1048 'getelementptr' 'Weights_addr_76' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1049 [2/2] (1.23ns)   --->   "%Weights_load_76 = load i14 %Weights_addr_76" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1049 'load' 'Weights_load_76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_36 : Operation 1050 [1/1] (0.78ns)   --->   "%arrayidx24_sum_5_4 = add i10 %empty, i10 305" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1050 'add' 'arrayidx24_sum_5_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1051 [1/1] (0.00ns)   --->   "%arrayidx24_sum_5_4_cast = zext i10 %arrayidx24_sum_5_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1051 'zext' 'arrayidx24_sum_5_4_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1052 [1/1] (0.00ns)   --->   "%Weights_addr_77 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_5_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1052 'getelementptr' 'Weights_addr_77' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1053 [2/2] (1.23ns)   --->   "%Weights_load_77 = load i14 %Weights_addr_77" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1053 'load' 'Weights_load_77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_36 : Operation 1054 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_41 = add i24 %shl_ln101_19, i24 %mul_ln101_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1054 'add' 'add_ln101_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1055 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_43)   --->   "%mul_ln101_22 = mul i24 %sext_ln101_43, i24 %sext_ln101_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1055 'mul' 'mul_ln101_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_41, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1056 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1057 [1/1] (0.00ns)   --->   "%shl_ln101_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_99, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1057 'bitconcatenate' 'shl_ln101_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1058 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_43 = add i24 %shl_ln101_20, i24 %mul_ln101_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1058 'add' 'add_ln101_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1059 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_45)   --->   "%mul_ln101_23 = mul i24 %sext_ln101_45, i24 %sext_ln101_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1059 'mul' 'mul_ln101_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln101_47 = sext i16 %tmp_43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1060 'sext' 'sext_ln101_47' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1061 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_47)   --->   "%mul_ln101_24 = mul i24 %sext_ln101_47, i24 %sext_ln101_50" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1061 'mul' 'mul_ln101_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 2.02>
ST_37 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln101_52 = sext i16 %Weights_load_73" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1062 'sext' 'sext_ln101_52' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1063 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_76 = load i14 %Weights_addr_76" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1063 'load' 'Weights_load_76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_37 : Operation 1064 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_77 = load i14 %Weights_addr_77" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1064 'load' 'Weights_load_77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_37 : Operation 1065 [1/1] (0.78ns)   --->   "%arrayidx24_sum_6 = add i10 %empty, i10 306" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1065 'add' 'arrayidx24_sum_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1066 [1/1] (0.00ns)   --->   "%arrayidx24_sum_6_cast = zext i10 %arrayidx24_sum_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1066 'zext' 'arrayidx24_sum_6_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1067 [1/1] (0.00ns)   --->   "%Weights_addr_78 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_6_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1067 'getelementptr' 'Weights_addr_78' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1068 [2/2] (1.23ns)   --->   "%Weights_load_78 = load i14 %Weights_addr_78" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1068 'load' 'Weights_load_78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_37 : Operation 1069 [1/1] (0.78ns)   --->   "%arrayidx24_sum_6_1 = add i10 %empty, i10 307" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1069 'add' 'arrayidx24_sum_6_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1070 [1/1] (0.00ns)   --->   "%arrayidx24_sum_6_1_cast = zext i10 %arrayidx24_sum_6_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1070 'zext' 'arrayidx24_sum_6_1_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1071 [1/1] (0.00ns)   --->   "%Weights_addr_79 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_6_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1071 'getelementptr' 'Weights_addr_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1072 [2/2] (1.23ns)   --->   "%Weights_load_79 = load i14 %Weights_addr_79" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1072 'load' 'Weights_load_79' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_37 : Operation 1073 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_43 = add i24 %shl_ln101_20, i24 %mul_ln101_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1073 'add' 'add_ln101_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1074 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_45)   --->   "%mul_ln101_23 = mul i24 %sext_ln101_45, i24 %sext_ln101_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1074 'mul' 'mul_ln101_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_43, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1075 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1076 [1/1] (0.00ns)   --->   "%shl_ln101_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_101, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1076 'bitconcatenate' 'shl_ln101_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1077 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_45 = add i24 %shl_ln101_21, i24 %mul_ln101_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1077 'add' 'add_ln101_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1078 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_47)   --->   "%mul_ln101_24 = mul i24 %sext_ln101_47, i24 %sext_ln101_50" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1078 'mul' 'mul_ln101_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln101_49 = sext i16 %tmp_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1079 'sext' 'sext_ln101_49' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1080 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_49)   --->   "%mul_ln101_25 = mul i24 %sext_ln101_49, i24 %sext_ln101_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1080 'mul' 'mul_ln101_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1281 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 1281 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 0.42>

State 38 <SV = 37> <Delay = 2.02>
ST_38 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln101_54 = sext i16 %Weights_load_74" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1081 'sext' 'sext_ln101_54' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1082 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_78 = load i14 %Weights_addr_78" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1082 'load' 'Weights_load_78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_38 : Operation 1083 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_79 = load i14 %Weights_addr_79" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1083 'load' 'Weights_load_79' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_38 : Operation 1084 [1/1] (0.78ns)   --->   "%arrayidx24_sum_6_2 = add i10 %empty, i10 308" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1084 'add' 'arrayidx24_sum_6_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1085 [1/1] (0.00ns)   --->   "%arrayidx24_sum_6_2_cast = zext i10 %arrayidx24_sum_6_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1085 'zext' 'arrayidx24_sum_6_2_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1086 [1/1] (0.00ns)   --->   "%Weights_addr_80 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_6_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1086 'getelementptr' 'Weights_addr_80' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1087 [2/2] (1.23ns)   --->   "%Weights_load_80 = load i14 %Weights_addr_80" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1087 'load' 'Weights_load_80' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_38 : Operation 1088 [1/1] (0.78ns)   --->   "%arrayidx24_sum_6_3 = add i10 %empty, i10 309" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1088 'add' 'arrayidx24_sum_6_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1089 [1/1] (0.00ns)   --->   "%arrayidx24_sum_6_3_cast = zext i10 %arrayidx24_sum_6_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1089 'zext' 'arrayidx24_sum_6_3_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1090 [1/1] (0.00ns)   --->   "%Weights_addr_81 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_6_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1090 'getelementptr' 'Weights_addr_81' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1091 [2/2] (1.23ns)   --->   "%Weights_load_81 = load i14 %Weights_addr_81" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1091 'load' 'Weights_load_81' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_38 : Operation 1092 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_45 = add i24 %shl_ln101_21, i24 %mul_ln101_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1092 'add' 'add_ln101_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1093 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_47)   --->   "%mul_ln101_24 = mul i24 %sext_ln101_47, i24 %sext_ln101_50" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1093 'mul' 'mul_ln101_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_45, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1094 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1095 [1/1] (0.00ns)   --->   "%shl_ln101_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_102, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1095 'bitconcatenate' 'shl_ln101_22' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1096 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_47 = add i24 %shl_ln101_22, i24 %mul_ln101_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1096 'add' 'add_ln101_47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1097 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_49)   --->   "%mul_ln101_25 = mul i24 %sext_ln101_49, i24 %sext_ln101_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1097 'mul' 'mul_ln101_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln101_51 = sext i16 %tmp_45" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1098 'sext' 'sext_ln101_51' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1099 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_51)   --->   "%mul_ln101_26 = mul i24 %sext_ln101_51, i24 %sext_ln101_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1099 'mul' 'mul_ln101_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 2.02>
ST_39 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln101_56 = sext i16 %Weights_load_75" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1100 'sext' 'sext_ln101_56' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1101 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_80 = load i14 %Weights_addr_80" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1101 'load' 'Weights_load_80' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_39 : Operation 1102 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_81 = load i14 %Weights_addr_81" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1102 'load' 'Weights_load_81' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_39 : Operation 1103 [1/1] (0.78ns)   --->   "%arrayidx24_sum_6_4 = add i10 %empty, i10 310" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1103 'add' 'arrayidx24_sum_6_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1104 [1/1] (0.00ns)   --->   "%arrayidx24_sum_6_4_cast = zext i10 %arrayidx24_sum_6_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1104 'zext' 'arrayidx24_sum_6_4_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1105 [1/1] (0.00ns)   --->   "%Weights_addr_82 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_6_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1105 'getelementptr' 'Weights_addr_82' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1106 [2/2] (1.23ns)   --->   "%Weights_load_82 = load i14 %Weights_addr_82" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1106 'load' 'Weights_load_82' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_39 : Operation 1107 [1/1] (0.78ns)   --->   "%arrayidx24_sum_7 = add i10 %empty, i10 311" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1107 'add' 'arrayidx24_sum_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1108 [1/1] (0.00ns)   --->   "%arrayidx24_sum_7_cast = zext i10 %arrayidx24_sum_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1108 'zext' 'arrayidx24_sum_7_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1109 [1/1] (0.00ns)   --->   "%Weights_addr_83 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_7_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1109 'getelementptr' 'Weights_addr_83' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1110 [2/2] (1.23ns)   --->   "%Weights_load_83 = load i14 %Weights_addr_83" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1110 'load' 'Weights_load_83' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_39 : Operation 1111 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_47 = add i24 %shl_ln101_22, i24 %mul_ln101_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1111 'add' 'add_ln101_47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1112 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_49)   --->   "%mul_ln101_25 = mul i24 %sext_ln101_49, i24 %sext_ln101_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1112 'mul' 'mul_ln101_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_47, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1113 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1114 [1/1] (0.00ns)   --->   "%shl_ln101_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_104, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1114 'bitconcatenate' 'shl_ln101_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1115 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_49 = add i24 %shl_ln101_23, i24 %mul_ln101_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1115 'add' 'add_ln101_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1116 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_51)   --->   "%mul_ln101_26 = mul i24 %sext_ln101_51, i24 %sext_ln101_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1116 'mul' 'mul_ln101_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln101_53 = sext i16 %tmp_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1117 'sext' 'sext_ln101_53' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1118 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_53)   --->   "%mul_ln101_27 = mul i24 %sext_ln101_53, i24 %sext_ln101_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1118 'mul' 'mul_ln101_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 2.02>
ST_40 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln101_58 = sext i16 %Weights_load_76" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1119 'sext' 'sext_ln101_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1120 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_82 = load i14 %Weights_addr_82" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1120 'load' 'Weights_load_82' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_40 : Operation 1121 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_83 = load i14 %Weights_addr_83" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1121 'load' 'Weights_load_83' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_40 : Operation 1122 [1/1] (0.78ns)   --->   "%arrayidx24_sum_7_1 = add i10 %empty, i10 312" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1122 'add' 'arrayidx24_sum_7_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1123 [1/1] (0.00ns)   --->   "%arrayidx24_sum_7_1_cast = zext i10 %arrayidx24_sum_7_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1123 'zext' 'arrayidx24_sum_7_1_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1124 [1/1] (0.00ns)   --->   "%Weights_addr_84 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_7_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1124 'getelementptr' 'Weights_addr_84' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1125 [2/2] (1.23ns)   --->   "%Weights_load_84 = load i14 %Weights_addr_84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1125 'load' 'Weights_load_84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_40 : Operation 1126 [1/1] (0.78ns)   --->   "%arrayidx24_sum_7_2 = add i10 %empty, i10 313" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1126 'add' 'arrayidx24_sum_7_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1127 [1/1] (0.00ns)   --->   "%arrayidx24_sum_7_2_cast = zext i10 %arrayidx24_sum_7_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1127 'zext' 'arrayidx24_sum_7_2_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1128 [1/1] (0.00ns)   --->   "%Weights_addr_85 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_7_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1128 'getelementptr' 'Weights_addr_85' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1129 [2/2] (1.23ns)   --->   "%Weights_load_85 = load i14 %Weights_addr_85" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1129 'load' 'Weights_load_85' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_40 : Operation 1130 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_49 = add i24 %shl_ln101_23, i24 %mul_ln101_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1130 'add' 'add_ln101_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1131 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_51)   --->   "%mul_ln101_26 = mul i24 %sext_ln101_51, i24 %sext_ln101_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1131 'mul' 'mul_ln101_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_49, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1132 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln101_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_106, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1133 'bitconcatenate' 'shl_ln101_24' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1134 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_51 = add i24 %shl_ln101_24, i24 %mul_ln101_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1134 'add' 'add_ln101_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1135 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_53)   --->   "%mul_ln101_27 = mul i24 %sext_ln101_53, i24 %sext_ln101_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1135 'mul' 'mul_ln101_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln101_55 = sext i16 %tmp_47" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1136 'sext' 'sext_ln101_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1137 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_55)   --->   "%mul_ln101_28 = mul i24 %sext_ln101_55, i24 %sext_ln101_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1137 'mul' 'mul_ln101_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 2.02>
ST_41 : Operation 1138 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_84 = load i14 %Weights_addr_84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1138 'load' 'Weights_load_84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_41 : Operation 1139 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_85 = load i14 %Weights_addr_85" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1139 'load' 'Weights_load_85' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_41 : Operation 1140 [1/1] (0.78ns)   --->   "%arrayidx24_sum_7_3 = add i10 %empty, i10 314" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1140 'add' 'arrayidx24_sum_7_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1141 [1/1] (0.00ns)   --->   "%arrayidx24_sum_7_3_cast = zext i10 %arrayidx24_sum_7_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1141 'zext' 'arrayidx24_sum_7_3_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1142 [1/1] (0.00ns)   --->   "%Weights_addr_86 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_7_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1142 'getelementptr' 'Weights_addr_86' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1143 [2/2] (1.23ns)   --->   "%Weights_load_86 = load i14 %Weights_addr_86" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1143 'load' 'Weights_load_86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_41 : Operation 1144 [1/1] (0.78ns)   --->   "%arrayidx24_sum_7_4 = add i10 %empty, i10 315" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1144 'add' 'arrayidx24_sum_7_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1145 [1/1] (0.00ns)   --->   "%arrayidx24_sum_7_4_cast = zext i10 %arrayidx24_sum_7_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1145 'zext' 'arrayidx24_sum_7_4_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1146 [1/1] (0.00ns)   --->   "%Weights_addr_87 = getelementptr i16 %Weights, i64 0, i64 %arrayidx24_sum_7_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1146 'getelementptr' 'Weights_addr_87' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1147 [2/2] (1.23ns)   --->   "%Weights_load_87 = load i14 %Weights_addr_87" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1147 'load' 'Weights_load_87' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_41 : Operation 1148 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_51 = add i24 %shl_ln101_24, i24 %mul_ln101_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1148 'add' 'add_ln101_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1149 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_53)   --->   "%mul_ln101_27 = mul i24 %sext_ln101_53, i24 %sext_ln101_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1149 'mul' 'mul_ln101_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_51, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1150 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1151 [1/1] (0.00ns)   --->   "%shl_ln101_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_107, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1151 'bitconcatenate' 'shl_ln101_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1152 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_53 = add i24 %shl_ln101_25, i24 %mul_ln101_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1152 'add' 'add_ln101_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1153 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_55)   --->   "%mul_ln101_28 = mul i24 %sext_ln101_55, i24 %sext_ln101_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1153 'mul' 'mul_ln101_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 2.02>
ST_42 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i4 %select_ln93_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1154 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1155 [1/1] (0.78ns)   --->   "%arrayidx23_sum = add i10 %zext_ln93, i10 596" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1155 'add' 'arrayidx23_sum' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1156 [1/1] (0.00ns)   --->   "%arrayidx23_sum_cast = zext i10 %arrayidx23_sum" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1156 'zext' 'arrayidx23_sum_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1157 [1/1] (0.00ns)   --->   "%Weights_addr_48 = getelementptr i16 %Weights, i64 0, i64 %arrayidx23_sum_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1157 'getelementptr' 'Weights_addr_48' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1158 [2/2] (1.23ns)   --->   "%Weights_load_48 = load i14 %Weights_addr_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1158 'load' 'Weights_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_42 : Operation 1159 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_86 = load i14 %Weights_addr_86" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1159 'load' 'Weights_load_86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_42 : Operation 1160 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_87 = load i14 %Weights_addr_87" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1160 'load' 'Weights_load_87' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_42 : Operation 1161 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_53 = add i24 %shl_ln101_25, i24 %mul_ln101_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1161 'add' 'add_ln101_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1162 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_55)   --->   "%mul_ln101_28 = mul i24 %sext_ln101_55, i24 %sext_ln101_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1162 'mul' 'mul_ln101_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_53, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1163 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1164 [1/1] (0.00ns)   --->   "%shl_ln101_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_109, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1164 'bitconcatenate' 'shl_ln101_26' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1165 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_55 = add i24 %shl_ln101_26, i24 %mul_ln101_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1165 'add' 'add_ln101_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 1.23>
ST_43 : Operation 1166 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_48 = load i14 %Weights_addr_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1166 'load' 'Weights_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_43 : Operation 1167 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_55 = add i24 %shl_ln101_26, i24 %mul_ln101_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1167 'add' 'add_ln101_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_55, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1168 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.99>
ST_45 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln101_60 = sext i16 %Weights_load_77" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1169 'sext' 'sext_ln101_60' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln101_57 = sext i16 %tmp_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1170 'sext' 'sext_ln101_57' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1171 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_57)   --->   "%mul_ln101_29 = mul i24 %sext_ln101_57, i24 %sext_ln101_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1171 'mul' 'mul_ln101_29' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 0.99>
ST_46 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln101_62 = sext i16 %Weights_load_78" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1172 'sext' 'sext_ln101_62' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1173 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_57)   --->   "%mul_ln101_29 = mul i24 %sext_ln101_57, i24 %sext_ln101_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1173 'mul' 'mul_ln101_29' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln101_59 = sext i16 %tmp_49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1174 'sext' 'sext_ln101_59' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1175 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_59)   --->   "%mul_ln101_30 = mul i24 %sext_ln101_59, i24 %sext_ln101_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1175 'mul' 'mul_ln101_30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 0.99>
ST_47 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln101_64 = sext i16 %Weights_load_79" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1176 'sext' 'sext_ln101_64' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1177 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_57)   --->   "%mul_ln101_29 = mul i24 %sext_ln101_57, i24 %sext_ln101_60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1177 'mul' 'mul_ln101_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1178 [1/1] (0.00ns)   --->   "%shl_ln101_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_111, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1178 'bitconcatenate' 'shl_ln101_27' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1179 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_57 = add i24 %shl_ln101_27, i24 %mul_ln101_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1179 'add' 'add_ln101_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1180 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_59)   --->   "%mul_ln101_30 = mul i24 %sext_ln101_59, i24 %sext_ln101_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1180 'mul' 'mul_ln101_30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln101_61 = sext i16 %tmp_50" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1181 'sext' 'sext_ln101_61' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1182 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_61)   --->   "%mul_ln101_31 = mul i24 %sext_ln101_61, i24 %sext_ln101_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1182 'mul' 'mul_ln101_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 1.29>
ST_48 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln101_66 = sext i16 %Weights_load_80" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1183 'sext' 'sext_ln101_66' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1184 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_57 = add i24 %shl_ln101_27, i24 %mul_ln101_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1184 'add' 'add_ln101_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1185 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_59)   --->   "%mul_ln101_30 = mul i24 %sext_ln101_59, i24 %sext_ln101_62" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1185 'mul' 'mul_ln101_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_57, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1186 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1187 [1/1] (0.00ns)   --->   "%shl_ln101_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_112, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1187 'bitconcatenate' 'shl_ln101_28' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1188 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_59 = add i24 %shl_ln101_28, i24 %mul_ln101_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1188 'add' 'add_ln101_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1189 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_61)   --->   "%mul_ln101_31 = mul i24 %sext_ln101_61, i24 %sext_ln101_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1189 'mul' 'mul_ln101_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln101_63 = sext i16 %tmp_51" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1190 'sext' 'sext_ln101_63' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1191 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_63)   --->   "%mul_ln101_32 = mul i24 %sext_ln101_63, i24 %sext_ln101_66" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1191 'mul' 'mul_ln101_32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 1.29>
ST_49 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln101_68 = sext i16 %Weights_load_81" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1192 'sext' 'sext_ln101_68' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1193 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_59 = add i24 %shl_ln101_28, i24 %mul_ln101_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1193 'add' 'add_ln101_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1194 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_61)   --->   "%mul_ln101_31 = mul i24 %sext_ln101_61, i24 %sext_ln101_64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1194 'mul' 'mul_ln101_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_59, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1195 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1196 [1/1] (0.00ns)   --->   "%shl_ln101_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_114, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1196 'bitconcatenate' 'shl_ln101_29' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1197 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_61 = add i24 %shl_ln101_29, i24 %mul_ln101_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1197 'add' 'add_ln101_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1198 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_63)   --->   "%mul_ln101_32 = mul i24 %sext_ln101_63, i24 %sext_ln101_66" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1198 'mul' 'mul_ln101_32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln101_65 = sext i16 %tmp_52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1199 'sext' 'sext_ln101_65' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1200 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_65)   --->   "%mul_ln101_33 = mul i24 %sext_ln101_65, i24 %sext_ln101_68" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1200 'mul' 'mul_ln101_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 1.29>
ST_50 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln101_70 = sext i16 %Weights_load_82" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1201 'sext' 'sext_ln101_70' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1202 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_61 = add i24 %shl_ln101_29, i24 %mul_ln101_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1202 'add' 'add_ln101_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1203 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_63)   --->   "%mul_ln101_32 = mul i24 %sext_ln101_63, i24 %sext_ln101_66" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1203 'mul' 'mul_ln101_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_61, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1204 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1205 [1/1] (0.00ns)   --->   "%shl_ln101_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_116, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1205 'bitconcatenate' 'shl_ln101_30' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1206 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_63 = add i24 %shl_ln101_30, i24 %mul_ln101_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1206 'add' 'add_ln101_63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1207 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_65)   --->   "%mul_ln101_33 = mul i24 %sext_ln101_65, i24 %sext_ln101_68" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1207 'mul' 'mul_ln101_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln101_67 = sext i16 %tmp_53" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1208 'sext' 'sext_ln101_67' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1209 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_67)   --->   "%mul_ln101_34 = mul i24 %sext_ln101_67, i24 %sext_ln101_70" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1209 'mul' 'mul_ln101_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 1.29>
ST_51 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln101_72 = sext i16 %Weights_load_83" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1210 'sext' 'sext_ln101_72' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1211 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_63 = add i24 %shl_ln101_30, i24 %mul_ln101_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1211 'add' 'add_ln101_63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1212 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_65)   --->   "%mul_ln101_33 = mul i24 %sext_ln101_65, i24 %sext_ln101_68" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1212 'mul' 'mul_ln101_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_63, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1213 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1214 [1/1] (0.00ns)   --->   "%shl_ln101_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_117, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1214 'bitconcatenate' 'shl_ln101_31' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1215 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_65 = add i24 %shl_ln101_31, i24 %mul_ln101_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1215 'add' 'add_ln101_65' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1216 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_67)   --->   "%mul_ln101_34 = mul i24 %sext_ln101_67, i24 %sext_ln101_70" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1216 'mul' 'mul_ln101_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln101_69 = sext i16 %tmp_54" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1217 'sext' 'sext_ln101_69' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1218 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_69)   --->   "%mul_ln101_35 = mul i24 %sext_ln101_69, i24 %sext_ln101_72" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1218 'mul' 'mul_ln101_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 1.29>
ST_52 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln101_74 = sext i16 %Weights_load_84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1219 'sext' 'sext_ln101_74' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1220 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_65 = add i24 %shl_ln101_31, i24 %mul_ln101_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1220 'add' 'add_ln101_65' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1221 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_67)   --->   "%mul_ln101_34 = mul i24 %sext_ln101_67, i24 %sext_ln101_70" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1221 'mul' 'mul_ln101_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_65, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1222 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1223 [1/1] (0.00ns)   --->   "%shl_ln101_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_119, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1223 'bitconcatenate' 'shl_ln101_32' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1224 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_67 = add i24 %shl_ln101_32, i24 %mul_ln101_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1224 'add' 'add_ln101_67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1225 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_69)   --->   "%mul_ln101_35 = mul i24 %sext_ln101_69, i24 %sext_ln101_72" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1225 'mul' 'mul_ln101_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln101_71 = sext i16 %tmp_55" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1226 'sext' 'sext_ln101_71' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1227 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_71)   --->   "%mul_ln101_36 = mul i24 %sext_ln101_71, i24 %sext_ln101_74" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1227 'mul' 'mul_ln101_36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 1.29>
ST_53 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln101_76 = sext i16 %Weights_load_85" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1228 'sext' 'sext_ln101_76' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1229 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_67 = add i24 %shl_ln101_32, i24 %mul_ln101_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1229 'add' 'add_ln101_67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1230 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_69)   --->   "%mul_ln101_35 = mul i24 %sext_ln101_69, i24 %sext_ln101_72" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1230 'mul' 'mul_ln101_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_67, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1231 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1232 [1/1] (0.00ns)   --->   "%shl_ln101_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_121, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1232 'bitconcatenate' 'shl_ln101_33' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1233 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_69 = add i24 %shl_ln101_33, i24 %mul_ln101_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1233 'add' 'add_ln101_69' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1234 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_71)   --->   "%mul_ln101_36 = mul i24 %sext_ln101_71, i24 %sext_ln101_74" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1234 'mul' 'mul_ln101_36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln101_73 = sext i16 %tmp_56" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1235 'sext' 'sext_ln101_73' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1236 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_73)   --->   "%mul_ln101_37 = mul i24 %sext_ln101_73, i24 %sext_ln101_76" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1236 'mul' 'mul_ln101_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 1.29>
ST_54 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln101_78 = sext i16 %Weights_load_86" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1237 'sext' 'sext_ln101_78' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1238 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_69 = add i24 %shl_ln101_33, i24 %mul_ln101_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1238 'add' 'add_ln101_69' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1239 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_71)   --->   "%mul_ln101_36 = mul i24 %sext_ln101_71, i24 %sext_ln101_74" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1239 'mul' 'mul_ln101_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_69, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1240 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1241 [1/1] (0.00ns)   --->   "%shl_ln101_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_122, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1241 'bitconcatenate' 'shl_ln101_34' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1242 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_71 = add i24 %shl_ln101_34, i24 %mul_ln101_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1242 'add' 'add_ln101_71' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1243 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_73)   --->   "%mul_ln101_37 = mul i24 %sext_ln101_73, i24 %sext_ln101_76" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1243 'mul' 'mul_ln101_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln101_75 = sext i16 %tmp_57" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1244 'sext' 'sext_ln101_75' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1245 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_75)   --->   "%mul_ln101_38 = mul i24 %sext_ln101_75, i24 %sext_ln101_78" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1245 'mul' 'mul_ln101_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 1.29>
ST_55 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln101_79 = sext i16 %Weights_load_87" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1246 'sext' 'sext_ln101_79' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1247 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_71 = add i24 %shl_ln101_34, i24 %mul_ln101_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1247 'add' 'add_ln101_71' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1248 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_73)   --->   "%mul_ln101_37 = mul i24 %sext_ln101_73, i24 %sext_ln101_76" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1248 'mul' 'mul_ln101_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_71, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1249 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1250 [1/1] (0.00ns)   --->   "%shl_ln101_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_124, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1250 'bitconcatenate' 'shl_ln101_35' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1251 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_73 = add i24 %shl_ln101_35, i24 %mul_ln101_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1251 'add' 'add_ln101_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1252 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_75)   --->   "%mul_ln101_38 = mul i24 %sext_ln101_75, i24 %sext_ln101_78" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1252 'mul' 'mul_ln101_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln101_77 = sext i16 %tmp_58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1253 'sext' 'sext_ln101_77' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1254 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_76)   --->   "%mul_ln101_39 = mul i24 %sext_ln101_77, i24 %sext_ln101_79" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1254 'mul' 'mul_ln101_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 1.29>
ST_56 : Operation 1255 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_73 = add i24 %shl_ln101_35, i24 %mul_ln101_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1255 'add' 'add_ln101_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1256 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_75)   --->   "%mul_ln101_38 = mul i24 %sext_ln101_75, i24 %sext_ln101_78" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1256 'mul' 'mul_ln101_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_73, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1257 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1258 [1/1] (0.00ns)   --->   "%shl_ln101_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_126, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1258 'bitconcatenate' 'shl_ln101_36' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1259 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_75 = add i24 %shl_ln101_36, i24 %mul_ln101_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1259 'add' 'add_ln101_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1260 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_76)   --->   "%mul_ln101_39 = mul i24 %sext_ln101_77, i24 %sext_ln101_79" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1260 'mul' 'mul_ln101_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 1.29>
ST_57 : Operation 1261 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_75 = add i24 %shl_ln101_36, i24 %mul_ln101_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1261 'add' 'add_ln101_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1262 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_76)   --->   "%mul_ln101_39 = mul i24 %sext_ln101_77, i24 %sext_ln101_79" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1262 'mul' 'mul_ln101_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_75, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1263 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1264 [1/1] (0.00ns)   --->   "%shl_ln101_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_127, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1264 'bitconcatenate' 'shl_ln101_37' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1265 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_76 = add i24 %shl_ln101_37, i24 %mul_ln101_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1265 'add' 'add_ln101_76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 3.09>
ST_58 : Operation 1266 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_93_1_loop_for_ap_3_str"   --->   Operation 1266 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1267 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 1267 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1268 [1/1] (0.00ns)   --->   "%conv_i_i16_i86_i144 = sext i16 %Weights_load_48" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1268 'sext' 'conv_i_i16_i86_i144' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1269 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1269 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1270 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_76 = add i24 %shl_ln101_37, i24 %mul_ln101_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1270 'add' 'add_ln101_76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1271 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_76, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1271 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i16 %trunc_ln" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1272 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1273 [1/1] (0.85ns)   --->   "%add_ln103 = add i17 %sext_ln103, i17 %conv_i_i16_i86_i144" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1273 'add' 'add_ln103' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln103, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1274 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i11 %add_ln103_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1275 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1276 [1/1] (0.00ns)   --->   "%OutConv3_addr = getelementptr i16 %OutConv3, i64 0, i64 %zext_ln103" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1276 'getelementptr' 'OutConv3_addr' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1277 [1/1] (0.85ns)   --->   "%add_ln103_2 = add i16 %Weights_load_48, i16 %trunc_ln" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1277 'add' 'add_ln103_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1278 [1/1] (0.35ns)   --->   "%select_ln103 = select i1 %tmp_128, i16 0, i16 %add_ln103_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1278 'select' 'select_ln103' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 1279 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln103 = store i16 %select_ln103, i11 %OutConv3_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1279 'store' 'store_ln103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_58 : Operation 1280 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.body4.i147" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39]   --->   Operation 1280 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.697ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln95', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) of constant 0 on local variable 'y', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39 [12]  (0.427 ns)
	'load' operation 8 bit ('y_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on local variable 'y', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln95', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [24]  (0.765 ns)
	'select' operation 8 bit ('select_ln93', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [25]  (0.393 ns)
	'add' operation 8 bit ('add_ln101', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [269]  (0.765 ns)
	'mul' operation 17 bit ('mul_ln101_40', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [271]  (2.110 ns)
	'getelementptr' operation 9 bit ('OutPadConv3_addr_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [274]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv3_load_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'OutPadConv3' [277]  (1.237 ns)

 <State 2>: 4.112ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln101_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [286]  (0.765 ns)
	'mul' operation 17 bit ('mul_ln101_41', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [288]  (2.110 ns)
	'getelementptr' operation 9 bit ('OutPadConv3_addr_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [291]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv3_load_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'OutPadConv3' [294]  (1.237 ns)

 <State 3>: 4.128ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln95', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [252]  (2.110 ns)
	'add' operation 6 bit ('add_ln101_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [303]  (0.781 ns)
	'getelementptr' operation 9 bit ('OutPadConv3_addr_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [305]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv3_load_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'OutPadConv3' [308]  (1.237 ns)

 <State 4>: 4.112ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln101_6', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [317]  (0.765 ns)
	'mul' operation 17 bit ('mul_ln101_42', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [319]  (2.110 ns)
	'getelementptr' operation 9 bit ('OutPadConv3_addr_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [322]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv3_load_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'OutPadConv3' [325]  (1.237 ns)

 <State 5>: 2.916ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln101_18', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [413]  (0.776 ns)
	'mul' operation 19 bit ('mul_ln101_46', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [415]  (2.140 ns)

 <State 6>: 2.916ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln101_20', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [430]  (0.776 ns)
	'mul' operation 19 bit ('mul_ln101_47', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [432]  (2.140 ns)

 <State 7>: 2.916ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln101_24', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [461]  (0.776 ns)
	'mul' operation 19 bit ('mul_ln101_48', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [463]  (2.140 ns)

 <State 8>: 2.916ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln101_26', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [478]  (0.776 ns)
	'mul' operation 19 bit ('mul_ln101_49', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [480]  (2.140 ns)

 <State 9>: 2.975ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_38', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [574]  (0.787 ns)
	'mul' operation 21 bit ('mul_ln101_53', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [576]  (2.188 ns)

 <State 10>: 2.975ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_42', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [605]  (0.787 ns)
	'mul' operation 21 bit ('mul_ln101_54', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [607]  (2.188 ns)

 <State 11>: 2.975ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_44', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [622]  (0.787 ns)
	'mul' operation 21 bit ('mul_ln101_55', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [624]  (2.188 ns)

 <State 12>: 4.697ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln95', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [258]  (1.890 ns)
	'sparsemux' operation 16 bit ('tmp_19', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [266]  (0.427 ns)
	'mul' operation 24 bit ('mul_ln101', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [268]  (2.380 ns)

 <State 13>: 2.964ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln101_48', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [653]  (0.776 ns)
	'mul' operation 21 bit ('mul_ln101_56', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [656]  (2.188 ns)

 <State 14>: 2.964ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln101_50', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [671]  (0.776 ns)
	'mul' operation 21 bit ('mul_ln101_57', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [674]  (2.188 ns)

 <State 15>: 2.964ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln101_54', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [703]  (0.776 ns)
	'mul' operation 21 bit ('mul_ln101_58', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [706]  (2.188 ns)

 <State 16>: 4.201ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln101_56', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [721]  (0.776 ns)
	'mul' operation 21 bit ('mul_ln101_59', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [724]  (2.188 ns)
	'getelementptr' operation 9 bit ('OutPadConv3_addr_29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [727]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv3_load_29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'OutPadConv3' [730]  (1.237 ns)

 <State 17>: 3.034ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln101_68', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [818]  (0.798 ns)
	'mul' operation 23 bit ('mul_ln101_63', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [820]  (2.236 ns)

 <State 18>: 3.034ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln101_72', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [849]  (0.798 ns)
	'mul' operation 23 bit ('mul_ln101_64', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [851]  (2.236 ns)

 <State 19>: 3.034ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln101_74', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [866]  (0.798 ns)
	'mul' operation 23 bit ('mul_ln101_65', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [868]  (2.236 ns)

 <State 20>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln101_70', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [835]  (0.776 ns)
	'getelementptr' operation 9 bit ('OutPadConv3_addr_36', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [837]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv3_load_36', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'OutPadConv3' [840]  (1.237 ns)

 <State 21>: 1.664ns
The critical path consists of the following:
	'load' operation 16 bit ('OutPadConv3_load_36', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'OutPadConv3' [840]  (1.237 ns)
	'sparsemux' operation 16 bit ('tmp_55', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [843]  (0.427 ns)

 <State 22>: 1.664ns
The critical path consists of the following:
	'load' operation 16 bit ('OutPadConv3_load_38', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'OutPadConv3' [874]  (1.237 ns)
	'sparsemux' operation 16 bit ('tmp_57', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [877]  (0.427 ns)

 <State 23>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[429] ('mul_ln101_10', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [426]  (0.996 ns)

 <State 24>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[412] ('add_ln101_17', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [412]  (0.645 ns)
	'add' operation 24 bit of DSP[429] ('add_ln101_19', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [429]  (0.645 ns)

 <State 25>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[429] ('add_ln101_19', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [429]  (0.645 ns)
	'add' operation 24 bit of DSP[446] ('add_ln101_21', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [446]  (0.645 ns)

 <State 26>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[446] ('add_ln101_21', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [446]  (0.645 ns)
	'add' operation 24 bit of DSP[460] ('add_ln101_23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [460]  (0.645 ns)

 <State 27>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[460] ('add_ln101_23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [460]  (0.645 ns)
	'add' operation 24 bit of DSP[477] ('add_ln101_25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [477]  (0.645 ns)

 <State 28>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[477] ('add_ln101_25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [477]  (0.645 ns)
	'add' operation 24 bit of DSP[494] ('add_ln101_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [494]  (0.645 ns)

 <State 29>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[494] ('add_ln101_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [494]  (0.645 ns)
	'add' operation 24 bit of DSP[508] ('add_ln101_29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [508]  (0.645 ns)

 <State 30>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[508] ('add_ln101_29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [508]  (0.645 ns)
	'add' operation 24 bit of DSP[525] ('add_ln101_31', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [525]  (0.645 ns)

 <State 31>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[525] ('add_ln101_31', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [525]  (0.645 ns)
	'add' operation 24 bit of DSP[542] ('add_ln101_33', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [542]  (0.645 ns)

 <State 32>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('arrayidx24_sum_4_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [152]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_69', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [154]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_69', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' [155]  (1.237 ns)

 <State 33>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_69', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' [155]  (1.237 ns)
	'mul' operation 24 bit of DSP[604] ('mul_ln101_21', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [601]  (0.996 ns)

 <State 34>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_70', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' [160]  (1.237 ns)
	'mul' operation 24 bit of DSP[621] ('mul_ln101_22', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [618]  (0.996 ns)

 <State 35>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('arrayidx24_sum_5_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [177]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_74', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [179]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_74', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' [180]  (1.237 ns)

 <State 36>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('arrayidx24_sum_5_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [187]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_76', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [189]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_76', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' [190]  (1.237 ns)

 <State 37>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('arrayidx24_sum_6', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [197]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_78', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [199]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_78', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' [200]  (1.237 ns)

 <State 38>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('arrayidx24_sum_6_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [207]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_80', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [209]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_80', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' [210]  (1.237 ns)

 <State 39>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('arrayidx24_sum_6_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [217]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_82', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [219]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_82', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' [220]  (1.237 ns)

 <State 40>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('arrayidx24_sum_7_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [227]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_84', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [229]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_84', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' [230]  (1.237 ns)

 <State 41>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('arrayidx24_sum_7_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [237]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [239]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' [240]  (1.237 ns)

 <State 42>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('arrayidx23_sum', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [34]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_48', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [36]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_48', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' [37]  (1.237 ns)

 <State 43>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_48', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' [37]  (1.237 ns)

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[738] ('mul_ln101_29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [735]  (0.996 ns)

 <State 46>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[738] ('mul_ln101_29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [735]  (0.996 ns)

 <State 47>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[752] ('mul_ln101_30', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [749]  (0.996 ns)

 <State 48>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[738] ('add_ln101_57', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [738]  (0.645 ns)
	'add' operation 24 bit of DSP[752] ('add_ln101_59', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [752]  (0.645 ns)

 <State 49>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[752] ('add_ln101_59', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [752]  (0.645 ns)
	'add' operation 24 bit of DSP[769] ('add_ln101_61', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [769]  (0.645 ns)

 <State 50>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[769] ('add_ln101_61', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [769]  (0.645 ns)
	'add' operation 24 bit of DSP[786] ('add_ln101_63', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [786]  (0.645 ns)

 <State 51>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[786] ('add_ln101_63', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [786]  (0.645 ns)
	'add' operation 24 bit of DSP[800] ('add_ln101_65', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [800]  (0.645 ns)

 <State 52>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[800] ('add_ln101_65', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [800]  (0.645 ns)
	'add' operation 24 bit of DSP[817] ('add_ln101_67', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [817]  (0.645 ns)

 <State 53>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[817] ('add_ln101_67', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [817]  (0.645 ns)
	'add' operation 24 bit of DSP[834] ('add_ln101_69', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [834]  (0.645 ns)

 <State 54>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[834] ('add_ln101_69', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [834]  (0.645 ns)
	'add' operation 24 bit of DSP[848] ('add_ln101_71', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [848]  (0.645 ns)

 <State 55>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[848] ('add_ln101_71', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [848]  (0.645 ns)
	'add' operation 24 bit of DSP[865] ('add_ln101_73', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [865]  (0.645 ns)

 <State 56>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[865] ('add_ln101_73', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [865]  (0.645 ns)
	'add' operation 24 bit of DSP[882] ('add_ln101_75', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [882]  (0.645 ns)

 <State 57>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[882] ('add_ln101_75', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [882]  (0.645 ns)
	'add' operation 24 bit of DSP[897] ('add_ln101_76', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [897]  (0.645 ns)

 <State 58>: 3.092ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[897] ('add_ln101_76', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [897]  (0.645 ns)
	'add' operation 17 bit ('add_ln103', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [900]  (0.853 ns)
	'select' operation 16 bit ('select_ln103', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) [906]  (0.357 ns)
	'store' operation 0 bit ('store_ln103', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) of variable 'select_ln103', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39 on array 'OutConv3' [907]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
