# -*- mode:python -*-

# Copyright (c) 2006 The Regents of The University of Michigan
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are
# met: redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer;
# redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution;
# neither the name of the copyright holders nor the names of its
# contributors may be used to endorse or promote products derived from
# this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Authors: Nathan Binkert

# Modifier: Li Xiaotian
# Description: Modify the makefile.

Import('*')

need_simple_base = False
if 'RiscCPU' in env['CPU_MODELS']:
    need_simple_base = True
    SimObject('RiscCPU.py')
    Source('cpu.cc')
    
########################################################################
# The following files are new added.
########################################################################
    Source('isa/static_inst.cc')
    Source('resources/pc_state.cc')

    Source('resources/resource.cc')
    Source('resources/fetch.cc')
    Source('resources/decode.cc')
    Source('resources/dispatch.cc')
    Source('resources/execute.cc')
    Source('resources/reg_dep.cc')
    
    Source("isa/categories/arithmetic.cc")
    Source("isa/categories/logic.cc")
    Source("isa/categories/move.cc")
    Source("isa/categories/compare.cc")
    Source("isa/categories/bit.cc")
    Source("isa/categories/mode.cc")
    Source("isa/categories/shift.cc")
    Source("isa/categories/mem.cc")
    Source("isa/categories/misc.cc")
    Source("isa/categories/multiply.cc")
    Source("isa/categories/flow.cc")
########################################################################
# End adding new files.
########################################################################

if 'RiscCPU' in env['CPU_MODELS']:
    DebugFlag('SimpleCPU')

if need_simple_base:
    Source('base.cc')
    SimObject('BaseSimpleCPU.py')
