#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 15 08:50:26 2021
# Process ID: 18624
# Current directory: B:/COLLEGE/Thesis/Source/IP/AdderIPVivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17084 B:\COLLEGE\Thesis\Source\IP\AdderIPVivado\AdderIPVivado.xpr
# Log file: B:/COLLEGE/Thesis/Source/IP/AdderIPVivado/vivado.log
# Journal file: B:/COLLEGE/Thesis/Source/IP/AdderIPVivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/COLLEGE/Thesis/Source/IP/AdderIPVivado/AdderIPVivado.xpr
update_compile_order -fileset sources_1
open_bd_design {B:/COLLEGE/Thesis/Source/IP/AdderIPVivado/AdderIPVivado.srcs/sources_1/bd/design_1/design_1.bd}
create_peripheral xilinx.com user my_multiplier 1.0 -dir B:/COLLEGE/Thesis/Source/IP/AdderIPVivado/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:my_multiplier:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:my_multiplier:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:my_multiplier:1.0]
set_property  ip_repo_paths  {B:/COLLEGE/Thesis/Source/IP/AdderIPVivado/../ip_repo/my_multiplier_1.0 B:/COLLEGE/Thesis/Source/IP} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_my_multiplier_v1_0 -directory B:/COLLEGE/Thesis/Source/IP/AdderIPVivado/../ip_repo b:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.0/component.xml
update_compile_order -fileset sources_1
close [ open B:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.0/multiplier.vhd w ]
add_files B:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.0/multiplier.vhd
set_property file_type Verilog [get_files  B:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.0/multiplier.vhd]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files B:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.0/multiplier.vhd] -no_script -reset -force -quiet
remove_files  B:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.0/multiplier.vhd
close [ open B:/COLLEGE/Thesis/Source/IP/ip_repo/multiplier.vhd w ]
add_files B:/COLLEGE/Thesis/Source/IP/ip_repo/multiplier.vhd
update_compile_order -fileset sources_1
set_property file_type VHDL [get_files  b:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.0/hdl/my_multiplier_v1_0_S00_AXI.v]
update_compile_order -fileset sources_1
set_property file_type Verilog [get_files  b:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.0/hdl/my_multiplier_v1_0_S00_AXI.v]
update_compile_order -fileset sources_1
close_project
create_peripheral xilinx.com user my_multiplier 1.1 -dir B:/COLLEGE/Thesis/Source/IP/AdderIPVivado/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:my_multiplier:1.1]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:my_multiplier:1.1]
write_peripheral [ipx::find_open_core xilinx.com:user:my_multiplier:1.1]
set_property  ip_repo_paths  {B:/COLLEGE/Thesis/Source/IP/AdderIPVivado/../ip_repo/my_multiplier_1.1 B:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.0 B:/COLLEGE/Thesis/Source/IP} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_my_multiplier_v1_1 -directory B:/COLLEGE/Thesis/Source/IP/AdderIPVivado/../ip_repo b:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.1/component.xml
update_compile_order -fileset sources_1
close_project
set_property  ip_repo_paths  {b:/COLLEGE/Thesis/Source/IP/ip_repo/my_multiplier_1.0 b:/COLLEGE/Thesis/Source/IP} [current_project]
update_ip_catalog
set_property  ip_repo_paths  b:/COLLEGE/Thesis/Source/IP [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {b:/COLLEGE/Thesis/Source/IP B:/COLLEGE/Thesis/Source/IP/multiplier} [current_project]
update_ip_catalog
set_property  ip_repo_paths  b:/COLLEGE/Thesis/Source/IP [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_multiplier:1.2 my_multiplier_0
endgroup
set_property location {2 320 -713} [get_bd_cells my_multiplier_0]
set_property name scalar_multiplier [get_bd_cells my_multiplier_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/scalar_multiplier/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins scalar_multiplier/S00_AXI]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells scalar_multiplier]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_multiplier:1.2 my_multiplier_0
endgroup
delete_bd_objs [get_bd_cells my_multiplier_0]
regenerate_bd_layout
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_multiplier:1.2 my_multiplier_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/my_multiplier_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins my_multiplier_0/S00_AXI]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells scalar_add]
set_property name scalar_multiplier [get_bd_cells my_multiplier_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
