|DUT
input_vector[0] => processor:add_instance.reset
input_vector[1] => processor:add_instance.clk


|DUT|processor:add_instance
clk => register_file:rf.clock
clk => IFID:ifid_pipeline_register.clk
clk => IDRR:idrr_pipeline_register.clk
clk => RREX:rrex_pipeline_register.clk
clk => EXMA:exma_pipeline_register.clk
clk => datamem:mem2.clock
clk => MAWB:mawb_pipeline_register.clk
reset => register_file:rf.reset


|DUT|processor:add_instance|register_file:rf
clock => registers[0][0].CLK
clock => registers[0][1].CLK
clock => registers[0][2].CLK
clock => registers[0][3].CLK
clock => registers[0][4].CLK
clock => registers[0][5].CLK
clock => registers[0][6].CLK
clock => registers[0][7].CLK
clock => registers[0][8].CLK
clock => registers[0][9].CLK
clock => registers[0][10].CLK
clock => registers[0][11].CLK
clock => registers[0][12].CLK
clock => registers[0][13].CLK
clock => registers[0][14].CLK
clock => registers[0][15].CLK
clock => registers[1][0].CLK
clock => registers[1][1].CLK
clock => registers[1][2].CLK
clock => registers[1][3].CLK
clock => registers[1][4].CLK
clock => registers[1][5].CLK
clock => registers[1][6].CLK
clock => registers[1][7].CLK
clock => registers[1][8].CLK
clock => registers[1][9].CLK
clock => registers[1][10].CLK
clock => registers[1][11].CLK
clock => registers[1][12].CLK
clock => registers[1][13].CLK
clock => registers[1][14].CLK
clock => registers[1][15].CLK
clock => registers[2][0].CLK
clock => registers[2][1].CLK
clock => registers[2][2].CLK
clock => registers[2][3].CLK
clock => registers[2][4].CLK
clock => registers[2][5].CLK
clock => registers[2][6].CLK
clock => registers[2][7].CLK
clock => registers[2][8].CLK
clock => registers[2][9].CLK
clock => registers[2][10].CLK
clock => registers[2][11].CLK
clock => registers[2][12].CLK
clock => registers[2][13].CLK
clock => registers[2][14].CLK
clock => registers[2][15].CLK
clock => registers[3][0].CLK
clock => registers[3][1].CLK
clock => registers[3][2].CLK
clock => registers[3][3].CLK
clock => registers[3][4].CLK
clock => registers[3][5].CLK
clock => registers[3][6].CLK
clock => registers[3][7].CLK
clock => registers[3][8].CLK
clock => registers[3][9].CLK
clock => registers[3][10].CLK
clock => registers[3][11].CLK
clock => registers[3][12].CLK
clock => registers[3][13].CLK
clock => registers[3][14].CLK
clock => registers[3][15].CLK
clock => registers[4][0].CLK
clock => registers[4][1].CLK
clock => registers[4][2].CLK
clock => registers[4][3].CLK
clock => registers[4][4].CLK
clock => registers[4][5].CLK
clock => registers[4][6].CLK
clock => registers[4][7].CLK
clock => registers[4][8].CLK
clock => registers[4][9].CLK
clock => registers[4][10].CLK
clock => registers[4][11].CLK
clock => registers[4][12].CLK
clock => registers[4][13].CLK
clock => registers[4][14].CLK
clock => registers[4][15].CLK
clock => registers[5][0].CLK
clock => registers[5][1].CLK
clock => registers[5][2].CLK
clock => registers[5][3].CLK
clock => registers[5][4].CLK
clock => registers[5][5].CLK
clock => registers[5][6].CLK
clock => registers[5][7].CLK
clock => registers[5][8].CLK
clock => registers[5][9].CLK
clock => registers[5][10].CLK
clock => registers[5][11].CLK
clock => registers[5][12].CLK
clock => registers[5][13].CLK
clock => registers[5][14].CLK
clock => registers[5][15].CLK
clock => registers[6][0].CLK
clock => registers[6][1].CLK
clock => registers[6][2].CLK
clock => registers[6][3].CLK
clock => registers[6][4].CLK
clock => registers[6][5].CLK
clock => registers[6][6].CLK
clock => registers[6][7].CLK
clock => registers[6][8].CLK
clock => registers[6][9].CLK
clock => registers[6][10].CLK
clock => registers[6][11].CLK
clock => registers[6][12].CLK
clock => registers[6][13].CLK
clock => registers[6][14].CLK
clock => registers[6][15].CLK
clock => registers[7][0].CLK
clock => registers[7][1].CLK
clock => registers[7][2].CLK
clock => registers[7][3].CLK
clock => registers[7][4].CLK
clock => registers[7][5].CLK
clock => registers[7][6].CLK
clock => registers[7][7].CLK
clock => registers[7][8].CLK
clock => registers[7][9].CLK
clock => registers[7][10].CLK
clock => registers[7][11].CLK
clock => registers[7][12].CLK
clock => registers[7][13].CLK
clock => registers[7][14].CLK
clock => registers[7][15].CLK
reset => ~NO_FANOUT~
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers[1][0].ENA
RF_W => registers[1][1].ENA
RF_W => registers[1][2].ENA
RF_W => registers[1][3].ENA
RF_W => registers[1][4].ENA
RF_W => registers[1][5].ENA
RF_W => registers[1][6].ENA
RF_W => registers[1][7].ENA
RF_W => registers[1][8].ENA
RF_W => registers[1][9].ENA
RF_W => registers[1][10].ENA
RF_W => registers[1][11].ENA
RF_W => registers[1][12].ENA
RF_W => registers[1][13].ENA
RF_W => registers[1][14].ENA
RF_W => registers[1][15].ENA
RF_W => registers[2][0].ENA
RF_W => registers[2][1].ENA
RF_W => registers[2][2].ENA
RF_W => registers[2][3].ENA
RF_W => registers[2][4].ENA
RF_W => registers[2][5].ENA
RF_W => registers[2][6].ENA
RF_W => registers[2][7].ENA
RF_W => registers[2][8].ENA
RF_W => registers[2][9].ENA
RF_W => registers[2][10].ENA
RF_W => registers[2][11].ENA
RF_W => registers[2][12].ENA
RF_W => registers[2][13].ENA
RF_W => registers[2][14].ENA
RF_W => registers[2][15].ENA
RF_W => registers[3][0].ENA
RF_W => registers[3][1].ENA
RF_W => registers[3][2].ENA
RF_W => registers[3][3].ENA
RF_W => registers[3][4].ENA
RF_W => registers[3][5].ENA
RF_W => registers[3][6].ENA
RF_W => registers[3][7].ENA
RF_W => registers[3][8].ENA
RF_W => registers[3][9].ENA
RF_W => registers[3][10].ENA
RF_W => registers[3][11].ENA
RF_W => registers[3][12].ENA
RF_W => registers[3][13].ENA
RF_W => registers[3][14].ENA
RF_W => registers[3][15].ENA
RF_W => registers[4][0].ENA
RF_W => registers[4][1].ENA
RF_W => registers[4][2].ENA
RF_W => registers[4][3].ENA
RF_W => registers[4][4].ENA
RF_W => registers[4][5].ENA
RF_W => registers[4][6].ENA
RF_W => registers[4][7].ENA
RF_W => registers[4][8].ENA
RF_W => registers[4][9].ENA
RF_W => registers[4][10].ENA
RF_W => registers[4][11].ENA
RF_W => registers[4][12].ENA
RF_W => registers[4][13].ENA
RF_W => registers[4][14].ENA
RF_W => registers[4][15].ENA
RF_W => registers[5][0].ENA
RF_W => registers[5][1].ENA
RF_W => registers[5][2].ENA
RF_W => registers[5][3].ENA
RF_W => registers[5][4].ENA
RF_W => registers[5][5].ENA
RF_W => registers[5][6].ENA
RF_W => registers[5][7].ENA
RF_W => registers[5][8].ENA
RF_W => registers[5][9].ENA
RF_W => registers[5][10].ENA
RF_W => registers[5][11].ENA
RF_W => registers[5][12].ENA
RF_W => registers[5][13].ENA
RF_W => registers[5][14].ENA
RF_W => registers[5][15].ENA
RF_W => registers[6][0].ENA
RF_W => registers[6][1].ENA
RF_W => registers[6][2].ENA
RF_W => registers[6][3].ENA
RF_W => registers[6][4].ENA
RF_W => registers[6][5].ENA
RF_W => registers[6][6].ENA
RF_W => registers[6][7].ENA
RF_W => registers[6][8].ENA
RF_W => registers[6][9].ENA
RF_W => registers[6][10].ENA
RF_W => registers[6][11].ENA
RF_W => registers[6][12].ENA
RF_W => registers[6][13].ENA
RF_W => registers[6][14].ENA
RF_W => registers[6][15].ENA
RF_W => registers[7][0].ENA
RF_W => registers[7][1].ENA
RF_W => registers[7][2].ENA
RF_W => registers[7][3].ENA
RF_W => registers[7][4].ENA
RF_W => registers[7][5].ENA
RF_W => registers[7][6].ENA
RF_W => registers[7][7].ENA
RF_W => registers[7][8].ENA
RF_W => registers[7][9].ENA
RF_W => registers[7][10].ENA
RF_W => registers[7][11].ENA
RF_W => registers[7][12].ENA
RF_W => registers[7][13].ENA
RF_W => registers[7][14].ENA
RF_W => registers[7][15].ENA
A1[0] => Mux0.IN2
A1[0] => Mux1.IN2
A1[0] => Mux2.IN2
A1[0] => Mux3.IN2
A1[0] => Mux4.IN2
A1[0] => Mux5.IN2
A1[0] => Mux6.IN2
A1[0] => Mux7.IN2
A1[0] => Mux8.IN2
A1[0] => Mux9.IN2
A1[0] => Mux10.IN2
A1[0] => Mux11.IN2
A1[0] => Mux12.IN2
A1[0] => Mux13.IN2
A1[0] => Mux14.IN2
A1[0] => Mux15.IN2
A1[1] => Mux0.IN1
A1[1] => Mux1.IN1
A1[1] => Mux2.IN1
A1[1] => Mux3.IN1
A1[1] => Mux4.IN1
A1[1] => Mux5.IN1
A1[1] => Mux6.IN1
A1[1] => Mux7.IN1
A1[1] => Mux8.IN1
A1[1] => Mux9.IN1
A1[1] => Mux10.IN1
A1[1] => Mux11.IN1
A1[1] => Mux12.IN1
A1[1] => Mux13.IN1
A1[1] => Mux14.IN1
A1[1] => Mux15.IN1
A1[2] => Mux0.IN0
A1[2] => Mux1.IN0
A1[2] => Mux2.IN0
A1[2] => Mux3.IN0
A1[2] => Mux4.IN0
A1[2] => Mux5.IN0
A1[2] => Mux6.IN0
A1[2] => Mux7.IN0
A1[2] => Mux8.IN0
A1[2] => Mux9.IN0
A1[2] => Mux10.IN0
A1[2] => Mux11.IN0
A1[2] => Mux12.IN0
A1[2] => Mux13.IN0
A1[2] => Mux14.IN0
A1[2] => Mux15.IN0
A2[0] => Mux16.IN2
A2[0] => Mux17.IN2
A2[0] => Mux18.IN2
A2[0] => Mux19.IN2
A2[0] => Mux20.IN2
A2[0] => Mux21.IN2
A2[0] => Mux22.IN2
A2[0] => Mux23.IN2
A2[0] => Mux24.IN2
A2[0] => Mux25.IN2
A2[0] => Mux26.IN2
A2[0] => Mux27.IN2
A2[0] => Mux28.IN2
A2[0] => Mux29.IN2
A2[0] => Mux30.IN2
A2[0] => Mux31.IN2
A2[1] => Mux16.IN1
A2[1] => Mux17.IN1
A2[1] => Mux18.IN1
A2[1] => Mux19.IN1
A2[1] => Mux20.IN1
A2[1] => Mux21.IN1
A2[1] => Mux22.IN1
A2[1] => Mux23.IN1
A2[1] => Mux24.IN1
A2[1] => Mux25.IN1
A2[1] => Mux26.IN1
A2[1] => Mux27.IN1
A2[1] => Mux28.IN1
A2[1] => Mux29.IN1
A2[1] => Mux30.IN1
A2[1] => Mux31.IN1
A2[2] => Mux16.IN0
A2[2] => Mux17.IN0
A2[2] => Mux18.IN0
A2[2] => Mux19.IN0
A2[2] => Mux20.IN0
A2[2] => Mux21.IN0
A2[2] => Mux22.IN0
A2[2] => Mux23.IN0
A2[2] => Mux24.IN0
A2[2] => Mux25.IN0
A2[2] => Mux26.IN0
A2[2] => Mux27.IN0
A2[2] => Mux28.IN0
A2[2] => Mux29.IN0
A2[2] => Mux30.IN0
A2[2] => Mux31.IN0
A3[0] => Decoder0.IN2
A3[1] => Decoder0.IN1
A3[2] => Decoder0.IN0
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
PC_write[0] => registers.DATAB
PC_write[1] => registers.DATAB
PC_write[2] => registers.DATAB
PC_write[3] => registers.DATAB
PC_write[4] => registers.DATAB
PC_write[5] => registers.DATAB
PC_write[6] => registers.DATAB
PC_write[7] => registers.DATAB
PC_write[8] => registers.DATAB
PC_write[9] => registers.DATAB
PC_write[10] => registers.DATAB
PC_write[11] => registers.DATAB
PC_write[12] => registers.DATAB
PC_write[13] => registers.DATAB
PC_write[14] => registers.DATAB
PC_write[15] => registers.DATAB
D1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
D1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
D1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
D1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
D1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
D1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
D1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
D1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
D1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
D1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
D1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
D1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
D1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
D1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
D1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
D1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
D2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
D2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
D2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
D2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
D2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
D2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
D2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
D2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
D2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
D2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
D2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
D2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
D2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
D2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
D2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
D2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
PC_read[0] <= registers[0][0].DB_MAX_OUTPUT_PORT_TYPE
PC_read[1] <= registers[0][1].DB_MAX_OUTPUT_PORT_TYPE
PC_read[2] <= registers[0][2].DB_MAX_OUTPUT_PORT_TYPE
PC_read[3] <= registers[0][3].DB_MAX_OUTPUT_PORT_TYPE
PC_read[4] <= registers[0][4].DB_MAX_OUTPUT_PORT_TYPE
PC_read[5] <= registers[0][5].DB_MAX_OUTPUT_PORT_TYPE
PC_read[6] <= registers[0][6].DB_MAX_OUTPUT_PORT_TYPE
PC_read[7] <= registers[0][7].DB_MAX_OUTPUT_PORT_TYPE
PC_read[8] <= registers[0][8].DB_MAX_OUTPUT_PORT_TYPE
PC_read[9] <= registers[0][9].DB_MAX_OUTPUT_PORT_TYPE
PC_read[10] <= registers[0][10].DB_MAX_OUTPUT_PORT_TYPE
PC_read[11] <= registers[0][11].DB_MAX_OUTPUT_PORT_TYPE
PC_read[12] <= registers[0][12].DB_MAX_OUTPUT_PORT_TYPE
PC_read[13] <= registers[0][13].DB_MAX_OUTPUT_PORT_TYPE
PC_read[14] <= registers[0][14].DB_MAX_OUTPUT_PORT_TYPE
PC_read[15] <= registers[0][15].DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|instrmem:mem1
M_add[0] => memory_storage.RADDR
M_add[1] => memory_storage.RADDR1
M_add[2] => memory_storage.RADDR2
M_add[3] => memory_storage.RADDR3
M_add[4] => memory_storage.RADDR4
M_add[5] => memory_storage.RADDR5
M_add[6] => ~NO_FANOUT~
M_add[7] => ~NO_FANOUT~
M_add[8] => ~NO_FANOUT~
M_add[9] => ~NO_FANOUT~
M_add[10] => ~NO_FANOUT~
M_add[11] => ~NO_FANOUT~
M_add[12] => ~NO_FANOUT~
M_add[13] => ~NO_FANOUT~
M_add[14] => ~NO_FANOUT~
M_add[15] => ~NO_FANOUT~
M_data[0] <= memory_storage.DATAOUT
M_data[1] <= memory_storage.DATAOUT1
M_data[2] <= memory_storage.DATAOUT2
M_data[3] <= memory_storage.DATAOUT3
M_data[4] <= memory_storage.DATAOUT4
M_data[5] <= memory_storage.DATAOUT5
M_data[6] <= memory_storage.DATAOUT6
M_data[7] <= memory_storage.DATAOUT7
M_data[8] <= memory_storage.DATAOUT8
M_data[9] <= memory_storage.DATAOUT9
M_data[10] <= memory_storage.DATAOUT10
M_data[11] <= memory_storage.DATAOUT11
M_data[12] <= memory_storage.DATAOUT12
M_data[13] <= memory_storage.DATAOUT13
M_data[14] <= memory_storage.DATAOUT14
M_data[15] <= memory_storage.DATAOUT15


|DUT|processor:add_instance|alu1:alu_1
A[0] => sum.IN0
A[0] => carry.IN0
A[1] => carry.IN0
A[1] => carry.IN0
A[2] => carry.IN0
A[2] => carry.IN0
A[3] => carry.IN0
A[3] => carry.IN0
A[4] => carry.IN0
A[4] => carry.IN0
A[5] => carry.IN0
A[5] => carry.IN0
A[6] => carry.IN0
A[6] => carry.IN0
A[7] => carry.IN0
A[7] => carry.IN0
A[8] => carry.IN0
A[8] => carry.IN0
A[9] => carry.IN0
A[9] => carry.IN0
A[10] => carry.IN0
A[10] => carry.IN0
A[11] => carry.IN0
A[11] => carry.IN0
A[12] => carry.IN0
A[12] => carry.IN0
A[13] => carry.IN0
A[13] => carry.IN0
A[14] => carry.IN0
A[14] => carry.IN0
A[15] => sum.IN0
B[0] => sum.IN1
B[0] => carry.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[14] => carry.IN1
B[14] => carry.IN1
B[15] => sum.IN1
X[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux
I7[0] => MUX_8X1_4BIT:M4.I7[0]
I7[1] => MUX_8X1_4BIT:M4.I7[1]
I7[2] => MUX_8X1_4BIT:M4.I7[2]
I7[3] => MUX_8X1_4BIT:M4.I7[3]
I7[4] => MUX_8X1_4BIT:M3.I7[0]
I7[5] => MUX_8X1_4BIT:M3.I7[1]
I7[6] => MUX_8X1_4BIT:M3.I7[2]
I7[7] => MUX_8X1_4BIT:M3.I7[3]
I7[8] => MUX_8X1_4BIT:M2.I7[0]
I7[9] => MUX_8X1_4BIT:M2.I7[1]
I7[10] => MUX_8X1_4BIT:M2.I7[2]
I7[11] => MUX_8X1_4BIT:M2.I7[3]
I7[12] => MUX_8X1_4BIT:M1.I7[0]
I7[13] => MUX_8X1_4BIT:M1.I7[1]
I7[14] => MUX_8X1_4BIT:M1.I7[2]
I7[15] => MUX_8X1_4BIT:M1.I7[3]
I6[0] => MUX_8X1_4BIT:M4.I6[0]
I6[1] => MUX_8X1_4BIT:M4.I6[1]
I6[2] => MUX_8X1_4BIT:M4.I6[2]
I6[3] => MUX_8X1_4BIT:M4.I6[3]
I6[4] => MUX_8X1_4BIT:M3.I6[0]
I6[5] => MUX_8X1_4BIT:M3.I6[1]
I6[6] => MUX_8X1_4BIT:M3.I6[2]
I6[7] => MUX_8X1_4BIT:M3.I6[3]
I6[8] => MUX_8X1_4BIT:M2.I6[0]
I6[9] => MUX_8X1_4BIT:M2.I6[1]
I6[10] => MUX_8X1_4BIT:M2.I6[2]
I6[11] => MUX_8X1_4BIT:M2.I6[3]
I6[12] => MUX_8X1_4BIT:M1.I6[0]
I6[13] => MUX_8X1_4BIT:M1.I6[1]
I6[14] => MUX_8X1_4BIT:M1.I6[2]
I6[15] => MUX_8X1_4BIT:M1.I6[3]
I5[0] => MUX_8X1_4BIT:M4.I5[0]
I5[1] => MUX_8X1_4BIT:M4.I5[1]
I5[2] => MUX_8X1_4BIT:M4.I5[2]
I5[3] => MUX_8X1_4BIT:M4.I5[3]
I5[4] => MUX_8X1_4BIT:M3.I5[0]
I5[5] => MUX_8X1_4BIT:M3.I5[1]
I5[6] => MUX_8X1_4BIT:M3.I5[2]
I5[7] => MUX_8X1_4BIT:M3.I5[3]
I5[8] => MUX_8X1_4BIT:M2.I5[0]
I5[9] => MUX_8X1_4BIT:M2.I5[1]
I5[10] => MUX_8X1_4BIT:M2.I5[2]
I5[11] => MUX_8X1_4BIT:M2.I5[3]
I5[12] => MUX_8X1_4BIT:M1.I5[0]
I5[13] => MUX_8X1_4BIT:M1.I5[1]
I5[14] => MUX_8X1_4BIT:M1.I5[2]
I5[15] => MUX_8X1_4BIT:M1.I5[3]
I4[0] => MUX_8X1_4BIT:M4.I4[0]
I4[1] => MUX_8X1_4BIT:M4.I4[1]
I4[2] => MUX_8X1_4BIT:M4.I4[2]
I4[3] => MUX_8X1_4BIT:M4.I4[3]
I4[4] => MUX_8X1_4BIT:M3.I4[0]
I4[5] => MUX_8X1_4BIT:M3.I4[1]
I4[6] => MUX_8X1_4BIT:M3.I4[2]
I4[7] => MUX_8X1_4BIT:M3.I4[3]
I4[8] => MUX_8X1_4BIT:M2.I4[0]
I4[9] => MUX_8X1_4BIT:M2.I4[1]
I4[10] => MUX_8X1_4BIT:M2.I4[2]
I4[11] => MUX_8X1_4BIT:M2.I4[3]
I4[12] => MUX_8X1_4BIT:M1.I4[0]
I4[13] => MUX_8X1_4BIT:M1.I4[1]
I4[14] => MUX_8X1_4BIT:M1.I4[2]
I4[15] => MUX_8X1_4BIT:M1.I4[3]
I3[0] => MUX_8X1_4BIT:M4.I3[0]
I3[1] => MUX_8X1_4BIT:M4.I3[1]
I3[2] => MUX_8X1_4BIT:M4.I3[2]
I3[3] => MUX_8X1_4BIT:M4.I3[3]
I3[4] => MUX_8X1_4BIT:M3.I3[0]
I3[5] => MUX_8X1_4BIT:M3.I3[1]
I3[6] => MUX_8X1_4BIT:M3.I3[2]
I3[7] => MUX_8X1_4BIT:M3.I3[3]
I3[8] => MUX_8X1_4BIT:M2.I3[0]
I3[9] => MUX_8X1_4BIT:M2.I3[1]
I3[10] => MUX_8X1_4BIT:M2.I3[2]
I3[11] => MUX_8X1_4BIT:M2.I3[3]
I3[12] => MUX_8X1_4BIT:M1.I3[0]
I3[13] => MUX_8X1_4BIT:M1.I3[1]
I3[14] => MUX_8X1_4BIT:M1.I3[2]
I3[15] => MUX_8X1_4BIT:M1.I3[3]
I2[0] => MUX_8X1_4BIT:M4.I2[0]
I2[1] => MUX_8X1_4BIT:M4.I2[1]
I2[2] => MUX_8X1_4BIT:M4.I2[2]
I2[3] => MUX_8X1_4BIT:M4.I2[3]
I2[4] => MUX_8X1_4BIT:M3.I2[0]
I2[5] => MUX_8X1_4BIT:M3.I2[1]
I2[6] => MUX_8X1_4BIT:M3.I2[2]
I2[7] => MUX_8X1_4BIT:M3.I2[3]
I2[8] => MUX_8X1_4BIT:M2.I2[0]
I2[9] => MUX_8X1_4BIT:M2.I2[1]
I2[10] => MUX_8X1_4BIT:M2.I2[2]
I2[11] => MUX_8X1_4BIT:M2.I2[3]
I2[12] => MUX_8X1_4BIT:M1.I2[0]
I2[13] => MUX_8X1_4BIT:M1.I2[1]
I2[14] => MUX_8X1_4BIT:M1.I2[2]
I2[15] => MUX_8X1_4BIT:M1.I2[3]
I1[0] => MUX_8X1_4BIT:M4.I1[0]
I1[1] => MUX_8X1_4BIT:M4.I1[1]
I1[2] => MUX_8X1_4BIT:M4.I1[2]
I1[3] => MUX_8X1_4BIT:M4.I1[3]
I1[4] => MUX_8X1_4BIT:M3.I1[0]
I1[5] => MUX_8X1_4BIT:M3.I1[1]
I1[6] => MUX_8X1_4BIT:M3.I1[2]
I1[7] => MUX_8X1_4BIT:M3.I1[3]
I1[8] => MUX_8X1_4BIT:M2.I1[0]
I1[9] => MUX_8X1_4BIT:M2.I1[1]
I1[10] => MUX_8X1_4BIT:M2.I1[2]
I1[11] => MUX_8X1_4BIT:M2.I1[3]
I1[12] => MUX_8X1_4BIT:M1.I1[0]
I1[13] => MUX_8X1_4BIT:M1.I1[1]
I1[14] => MUX_8X1_4BIT:M1.I1[2]
I1[15] => MUX_8X1_4BIT:M1.I1[3]
I0[0] => MUX_8X1_4BIT:M4.I0[0]
I0[1] => MUX_8X1_4BIT:M4.I0[1]
I0[2] => MUX_8X1_4BIT:M4.I0[2]
I0[3] => MUX_8X1_4BIT:M4.I0[3]
I0[4] => MUX_8X1_4BIT:M3.I0[0]
I0[5] => MUX_8X1_4BIT:M3.I0[1]
I0[6] => MUX_8X1_4BIT:M3.I0[2]
I0[7] => MUX_8X1_4BIT:M3.I0[3]
I0[8] => MUX_8X1_4BIT:M2.I0[0]
I0[9] => MUX_8X1_4BIT:M2.I0[1]
I0[10] => MUX_8X1_4BIT:M2.I0[2]
I0[11] => MUX_8X1_4BIT:M2.I0[3]
I0[12] => MUX_8X1_4BIT:M1.I0[0]
I0[13] => MUX_8X1_4BIT:M1.I0[1]
I0[14] => MUX_8X1_4BIT:M1.I0[2]
I0[15] => MUX_8X1_4BIT:M1.I0[3]
S[0] => MUX_8X1_4BIT:M1.S[0]
S[0] => MUX_8X1_4BIT:M2.S[0]
S[0] => MUX_8X1_4BIT:M3.S[0]
S[0] => MUX_8X1_4BIT:M4.S[0]
S[1] => MUX_8X1_4BIT:M1.S[1]
S[1] => MUX_8X1_4BIT:M2.S[1]
S[1] => MUX_8X1_4BIT:M3.S[1]
S[1] => MUX_8X1_4BIT:M4.S[1]
S[2] => MUX_8X1_4BIT:M1.S[2]
S[2] => MUX_8X1_4BIT:M2.S[2]
S[2] => MUX_8X1_4BIT:M3.S[2]
S[2] => MUX_8X1_4BIT:M4.S[2]
Y[0] <= MUX_8X1_4BIT:M4.Y[0]
Y[1] <= MUX_8X1_4BIT:M4.Y[1]
Y[2] <= MUX_8X1_4BIT:M4.Y[2]
Y[3] <= MUX_8X1_4BIT:M4.Y[3]
Y[4] <= MUX_8X1_4BIT:M3.Y[0]
Y[5] <= MUX_8X1_4BIT:M3.Y[1]
Y[6] <= MUX_8X1_4BIT:M3.Y[2]
Y[7] <= MUX_8X1_4BIT:M3.Y[3]
Y[8] <= MUX_8X1_4BIT:M2.Y[0]
Y[9] <= MUX_8X1_4BIT:M2.Y[1]
Y[10] <= MUX_8X1_4BIT:M2.Y[2]
Y[11] <= MUX_8X1_4BIT:M2.Y[3]
Y[12] <= MUX_8X1_4BIT:M1.Y[0]
Y[13] <= MUX_8X1_4BIT:M1.Y[1]
Y[14] <= MUX_8X1_4BIT:M1.Y[2]
Y[15] <= MUX_8X1_4BIT:M1.Y[3]


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1
I7[0] => MUX_8X1:M4.I[7]
I7[1] => MUX_8X1:M3.I[7]
I7[2] => MUX_8X1:M2.I[7]
I7[3] => MUX_8X1:M1.I[7]
I6[0] => MUX_8X1:M4.I[6]
I6[1] => MUX_8X1:M3.I[6]
I6[2] => MUX_8X1:M2.I[6]
I6[3] => MUX_8X1:M1.I[6]
I5[0] => MUX_8X1:M4.I[5]
I5[1] => MUX_8X1:M3.I[5]
I5[2] => MUX_8X1:M2.I[5]
I5[3] => MUX_8X1:M1.I[5]
I4[0] => MUX_8X1:M4.I[4]
I4[1] => MUX_8X1:M3.I[4]
I4[2] => MUX_8X1:M2.I[4]
I4[3] => MUX_8X1:M1.I[4]
I3[0] => MUX_8X1:M4.I[3]
I3[1] => MUX_8X1:M3.I[3]
I3[2] => MUX_8X1:M2.I[3]
I3[3] => MUX_8X1:M1.I[3]
I2[0] => MUX_8X1:M4.I[2]
I2[1] => MUX_8X1:M3.I[2]
I2[2] => MUX_8X1:M2.I[2]
I2[3] => MUX_8X1:M1.I[2]
I1[0] => MUX_8X1:M4.I[1]
I1[1] => MUX_8X1:M3.I[1]
I1[2] => MUX_8X1:M2.I[1]
I1[3] => MUX_8X1:M1.I[1]
I0[0] => MUX_8X1:M4.I[0]
I0[1] => MUX_8X1:M3.I[0]
I0[2] => MUX_8X1:M2.I[0]
I0[3] => MUX_8X1:M1.I[0]
S[0] => MUX_8X1:M1.S[0]
S[0] => MUX_8X1:M2.S[0]
S[0] => MUX_8X1:M3.S[0]
S[0] => MUX_8X1:M4.S[0]
S[1] => MUX_8X1:M1.S[1]
S[1] => MUX_8X1:M2.S[1]
S[1] => MUX_8X1:M3.S[1]
S[1] => MUX_8X1:M4.S[1]
S[2] => MUX_8X1:M1.S[2]
S[2] => MUX_8X1:M2.S[2]
S[2] => MUX_8X1:M3.S[2]
S[2] => MUX_8X1:M4.S[2]
Y[0] <= MUX_8X1:M4.Y
Y[1] <= MUX_8X1:M3.Y
Y[2] <= MUX_8X1:M2.Y
Y[3] <= MUX_8X1:M1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2
I7[0] => MUX_8X1:M4.I[7]
I7[1] => MUX_8X1:M3.I[7]
I7[2] => MUX_8X1:M2.I[7]
I7[3] => MUX_8X1:M1.I[7]
I6[0] => MUX_8X1:M4.I[6]
I6[1] => MUX_8X1:M3.I[6]
I6[2] => MUX_8X1:M2.I[6]
I6[3] => MUX_8X1:M1.I[6]
I5[0] => MUX_8X1:M4.I[5]
I5[1] => MUX_8X1:M3.I[5]
I5[2] => MUX_8X1:M2.I[5]
I5[3] => MUX_8X1:M1.I[5]
I4[0] => MUX_8X1:M4.I[4]
I4[1] => MUX_8X1:M3.I[4]
I4[2] => MUX_8X1:M2.I[4]
I4[3] => MUX_8X1:M1.I[4]
I3[0] => MUX_8X1:M4.I[3]
I3[1] => MUX_8X1:M3.I[3]
I3[2] => MUX_8X1:M2.I[3]
I3[3] => MUX_8X1:M1.I[3]
I2[0] => MUX_8X1:M4.I[2]
I2[1] => MUX_8X1:M3.I[2]
I2[2] => MUX_8X1:M2.I[2]
I2[3] => MUX_8X1:M1.I[2]
I1[0] => MUX_8X1:M4.I[1]
I1[1] => MUX_8X1:M3.I[1]
I1[2] => MUX_8X1:M2.I[1]
I1[3] => MUX_8X1:M1.I[1]
I0[0] => MUX_8X1:M4.I[0]
I0[1] => MUX_8X1:M3.I[0]
I0[2] => MUX_8X1:M2.I[0]
I0[3] => MUX_8X1:M1.I[0]
S[0] => MUX_8X1:M1.S[0]
S[0] => MUX_8X1:M2.S[0]
S[0] => MUX_8X1:M3.S[0]
S[0] => MUX_8X1:M4.S[0]
S[1] => MUX_8X1:M1.S[1]
S[1] => MUX_8X1:M2.S[1]
S[1] => MUX_8X1:M3.S[1]
S[1] => MUX_8X1:M4.S[1]
S[2] => MUX_8X1:M1.S[2]
S[2] => MUX_8X1:M2.S[2]
S[2] => MUX_8X1:M3.S[2]
S[2] => MUX_8X1:M4.S[2]
Y[0] <= MUX_8X1:M4.Y
Y[1] <= MUX_8X1:M3.Y
Y[2] <= MUX_8X1:M2.Y
Y[3] <= MUX_8X1:M1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3
I7[0] => MUX_8X1:M4.I[7]
I7[1] => MUX_8X1:M3.I[7]
I7[2] => MUX_8X1:M2.I[7]
I7[3] => MUX_8X1:M1.I[7]
I6[0] => MUX_8X1:M4.I[6]
I6[1] => MUX_8X1:M3.I[6]
I6[2] => MUX_8X1:M2.I[6]
I6[3] => MUX_8X1:M1.I[6]
I5[0] => MUX_8X1:M4.I[5]
I5[1] => MUX_8X1:M3.I[5]
I5[2] => MUX_8X1:M2.I[5]
I5[3] => MUX_8X1:M1.I[5]
I4[0] => MUX_8X1:M4.I[4]
I4[1] => MUX_8X1:M3.I[4]
I4[2] => MUX_8X1:M2.I[4]
I4[3] => MUX_8X1:M1.I[4]
I3[0] => MUX_8X1:M4.I[3]
I3[1] => MUX_8X1:M3.I[3]
I3[2] => MUX_8X1:M2.I[3]
I3[3] => MUX_8X1:M1.I[3]
I2[0] => MUX_8X1:M4.I[2]
I2[1] => MUX_8X1:M3.I[2]
I2[2] => MUX_8X1:M2.I[2]
I2[3] => MUX_8X1:M1.I[2]
I1[0] => MUX_8X1:M4.I[1]
I1[1] => MUX_8X1:M3.I[1]
I1[2] => MUX_8X1:M2.I[1]
I1[3] => MUX_8X1:M1.I[1]
I0[0] => MUX_8X1:M4.I[0]
I0[1] => MUX_8X1:M3.I[0]
I0[2] => MUX_8X1:M2.I[0]
I0[3] => MUX_8X1:M1.I[0]
S[0] => MUX_8X1:M1.S[0]
S[0] => MUX_8X1:M2.S[0]
S[0] => MUX_8X1:M3.S[0]
S[0] => MUX_8X1:M4.S[0]
S[1] => MUX_8X1:M1.S[1]
S[1] => MUX_8X1:M2.S[1]
S[1] => MUX_8X1:M3.S[1]
S[1] => MUX_8X1:M4.S[1]
S[2] => MUX_8X1:M1.S[2]
S[2] => MUX_8X1:M2.S[2]
S[2] => MUX_8X1:M3.S[2]
S[2] => MUX_8X1:M4.S[2]
Y[0] <= MUX_8X1:M4.Y
Y[1] <= MUX_8X1:M3.Y
Y[2] <= MUX_8X1:M2.Y
Y[3] <= MUX_8X1:M1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4
I7[0] => MUX_8X1:M4.I[7]
I7[1] => MUX_8X1:M3.I[7]
I7[2] => MUX_8X1:M2.I[7]
I7[3] => MUX_8X1:M1.I[7]
I6[0] => MUX_8X1:M4.I[6]
I6[1] => MUX_8X1:M3.I[6]
I6[2] => MUX_8X1:M2.I[6]
I6[3] => MUX_8X1:M1.I[6]
I5[0] => MUX_8X1:M4.I[5]
I5[1] => MUX_8X1:M3.I[5]
I5[2] => MUX_8X1:M2.I[5]
I5[3] => MUX_8X1:M1.I[5]
I4[0] => MUX_8X1:M4.I[4]
I4[1] => MUX_8X1:M3.I[4]
I4[2] => MUX_8X1:M2.I[4]
I4[3] => MUX_8X1:M1.I[4]
I3[0] => MUX_8X1:M4.I[3]
I3[1] => MUX_8X1:M3.I[3]
I3[2] => MUX_8X1:M2.I[3]
I3[3] => MUX_8X1:M1.I[3]
I2[0] => MUX_8X1:M4.I[2]
I2[1] => MUX_8X1:M3.I[2]
I2[2] => MUX_8X1:M2.I[2]
I2[3] => MUX_8X1:M1.I[2]
I1[0] => MUX_8X1:M4.I[1]
I1[1] => MUX_8X1:M3.I[1]
I1[2] => MUX_8X1:M2.I[1]
I1[3] => MUX_8X1:M1.I[1]
I0[0] => MUX_8X1:M4.I[0]
I0[1] => MUX_8X1:M3.I[0]
I0[2] => MUX_8X1:M2.I[0]
I0[3] => MUX_8X1:M1.I[0]
S[0] => MUX_8X1:M1.S[0]
S[0] => MUX_8X1:M2.S[0]
S[0] => MUX_8X1:M3.S[0]
S[0] => MUX_8X1:M4.S[0]
S[1] => MUX_8X1:M1.S[1]
S[1] => MUX_8X1:M2.S[1]
S[1] => MUX_8X1:M3.S[1]
S[1] => MUX_8X1:M4.S[1]
S[2] => MUX_8X1:M1.S[2]
S[2] => MUX_8X1:M2.S[2]
S[2] => MUX_8X1:M3.S[2]
S[2] => MUX_8X1:M4.S[2]
Y[0] <= MUX_8X1:M4.Y
Y[1] <= MUX_8X1:M3.Y
Y[2] <= MUX_8X1:M2.Y
Y[3] <= MUX_8X1:M1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|IFID:ifid_pipeline_register
Mem1_D[0] => Mem1_D_out[0]~reg0.DATAIN
Mem1_D[1] => Mem1_D_out[1]~reg0.DATAIN
Mem1_D[2] => Mem1_D_out[2]~reg0.DATAIN
Mem1_D[3] => Mem1_D_out[3]~reg0.DATAIN
Mem1_D[4] => Mem1_D_out[4]~reg0.DATAIN
Mem1_D[5] => Mem1_D_out[5]~reg0.DATAIN
Mem1_D[6] => Mem1_D_out[6]~reg0.DATAIN
Mem1_D[7] => Mem1_D_out[7]~reg0.DATAIN
Mem1_D[8] => Mem1_D_out[8]~reg0.DATAIN
Mem1_D[9] => Mem1_D_out[9]~reg0.DATAIN
Mem1_D[10] => Mem1_D_out[10]~reg0.DATAIN
Mem1_D[11] => Mem1_D_out[11]~reg0.DATAIN
Mem1_D[12] => Mem1_D_out[12]~reg0.DATAIN
Mem1_D[13] => Mem1_D_out[13]~reg0.DATAIN
Mem1_D[14] => Mem1_D_out[14]~reg0.DATAIN
Mem1_D[15] => Mem1_D_out[15]~reg0.DATAIN
PC[0] => PC_out[0]~reg0.DATAIN
PC[1] => PC_out[1]~reg0.DATAIN
PC[2] => PC_out[2]~reg0.DATAIN
PC[3] => PC_out[3]~reg0.DATAIN
PC[4] => PC_out[4]~reg0.DATAIN
PC[5] => PC_out[5]~reg0.DATAIN
PC[6] => PC_out[6]~reg0.DATAIN
PC[7] => PC_out[7]~reg0.DATAIN
PC[8] => PC_out[8]~reg0.DATAIN
PC[9] => PC_out[9]~reg0.DATAIN
PC[10] => PC_out[10]~reg0.DATAIN
PC[11] => PC_out[11]~reg0.DATAIN
PC[12] => PC_out[12]~reg0.DATAIN
PC[13] => PC_out[13]~reg0.DATAIN
PC[14] => PC_out[14]~reg0.DATAIN
PC[15] => PC_out[15]~reg0.DATAIN
alu1_C[0] => alu1_C_out[0]~reg0.DATAIN
alu1_C[1] => alu1_C_out[1]~reg0.DATAIN
alu1_C[2] => alu1_C_out[2]~reg0.DATAIN
alu1_C[3] => alu1_C_out[3]~reg0.DATAIN
alu1_C[4] => alu1_C_out[4]~reg0.DATAIN
alu1_C[5] => alu1_C_out[5]~reg0.DATAIN
alu1_C[6] => alu1_C_out[6]~reg0.DATAIN
alu1_C[7] => alu1_C_out[7]~reg0.DATAIN
alu1_C[8] => alu1_C_out[8]~reg0.DATAIN
alu1_C[9] => alu1_C_out[9]~reg0.DATAIN
alu1_C[10] => alu1_C_out[10]~reg0.DATAIN
alu1_C[11] => alu1_C_out[11]~reg0.DATAIN
alu1_C[12] => alu1_C_out[12]~reg0.DATAIN
alu1_C[13] => alu1_C_out[13]~reg0.DATAIN
alu1_C[14] => alu1_C_out[14]~reg0.DATAIN
alu1_C[15] => alu1_C_out[15]~reg0.DATAIN
Mem1_D_out[0] <= Mem1_D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[1] <= Mem1_D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[2] <= Mem1_D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[3] <= Mem1_D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[4] <= Mem1_D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[5] <= Mem1_D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[6] <= Mem1_D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[7] <= Mem1_D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[8] <= Mem1_D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[9] <= Mem1_D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[10] <= Mem1_D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[11] <= Mem1_D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[12] <= Mem1_D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[13] <= Mem1_D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[14] <= Mem1_D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[15] <= Mem1_D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[0] <= PC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[0] <= alu1_C_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[1] <= alu1_C_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[2] <= alu1_C_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[3] <= alu1_C_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[4] <= alu1_C_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[5] <= alu1_C_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[6] <= alu1_C_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[7] <= alu1_C_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[8] <= alu1_C_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[9] <= alu1_C_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[10] <= alu1_C_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[11] <= alu1_C_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[12] <= alu1_C_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[13] <= alu1_C_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[14] <= alu1_C_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[15] <= alu1_C_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disable_wb <= disable_wb~reg0.DB_MAX_OUTPUT_PORT_TYPE
disable => disable_wb~reg0.DATAIN
clk => disable_wb~reg0.CLK
clk => alu1_C_out[0]~reg0.CLK
clk => alu1_C_out[1]~reg0.CLK
clk => alu1_C_out[2]~reg0.CLK
clk => alu1_C_out[3]~reg0.CLK
clk => alu1_C_out[4]~reg0.CLK
clk => alu1_C_out[5]~reg0.CLK
clk => alu1_C_out[6]~reg0.CLK
clk => alu1_C_out[7]~reg0.CLK
clk => alu1_C_out[8]~reg0.CLK
clk => alu1_C_out[9]~reg0.CLK
clk => alu1_C_out[10]~reg0.CLK
clk => alu1_C_out[11]~reg0.CLK
clk => alu1_C_out[12]~reg0.CLK
clk => alu1_C_out[13]~reg0.CLK
clk => alu1_C_out[14]~reg0.CLK
clk => alu1_C_out[15]~reg0.CLK
clk => Mem1_D_out[0]~reg0.CLK
clk => Mem1_D_out[1]~reg0.CLK
clk => Mem1_D_out[2]~reg0.CLK
clk => Mem1_D_out[3]~reg0.CLK
clk => Mem1_D_out[4]~reg0.CLK
clk => Mem1_D_out[5]~reg0.CLK
clk => Mem1_D_out[6]~reg0.CLK
clk => Mem1_D_out[7]~reg0.CLK
clk => Mem1_D_out[8]~reg0.CLK
clk => Mem1_D_out[9]~reg0.CLK
clk => Mem1_D_out[10]~reg0.CLK
clk => Mem1_D_out[11]~reg0.CLK
clk => Mem1_D_out[12]~reg0.CLK
clk => Mem1_D_out[13]~reg0.CLK
clk => Mem1_D_out[14]~reg0.CLK
clk => Mem1_D_out[15]~reg0.CLK
clk => PC_out[0]~reg0.CLK
clk => PC_out[1]~reg0.CLK
clk => PC_out[2]~reg0.CLK
clk => PC_out[3]~reg0.CLK
clk => PC_out[4]~reg0.CLK
clk => PC_out[5]~reg0.CLK
clk => PC_out[6]~reg0.CLK
clk => PC_out[7]~reg0.CLK
clk => PC_out[8]~reg0.CLK
clk => PC_out[9]~reg0.CLK
clk => PC_out[10]~reg0.CLK
clk => PC_out[11]~reg0.CLK
clk => PC_out[12]~reg0.CLK
clk => PC_out[13]~reg0.CLK
clk => PC_out[14]~reg0.CLK
clk => PC_out[15]~reg0.CLK
stall => disable_wb~reg0.ENA
stall => alu1_C_out[0]~reg0.ENA
stall => alu1_C_out[1]~reg0.ENA
stall => alu1_C_out[2]~reg0.ENA
stall => alu1_C_out[3]~reg0.ENA
stall => alu1_C_out[4]~reg0.ENA
stall => alu1_C_out[5]~reg0.ENA
stall => alu1_C_out[6]~reg0.ENA
stall => alu1_C_out[7]~reg0.ENA
stall => alu1_C_out[8]~reg0.ENA
stall => alu1_C_out[9]~reg0.ENA
stall => alu1_C_out[10]~reg0.ENA
stall => alu1_C_out[11]~reg0.ENA
stall => alu1_C_out[12]~reg0.ENA
stall => alu1_C_out[13]~reg0.ENA
stall => alu1_C_out[14]~reg0.ENA
stall => alu1_C_out[15]~reg0.ENA
stall => Mem1_D_out[0]~reg0.ENA
stall => Mem1_D_out[1]~reg0.ENA
stall => Mem1_D_out[2]~reg0.ENA
stall => Mem1_D_out[3]~reg0.ENA
stall => Mem1_D_out[4]~reg0.ENA
stall => Mem1_D_out[5]~reg0.ENA
stall => Mem1_D_out[6]~reg0.ENA
stall => Mem1_D_out[7]~reg0.ENA
stall => Mem1_D_out[8]~reg0.ENA
stall => Mem1_D_out[9]~reg0.ENA
stall => Mem1_D_out[10]~reg0.ENA
stall => Mem1_D_out[11]~reg0.ENA
stall => Mem1_D_out[12]~reg0.ENA
stall => Mem1_D_out[13]~reg0.ENA
stall => Mem1_D_out[14]~reg0.ENA
stall => Mem1_D_out[15]~reg0.ENA
stall => PC_out[0]~reg0.ENA
stall => PC_out[1]~reg0.ENA
stall => PC_out[2]~reg0.ENA
stall => PC_out[3]~reg0.ENA
stall => PC_out[4]~reg0.ENA
stall => PC_out[5]~reg0.ENA
stall => PC_out[6]~reg0.ENA
stall => PC_out[7]~reg0.ENA
stall => PC_out[8]~reg0.ENA
stall => PC_out[9]~reg0.ENA
stall => PC_out[10]~reg0.ENA
stall => PC_out[11]~reg0.ENA
stall => PC_out[12]~reg0.ENA
stall => PC_out[13]~reg0.ENA
stall => PC_out[14]~reg0.ENA
stall => PC_out[15]~reg0.ENA


|DUT|processor:add_instance|memsplit:decoder
Mem_data[0] => Mem_7_0[0].DATAIN
Mem_data[0] => Mem_5_0[0].DATAIN
Mem_data[0] => Mem_8_0[0].DATAIN
Mem_data[1] => Mem_7_0[1].DATAIN
Mem_data[1] => Mem_5_0[1].DATAIN
Mem_data[1] => Mem_8_0[1].DATAIN
Mem_data[2] => Mem_7_0[2].DATAIN
Mem_data[2] => Mem_5_0[2].DATAIN
Mem_data[2] => Mem_8_0[2].DATAIN
Mem_data[3] => Mem_7_0[3].DATAIN
Mem_data[3] => Mem_5_0[3].DATAIN
Mem_data[3] => Mem_8_0[3].DATAIN
Mem_data[3] => Mem_5_3[0].DATAIN
Mem_data[4] => Mem_7_0[4].DATAIN
Mem_data[4] => Mem_5_0[4].DATAIN
Mem_data[4] => Mem_8_0[4].DATAIN
Mem_data[4] => Mem_5_3[1].DATAIN
Mem_data[5] => Mem_7_0[5].DATAIN
Mem_data[5] => Mem_5_0[5].DATAIN
Mem_data[5] => Mem_8_0[5].DATAIN
Mem_data[5] => Mem_5_3[2].DATAIN
Mem_data[6] => Mem_7_0[6].DATAIN
Mem_data[6] => Mem_8_6[0].DATAIN
Mem_data[6] => Mem_8_0[6].DATAIN
Mem_data[7] => Mem_7_0[7].DATAIN
Mem_data[7] => Mem_8_6[1].DATAIN
Mem_data[7] => Mem_8_0[7].DATAIN
Mem_data[8] => Mem_8_0[8].DATAIN
Mem_data[8] => Mem_8_6[2].DATAIN
Mem_data[9] => Mem_11_9[0].DATAIN
Mem_data[10] => Mem_11_9[1].DATAIN
Mem_data[11] => Mem_11_9[2].DATAIN
Mem_data[12] => opcode[0].DATAIN
Mem_data[13] => opcode[1].DATAIN
Mem_data[14] => opcode[2].DATAIN
Mem_data[15] => opcode[3].DATAIN
opcode[0] <= Mem_data[12].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= Mem_data[13].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= Mem_data[14].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= Mem_data[15].DB_MAX_OUTPUT_PORT_TYPE
Mem_11_9[0] <= Mem_data[9].DB_MAX_OUTPUT_PORT_TYPE
Mem_11_9[1] <= Mem_data[10].DB_MAX_OUTPUT_PORT_TYPE
Mem_11_9[2] <= Mem_data[11].DB_MAX_OUTPUT_PORT_TYPE
Mem_5_0[0] <= Mem_data[0].DB_MAX_OUTPUT_PORT_TYPE
Mem_5_0[1] <= Mem_data[1].DB_MAX_OUTPUT_PORT_TYPE
Mem_5_0[2] <= Mem_data[2].DB_MAX_OUTPUT_PORT_TYPE
Mem_5_0[3] <= Mem_data[3].DB_MAX_OUTPUT_PORT_TYPE
Mem_5_0[4] <= Mem_data[4].DB_MAX_OUTPUT_PORT_TYPE
Mem_5_0[5] <= Mem_data[5].DB_MAX_OUTPUT_PORT_TYPE
Mem_8_6[0] <= Mem_data[6].DB_MAX_OUTPUT_PORT_TYPE
Mem_8_6[1] <= Mem_data[7].DB_MAX_OUTPUT_PORT_TYPE
Mem_8_6[2] <= Mem_data[8].DB_MAX_OUTPUT_PORT_TYPE
Mem_8_0[0] <= Mem_data[0].DB_MAX_OUTPUT_PORT_TYPE
Mem_8_0[1] <= Mem_data[1].DB_MAX_OUTPUT_PORT_TYPE
Mem_8_0[2] <= Mem_data[2].DB_MAX_OUTPUT_PORT_TYPE
Mem_8_0[3] <= Mem_data[3].DB_MAX_OUTPUT_PORT_TYPE
Mem_8_0[4] <= Mem_data[4].DB_MAX_OUTPUT_PORT_TYPE
Mem_8_0[5] <= Mem_data[5].DB_MAX_OUTPUT_PORT_TYPE
Mem_8_0[6] <= Mem_data[6].DB_MAX_OUTPUT_PORT_TYPE
Mem_8_0[7] <= Mem_data[7].DB_MAX_OUTPUT_PORT_TYPE
Mem_8_0[8] <= Mem_data[8].DB_MAX_OUTPUT_PORT_TYPE
Mem_5_3[0] <= Mem_data[3].DB_MAX_OUTPUT_PORT_TYPE
Mem_5_3[1] <= Mem_data[4].DB_MAX_OUTPUT_PORT_TYPE
Mem_5_3[2] <= Mem_data[5].DB_MAX_OUTPUT_PORT_TYPE
Mem_7_0[0] <= Mem_data[0].DB_MAX_OUTPUT_PORT_TYPE
Mem_7_0[1] <= Mem_data[1].DB_MAX_OUTPUT_PORT_TYPE
Mem_7_0[2] <= Mem_data[2].DB_MAX_OUTPUT_PORT_TYPE
Mem_7_0[3] <= Mem_data[3].DB_MAX_OUTPUT_PORT_TYPE
Mem_7_0[4] <= Mem_data[4].DB_MAX_OUTPUT_PORT_TYPE
Mem_7_0[5] <= Mem_data[5].DB_MAX_OUTPUT_PORT_TYPE
Mem_7_0[6] <= Mem_data[6].DB_MAX_OUTPUT_PORT_TYPE
Mem_7_0[7] <= Mem_data[7].DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|IDRR:idrr_pipeline_register
Mem1_D[0] => Mem1_D_out[0]~reg0.DATAIN
Mem1_D[1] => Mem1_D_out[1]~reg0.DATAIN
Mem1_D[2] => Mem1_D_out[2]~reg0.DATAIN
Mem1_D[3] => Mem1_D_out[3]~reg0.DATAIN
Mem1_D[4] => Mem1_D_out[4]~reg0.DATAIN
Mem1_D[5] => Mem1_D_out[5]~reg0.DATAIN
Mem1_D[6] => Mem1_D_out[6]~reg0.DATAIN
Mem1_D[7] => Mem1_D_out[7]~reg0.DATAIN
Mem1_D[8] => Mem1_D_out[8]~reg0.DATAIN
Mem1_D[9] => Mem1_D_out[9]~reg0.DATAIN
Mem1_D[10] => Mem1_D_out[10]~reg0.DATAIN
Mem1_D[11] => Mem1_D_out[11]~reg0.DATAIN
Mem1_D[12] => Mem1_D_out[12]~reg0.DATAIN
Mem1_D[13] => Mem1_D_out[13]~reg0.DATAIN
Mem1_D[14] => Mem1_D_out[14]~reg0.DATAIN
Mem1_D[15] => Mem1_D_out[15]~reg0.DATAIN
PC[0] => PC_out[0]~reg0.DATAIN
PC[1] => PC_out[1]~reg0.DATAIN
PC[2] => PC_out[2]~reg0.DATAIN
PC[3] => PC_out[3]~reg0.DATAIN
PC[4] => PC_out[4]~reg0.DATAIN
PC[5] => PC_out[5]~reg0.DATAIN
PC[6] => PC_out[6]~reg0.DATAIN
PC[7] => PC_out[7]~reg0.DATAIN
PC[8] => PC_out[8]~reg0.DATAIN
PC[9] => PC_out[9]~reg0.DATAIN
PC[10] => PC_out[10]~reg0.DATAIN
PC[11] => PC_out[11]~reg0.DATAIN
PC[12] => PC_out[12]~reg0.DATAIN
PC[13] => PC_out[13]~reg0.DATAIN
PC[14] => PC_out[14]~reg0.DATAIN
PC[15] => PC_out[15]~reg0.DATAIN
alu1_C[0] => alu1_C_out[0]~reg0.DATAIN
alu1_C[1] => alu1_C_out[1]~reg0.DATAIN
alu1_C[2] => alu1_C_out[2]~reg0.DATAIN
alu1_C[3] => alu1_C_out[3]~reg0.DATAIN
alu1_C[4] => alu1_C_out[4]~reg0.DATAIN
alu1_C[5] => alu1_C_out[5]~reg0.DATAIN
alu1_C[6] => alu1_C_out[6]~reg0.DATAIN
alu1_C[7] => alu1_C_out[7]~reg0.DATAIN
alu1_C[8] => alu1_C_out[8]~reg0.DATAIN
alu1_C[9] => alu1_C_out[9]~reg0.DATAIN
alu1_C[10] => alu1_C_out[10]~reg0.DATAIN
alu1_C[11] => alu1_C_out[11]~reg0.DATAIN
alu1_C[12] => alu1_C_out[12]~reg0.DATAIN
alu1_C[13] => alu1_C_out[13]~reg0.DATAIN
alu1_C[14] => alu1_C_out[14]~reg0.DATAIN
alu1_C[15] => alu1_C_out[15]~reg0.DATAIN
opcode[0] => opcode_out[0]~reg0.DATAIN
opcode[1] => opcode_out[1]~reg0.DATAIN
opcode[2] => Equal0.IN0
opcode[2] => opcode_out[2]~reg0.DATAIN
opcode[3] => Equal0.IN1
opcode[3] => opcode_out[3]~reg0.DATAIN
D_11_9[0] => D_11_9_out[0]~reg0.DATAIN
D_11_9[1] => D_11_9_out[1]~reg0.DATAIN
D_11_9[2] => D_11_9_out[2]~reg0.DATAIN
D_8_6[0] => D_8_6_out[0]~reg0.DATAIN
D_8_6[1] => D_8_6_out[1]~reg0.DATAIN
D_8_6[2] => D_8_6_out[2]~reg0.DATAIN
D_5_0[0] => D_5_0_out[0]~reg0.DATAIN
D_5_0[1] => D_5_0_out[1]~reg0.DATAIN
D_5_0[2] => D_5_0_out[2]~reg0.DATAIN
D_5_0[3] => D_5_0_out[3]~reg0.DATAIN
D_5_0[4] => D_5_0_out[4]~reg0.DATAIN
D_5_0[5] => D_5_0_out[5]~reg0.DATAIN
D_8_0[0] => D_8_0_out[0]~reg0.DATAIN
D_8_0[1] => D_8_0_out[1]~reg0.DATAIN
D_8_0[2] => D_8_0_out[2]~reg0.DATAIN
D_8_0[3] => D_8_0_out[3]~reg0.DATAIN
D_8_0[4] => D_8_0_out[4]~reg0.DATAIN
D_8_0[5] => D_8_0_out[5]~reg0.DATAIN
D_8_0[6] => D_8_0_out[6]~reg0.DATAIN
D_8_0[7] => D_8_0_out[7]~reg0.DATAIN
D_8_0[8] => D_8_0_out[8]~reg0.DATAIN
D_5_3[0] => D_5_3_out[0]~reg0.DATAIN
D_5_3[1] => D_5_3_out[1]~reg0.DATAIN
D_5_3[2] => D_5_3_out[2]~reg0.DATAIN
D_7_0[0] => D_7_0_out[0]~reg0.DATAIN
D_7_0[1] => D_7_0_out[1]~reg0.DATAIN
D_7_0[2] => D_7_0_out[2]~reg0.DATAIN
D_7_0[3] => D_7_0_out[3]~reg0.DATAIN
D_7_0[4] => D_7_0_out[4]~reg0.DATAIN
D_7_0[5] => D_7_0_out[5]~reg0.DATAIN
D_7_0[6] => D_7_0_out[6]~reg0.DATAIN
D_7_0[7] => D_7_0_out[7]~reg0.DATAIN
opcode_out[0] <= opcode_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_11_9_out[0] <= D_11_9_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_11_9_out[1] <= D_11_9_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_11_9_out[2] <= D_11_9_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_6_out[0] <= D_8_6_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_6_out[1] <= D_8_6_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_6_out[2] <= D_8_6_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[0] <= D_5_0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[1] <= D_5_0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[2] <= D_5_0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[3] <= D_5_0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[4] <= D_5_0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[5] <= D_5_0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[0] <= D_8_0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[1] <= D_8_0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[2] <= D_8_0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[3] <= D_8_0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[4] <= D_8_0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[5] <= D_8_0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[6] <= D_8_0_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[7] <= D_8_0_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[8] <= D_8_0_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_3_out[0] <= D_5_3_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_3_out[1] <= D_5_3_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_3_out[2] <= D_5_3_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[0] <= D_7_0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[1] <= D_7_0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[2] <= D_7_0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[3] <= D_7_0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[4] <= D_7_0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[5] <= D_7_0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[6] <= D_7_0_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[7] <= D_7_0_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[0] <= Mem1_D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[1] <= Mem1_D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[2] <= Mem1_D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[3] <= Mem1_D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[4] <= Mem1_D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[5] <= Mem1_D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[6] <= Mem1_D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[7] <= Mem1_D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[8] <= Mem1_D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[9] <= Mem1_D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[10] <= Mem1_D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[11] <= Mem1_D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[12] <= Mem1_D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[13] <= Mem1_D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[14] <= Mem1_D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[15] <= Mem1_D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[0] <= PC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[0] <= alu1_C_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[1] <= alu1_C_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[2] <= alu1_C_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[3] <= alu1_C_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[4] <= alu1_C_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[5] <= alu1_C_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[6] <= alu1_C_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[7] <= alu1_C_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[8] <= alu1_C_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[9] <= alu1_C_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[10] <= alu1_C_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[11] <= alu1_C_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[12] <= alu1_C_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[13] <= alu1_C_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[14] <= alu1_C_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[15] <= alu1_C_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disable_wb <= disable_wb~reg0.DB_MAX_OUTPUT_PORT_TYPE
rfa1_mux <= rfa1_mux~reg0.DB_MAX_OUTPUT_PORT_TYPE
disable => disable_wb~reg0.DATAIN
clk => disable_wb~reg0.CLK
clk => rfa1_mux~reg0.CLK
clk => alu1_C_out[0]~reg0.CLK
clk => alu1_C_out[1]~reg0.CLK
clk => alu1_C_out[2]~reg0.CLK
clk => alu1_C_out[3]~reg0.CLK
clk => alu1_C_out[4]~reg0.CLK
clk => alu1_C_out[5]~reg0.CLK
clk => alu1_C_out[6]~reg0.CLK
clk => alu1_C_out[7]~reg0.CLK
clk => alu1_C_out[8]~reg0.CLK
clk => alu1_C_out[9]~reg0.CLK
clk => alu1_C_out[10]~reg0.CLK
clk => alu1_C_out[11]~reg0.CLK
clk => alu1_C_out[12]~reg0.CLK
clk => alu1_C_out[13]~reg0.CLK
clk => alu1_C_out[14]~reg0.CLK
clk => alu1_C_out[15]~reg0.CLK
clk => Mem1_D_out[0]~reg0.CLK
clk => Mem1_D_out[1]~reg0.CLK
clk => Mem1_D_out[2]~reg0.CLK
clk => Mem1_D_out[3]~reg0.CLK
clk => Mem1_D_out[4]~reg0.CLK
clk => Mem1_D_out[5]~reg0.CLK
clk => Mem1_D_out[6]~reg0.CLK
clk => Mem1_D_out[7]~reg0.CLK
clk => Mem1_D_out[8]~reg0.CLK
clk => Mem1_D_out[9]~reg0.CLK
clk => Mem1_D_out[10]~reg0.CLK
clk => Mem1_D_out[11]~reg0.CLK
clk => Mem1_D_out[12]~reg0.CLK
clk => Mem1_D_out[13]~reg0.CLK
clk => Mem1_D_out[14]~reg0.CLK
clk => Mem1_D_out[15]~reg0.CLK
clk => PC_out[0]~reg0.CLK
clk => PC_out[1]~reg0.CLK
clk => PC_out[2]~reg0.CLK
clk => PC_out[3]~reg0.CLK
clk => PC_out[4]~reg0.CLK
clk => PC_out[5]~reg0.CLK
clk => PC_out[6]~reg0.CLK
clk => PC_out[7]~reg0.CLK
clk => PC_out[8]~reg0.CLK
clk => PC_out[9]~reg0.CLK
clk => PC_out[10]~reg0.CLK
clk => PC_out[11]~reg0.CLK
clk => PC_out[12]~reg0.CLK
clk => PC_out[13]~reg0.CLK
clk => PC_out[14]~reg0.CLK
clk => PC_out[15]~reg0.CLK
clk => D_7_0_out[0]~reg0.CLK
clk => D_7_0_out[1]~reg0.CLK
clk => D_7_0_out[2]~reg0.CLK
clk => D_7_0_out[3]~reg0.CLK
clk => D_7_0_out[4]~reg0.CLK
clk => D_7_0_out[5]~reg0.CLK
clk => D_7_0_out[6]~reg0.CLK
clk => D_7_0_out[7]~reg0.CLK
clk => D_5_3_out[0]~reg0.CLK
clk => D_5_3_out[1]~reg0.CLK
clk => D_5_3_out[2]~reg0.CLK
clk => D_8_0_out[0]~reg0.CLK
clk => D_8_0_out[1]~reg0.CLK
clk => D_8_0_out[2]~reg0.CLK
clk => D_8_0_out[3]~reg0.CLK
clk => D_8_0_out[4]~reg0.CLK
clk => D_8_0_out[5]~reg0.CLK
clk => D_8_0_out[6]~reg0.CLK
clk => D_8_0_out[7]~reg0.CLK
clk => D_8_0_out[8]~reg0.CLK
clk => D_5_0_out[0]~reg0.CLK
clk => D_5_0_out[1]~reg0.CLK
clk => D_5_0_out[2]~reg0.CLK
clk => D_5_0_out[3]~reg0.CLK
clk => D_5_0_out[4]~reg0.CLK
clk => D_5_0_out[5]~reg0.CLK
clk => D_8_6_out[0]~reg0.CLK
clk => D_8_6_out[1]~reg0.CLK
clk => D_8_6_out[2]~reg0.CLK
clk => D_11_9_out[0]~reg0.CLK
clk => D_11_9_out[1]~reg0.CLK
clk => D_11_9_out[2]~reg0.CLK
clk => opcode_out[0]~reg0.CLK
clk => opcode_out[1]~reg0.CLK
clk => opcode_out[2]~reg0.CLK
clk => opcode_out[3]~reg0.CLK
stall => disable_wb~reg0.ENA
stall => rfa1_mux~reg0.ENA
stall => alu1_C_out[0]~reg0.ENA
stall => alu1_C_out[1]~reg0.ENA
stall => alu1_C_out[2]~reg0.ENA
stall => alu1_C_out[3]~reg0.ENA
stall => alu1_C_out[4]~reg0.ENA
stall => alu1_C_out[5]~reg0.ENA
stall => alu1_C_out[6]~reg0.ENA
stall => alu1_C_out[7]~reg0.ENA
stall => alu1_C_out[8]~reg0.ENA
stall => alu1_C_out[9]~reg0.ENA
stall => alu1_C_out[10]~reg0.ENA
stall => alu1_C_out[11]~reg0.ENA
stall => alu1_C_out[12]~reg0.ENA
stall => alu1_C_out[13]~reg0.ENA
stall => alu1_C_out[14]~reg0.ENA
stall => alu1_C_out[15]~reg0.ENA
stall => Mem1_D_out[0]~reg0.ENA
stall => Mem1_D_out[1]~reg0.ENA
stall => Mem1_D_out[2]~reg0.ENA
stall => Mem1_D_out[3]~reg0.ENA
stall => Mem1_D_out[4]~reg0.ENA
stall => Mem1_D_out[5]~reg0.ENA
stall => Mem1_D_out[6]~reg0.ENA
stall => Mem1_D_out[7]~reg0.ENA
stall => Mem1_D_out[8]~reg0.ENA
stall => Mem1_D_out[9]~reg0.ENA
stall => Mem1_D_out[10]~reg0.ENA
stall => Mem1_D_out[11]~reg0.ENA
stall => Mem1_D_out[12]~reg0.ENA
stall => Mem1_D_out[13]~reg0.ENA
stall => Mem1_D_out[14]~reg0.ENA
stall => Mem1_D_out[15]~reg0.ENA
stall => PC_out[0]~reg0.ENA
stall => PC_out[1]~reg0.ENA
stall => PC_out[2]~reg0.ENA
stall => PC_out[3]~reg0.ENA
stall => PC_out[4]~reg0.ENA
stall => PC_out[5]~reg0.ENA
stall => PC_out[6]~reg0.ENA
stall => PC_out[7]~reg0.ENA
stall => PC_out[8]~reg0.ENA
stall => PC_out[9]~reg0.ENA
stall => PC_out[10]~reg0.ENA
stall => PC_out[11]~reg0.ENA
stall => PC_out[12]~reg0.ENA
stall => PC_out[13]~reg0.ENA
stall => PC_out[14]~reg0.ENA
stall => PC_out[15]~reg0.ENA
stall => D_7_0_out[0]~reg0.ENA
stall => D_7_0_out[1]~reg0.ENA
stall => D_7_0_out[2]~reg0.ENA
stall => D_7_0_out[3]~reg0.ENA
stall => D_7_0_out[4]~reg0.ENA
stall => D_7_0_out[5]~reg0.ENA
stall => D_7_0_out[6]~reg0.ENA
stall => D_7_0_out[7]~reg0.ENA
stall => D_5_3_out[0]~reg0.ENA
stall => D_5_3_out[1]~reg0.ENA
stall => D_5_3_out[2]~reg0.ENA
stall => D_8_0_out[0]~reg0.ENA
stall => D_8_0_out[1]~reg0.ENA
stall => D_8_0_out[2]~reg0.ENA
stall => D_8_0_out[3]~reg0.ENA
stall => D_8_0_out[4]~reg0.ENA
stall => D_8_0_out[5]~reg0.ENA
stall => D_8_0_out[6]~reg0.ENA
stall => D_8_0_out[7]~reg0.ENA
stall => D_8_0_out[8]~reg0.ENA
stall => D_5_0_out[0]~reg0.ENA
stall => D_5_0_out[1]~reg0.ENA
stall => D_5_0_out[2]~reg0.ENA
stall => D_5_0_out[3]~reg0.ENA
stall => D_5_0_out[4]~reg0.ENA
stall => D_5_0_out[5]~reg0.ENA
stall => D_8_6_out[0]~reg0.ENA
stall => D_8_6_out[1]~reg0.ENA
stall => D_8_6_out[2]~reg0.ENA
stall => D_11_9_out[0]~reg0.ENA
stall => D_11_9_out[1]~reg0.ENA
stall => D_11_9_out[2]~reg0.ENA
stall => opcode_out[0]~reg0.ENA
stall => opcode_out[1]~reg0.ENA
stall => opcode_out[2]~reg0.ENA
stall => opcode_out[3]~reg0.ENA


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux
I0[0] => MUX_2_1:M4.I0
I0[1] => MUX_2_1:M3.I0
I0[2] => MUX_2_1:M2.I0
I1[0] => MUX_2_1:M4.I1
I1[1] => MUX_2_1:M3.I1
I1[2] => MUX_2_1:M2.I1
Sel => MUX_2_1:M2.S
Sel => MUX_2_1:M3.S
Sel => MUX_2_1:M4.S
Y[0] <= MUX_2_1:M4.Y
Y[1] <= MUX_2_1:M3.Y
Y[2] <= MUX_2_1:M2.Y


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2X1_3BIT:rfa1_mux|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|RREX:rrex_pipeline_register
Mem1_D[0] => process_0.IN0
Mem1_D[0] => Mem1_D_out[0]~reg0.DATAIN
Mem1_D[1] => process_0.IN0
Mem1_D[1] => Mem1_D_out[1]~reg0.DATAIN
Mem1_D[2] => alu2b_pipeline_control.DATAB
Mem1_D[2] => alu2b_pipeline_control.DATAB
Mem1_D[2] => Mem1_D_out[2]~reg0.DATAIN
Mem1_D[3] => Mem1_D_out[3]~reg0.DATAIN
Mem1_D[4] => Mem1_D_out[4]~reg0.DATAIN
Mem1_D[5] => Mem1_D_out[5]~reg0.DATAIN
Mem1_D[6] => Mem1_D_out[6]~reg0.DATAIN
Mem1_D[7] => Mem1_D_out[7]~reg0.DATAIN
Mem1_D[8] => Mem1_D_out[8]~reg0.DATAIN
Mem1_D[9] => Mem1_D_out[9]~reg0.DATAIN
Mem1_D[10] => Mem1_D_out[10]~reg0.DATAIN
Mem1_D[11] => Mem1_D_out[11]~reg0.DATAIN
Mem1_D[12] => Mem1_D_out[12]~reg0.DATAIN
Mem1_D[13] => Mem1_D_out[13]~reg0.DATAIN
Mem1_D[14] => Mem1_D_out[14]~reg0.DATAIN
Mem1_D[15] => Mem1_D_out[15]~reg0.DATAIN
PC[0] => PC_out[0]~reg0.DATAIN
PC[1] => PC_out[1]~reg0.DATAIN
PC[2] => PC_out[2]~reg0.DATAIN
PC[3] => PC_out[3]~reg0.DATAIN
PC[4] => PC_out[4]~reg0.DATAIN
PC[5] => PC_out[5]~reg0.DATAIN
PC[6] => PC_out[6]~reg0.DATAIN
PC[7] => PC_out[7]~reg0.DATAIN
PC[8] => PC_out[8]~reg0.DATAIN
PC[9] => PC_out[9]~reg0.DATAIN
PC[10] => PC_out[10]~reg0.DATAIN
PC[11] => PC_out[11]~reg0.DATAIN
PC[12] => PC_out[12]~reg0.DATAIN
PC[13] => PC_out[13]~reg0.DATAIN
PC[14] => PC_out[14]~reg0.DATAIN
PC[15] => PC_out[15]~reg0.DATAIN
alu1_C[0] => alu1_C_out[0]~reg0.DATAIN
alu1_C[1] => alu1_C_out[1]~reg0.DATAIN
alu1_C[2] => alu1_C_out[2]~reg0.DATAIN
alu1_C[3] => alu1_C_out[3]~reg0.DATAIN
alu1_C[4] => alu1_C_out[4]~reg0.DATAIN
alu1_C[5] => alu1_C_out[5]~reg0.DATAIN
alu1_C[6] => alu1_C_out[6]~reg0.DATAIN
alu1_C[7] => alu1_C_out[7]~reg0.DATAIN
alu1_C[8] => alu1_C_out[8]~reg0.DATAIN
alu1_C[9] => alu1_C_out[9]~reg0.DATAIN
alu1_C[10] => alu1_C_out[10]~reg0.DATAIN
alu1_C[11] => alu1_C_out[11]~reg0.DATAIN
alu1_C[12] => alu1_C_out[12]~reg0.DATAIN
alu1_C[13] => alu1_C_out[13]~reg0.DATAIN
alu1_C[14] => alu1_C_out[14]~reg0.DATAIN
alu1_C[15] => alu1_C_out[15]~reg0.DATAIN
RF_D1[0] => RF_D1_out[0]~reg0.DATAIN
RF_D1[1] => RF_D1_out[1]~reg0.DATAIN
RF_D1[2] => RF_D1_out[2]~reg0.DATAIN
RF_D1[3] => RF_D1_out[3]~reg0.DATAIN
RF_D1[4] => RF_D1_out[4]~reg0.DATAIN
RF_D1[5] => RF_D1_out[5]~reg0.DATAIN
RF_D1[6] => RF_D1_out[6]~reg0.DATAIN
RF_D1[7] => RF_D1_out[7]~reg0.DATAIN
RF_D1[8] => RF_D1_out[8]~reg0.DATAIN
RF_D1[9] => RF_D1_out[9]~reg0.DATAIN
RF_D1[10] => RF_D1_out[10]~reg0.DATAIN
RF_D1[11] => RF_D1_out[11]~reg0.DATAIN
RF_D1[12] => RF_D1_out[12]~reg0.DATAIN
RF_D1[13] => RF_D1_out[13]~reg0.DATAIN
RF_D1[14] => RF_D1_out[14]~reg0.DATAIN
RF_D1[15] => RF_D1_out[15]~reg0.DATAIN
RF_D2[0] => RF_D2_out[0]~reg0.DATAIN
RF_D2[1] => RF_D2_out[1]~reg0.DATAIN
RF_D2[2] => RF_D2_out[2]~reg0.DATAIN
RF_D2[3] => RF_D2_out[3]~reg0.DATAIN
RF_D2[4] => RF_D2_out[4]~reg0.DATAIN
RF_D2[5] => RF_D2_out[5]~reg0.DATAIN
RF_D2[6] => RF_D2_out[6]~reg0.DATAIN
RF_D2[7] => RF_D2_out[7]~reg0.DATAIN
RF_D2[8] => RF_D2_out[8]~reg0.DATAIN
RF_D2[9] => RF_D2_out[9]~reg0.DATAIN
RF_D2[10] => RF_D2_out[10]~reg0.DATAIN
RF_D2[11] => RF_D2_out[11]~reg0.DATAIN
RF_D2[12] => RF_D2_out[12]~reg0.DATAIN
RF_D2[13] => RF_D2_out[13]~reg0.DATAIN
RF_D2[14] => RF_D2_out[14]~reg0.DATAIN
RF_D2[15] => RF_D2_out[15]~reg0.DATAIN
opcode[0] => Equal1.IN3
opcode[0] => Equal2.IN1
opcode[0] => Equal3.IN3
opcode[0] => Equal7.IN0
opcode[0] => Equal8.IN3
opcode[0] => Equal10.IN3
opcode[0] => opcode_out[0]~reg0.DATAIN
opcode[1] => Equal1.IN2
opcode[1] => Equal2.IN0
opcode[1] => Equal3.IN2
opcode[1] => Equal4.IN2
opcode[1] => Equal6.IN2
opcode[1] => Equal7.IN3
opcode[1] => Equal8.IN0
opcode[1] => Equal10.IN2
opcode[1] => opcode_out[1]~reg0.DATAIN
opcode[2] => Equal0.IN1
opcode[2] => Equal1.IN1
opcode[2] => Equal2.IN3
opcode[2] => Equal3.IN0
opcode[2] => Equal4.IN1
opcode[2] => Equal5.IN0
opcode[2] => Equal6.IN1
opcode[2] => Equal7.IN2
opcode[2] => Equal8.IN2
opcode[2] => Equal9.IN1
opcode[2] => Equal10.IN1
opcode[2] => opcode_out[2]~reg0.DATAIN
opcode[3] => Equal0.IN0
opcode[3] => Equal1.IN0
opcode[3] => Equal2.IN2
opcode[3] => Equal3.IN1
opcode[3] => Equal4.IN0
opcode[3] => Equal5.IN1
opcode[3] => Equal6.IN0
opcode[3] => Equal7.IN1
opcode[3] => Equal8.IN1
opcode[3] => Equal9.IN0
opcode[3] => Equal10.IN0
opcode[3] => opcode_out[3]~reg0.DATAIN
D_11_9[0] => D_11_9_out[0]~reg0.DATAIN
D_11_9[1] => D_11_9_out[1]~reg0.DATAIN
D_11_9[2] => D_11_9_out[2]~reg0.DATAIN
D_8_6[0] => D_8_6_out[0]~reg0.DATAIN
D_8_6[1] => D_8_6_out[1]~reg0.DATAIN
D_8_6[2] => D_8_6_out[2]~reg0.DATAIN
D_5_0[0] => D_5_0_out[0]~reg0.DATAIN
D_5_0[1] => D_5_0_out[1]~reg0.DATAIN
D_5_0[2] => D_5_0_out[2]~reg0.DATAIN
D_5_0[3] => D_5_0_out[3]~reg0.DATAIN
D_5_0[4] => D_5_0_out[4]~reg0.DATAIN
D_5_0[5] => D_5_0_out[5]~reg0.DATAIN
D_8_0[0] => D_8_0_out[0]~reg0.DATAIN
D_8_0[1] => D_8_0_out[1]~reg0.DATAIN
D_8_0[2] => D_8_0_out[2]~reg0.DATAIN
D_8_0[3] => D_8_0_out[3]~reg0.DATAIN
D_8_0[4] => D_8_0_out[4]~reg0.DATAIN
D_8_0[5] => D_8_0_out[5]~reg0.DATAIN
D_8_0[6] => D_8_0_out[6]~reg0.DATAIN
D_8_0[7] => D_8_0_out[7]~reg0.DATAIN
D_8_0[8] => D_8_0_out[8]~reg0.DATAIN
D_5_3[0] => D_5_3_out[0]~reg0.DATAIN
D_5_3[1] => D_5_3_out[1]~reg0.DATAIN
D_5_3[2] => D_5_3_out[2]~reg0.DATAIN
D_7_0[0] => D_7_0_out[0]~reg0.DATAIN
D_7_0[1] => D_7_0_out[1]~reg0.DATAIN
D_7_0[2] => D_7_0_out[2]~reg0.DATAIN
D_7_0[3] => D_7_0_out[3]~reg0.DATAIN
D_7_0[4] => D_7_0_out[4]~reg0.DATAIN
D_7_0[5] => D_7_0_out[5]~reg0.DATAIN
D_7_0[6] => D_7_0_out[6]~reg0.DATAIN
D_7_0[7] => D_7_0_out[7]~reg0.DATAIN
opcode_out[0] <= opcode_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_11_9_out[0] <= D_11_9_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_11_9_out[1] <= D_11_9_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_11_9_out[2] <= D_11_9_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_6_out[0] <= D_8_6_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_6_out[1] <= D_8_6_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_6_out[2] <= D_8_6_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[0] <= D_5_0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[1] <= D_5_0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[2] <= D_5_0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[3] <= D_5_0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[4] <= D_5_0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[5] <= D_5_0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[0] <= D_8_0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[1] <= D_8_0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[2] <= D_8_0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[3] <= D_8_0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[4] <= D_8_0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[5] <= D_8_0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[6] <= D_8_0_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[7] <= D_8_0_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[8] <= D_8_0_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_3_out[0] <= D_5_3_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_3_out[1] <= D_5_3_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_3_out[2] <= D_5_3_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[0] <= D_7_0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[1] <= D_7_0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[2] <= D_7_0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[3] <= D_7_0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[4] <= D_7_0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[5] <= D_7_0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[6] <= D_7_0_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[7] <= D_7_0_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[0] <= Mem1_D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[1] <= Mem1_D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[2] <= Mem1_D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[3] <= Mem1_D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[4] <= Mem1_D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[5] <= Mem1_D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[6] <= Mem1_D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[7] <= Mem1_D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[8] <= Mem1_D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[9] <= Mem1_D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[10] <= Mem1_D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[11] <= Mem1_D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[12] <= Mem1_D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[13] <= Mem1_D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[14] <= Mem1_D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[15] <= Mem1_D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[0] <= PC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[0] <= alu1_C_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[1] <= alu1_C_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[2] <= alu1_C_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[3] <= alu1_C_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[4] <= alu1_C_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[5] <= alu1_C_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[6] <= alu1_C_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[7] <= alu1_C_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[8] <= alu1_C_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[9] <= alu1_C_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[10] <= alu1_C_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[11] <= alu1_C_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[12] <= alu1_C_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[13] <= alu1_C_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[14] <= alu1_C_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[15] <= alu1_C_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[0] <= RF_D1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[1] <= RF_D1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[2] <= RF_D1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[3] <= RF_D1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[4] <= RF_D1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[5] <= RF_D1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[6] <= RF_D1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[7] <= RF_D1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[8] <= RF_D1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[9] <= RF_D1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[10] <= RF_D1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[11] <= RF_D1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[12] <= RF_D1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[13] <= RF_D1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[14] <= RF_D1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[15] <= RF_D1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[0] <= RF_D2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[1] <= RF_D2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[2] <= RF_D2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[3] <= RF_D2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[4] <= RF_D2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[5] <= RF_D2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[6] <= RF_D2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[7] <= RF_D2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[8] <= RF_D2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[9] <= RF_D2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[10] <= RF_D2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[11] <= RF_D2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[12] <= RF_D2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[13] <= RF_D2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[14] <= RF_D2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[15] <= RF_D2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disable_wb <= disable_wb~reg0.DB_MAX_OUTPUT_PORT_TYPE
disable => disable_wb.OUTPUTSELECT
clk => disable_wb~reg0.CLK
clk => alu4a_mux_control~reg0.CLK
clk => alu_select[0]~reg0.CLK
clk => alu_select[1]~reg0.CLK
clk => alu2b_pipeline_control[0]~reg0.CLK
clk => alu2b_pipeline_control[1]~reg0.CLK
clk => alu2a_pipeline_control~reg0.CLK
clk => alu1_C_out[0]~reg0.CLK
clk => alu1_C_out[1]~reg0.CLK
clk => alu1_C_out[2]~reg0.CLK
clk => alu1_C_out[3]~reg0.CLK
clk => alu1_C_out[4]~reg0.CLK
clk => alu1_C_out[5]~reg0.CLK
clk => alu1_C_out[6]~reg0.CLK
clk => alu1_C_out[7]~reg0.CLK
clk => alu1_C_out[8]~reg0.CLK
clk => alu1_C_out[9]~reg0.CLK
clk => alu1_C_out[10]~reg0.CLK
clk => alu1_C_out[11]~reg0.CLK
clk => alu1_C_out[12]~reg0.CLK
clk => alu1_C_out[13]~reg0.CLK
clk => alu1_C_out[14]~reg0.CLK
clk => alu1_C_out[15]~reg0.CLK
clk => Mem1_D_out[0]~reg0.CLK
clk => Mem1_D_out[1]~reg0.CLK
clk => Mem1_D_out[2]~reg0.CLK
clk => Mem1_D_out[3]~reg0.CLK
clk => Mem1_D_out[4]~reg0.CLK
clk => Mem1_D_out[5]~reg0.CLK
clk => Mem1_D_out[6]~reg0.CLK
clk => Mem1_D_out[7]~reg0.CLK
clk => Mem1_D_out[8]~reg0.CLK
clk => Mem1_D_out[9]~reg0.CLK
clk => Mem1_D_out[10]~reg0.CLK
clk => Mem1_D_out[11]~reg0.CLK
clk => Mem1_D_out[12]~reg0.CLK
clk => Mem1_D_out[13]~reg0.CLK
clk => Mem1_D_out[14]~reg0.CLK
clk => Mem1_D_out[15]~reg0.CLK
clk => PC_out[0]~reg0.CLK
clk => PC_out[1]~reg0.CLK
clk => PC_out[2]~reg0.CLK
clk => PC_out[3]~reg0.CLK
clk => PC_out[4]~reg0.CLK
clk => PC_out[5]~reg0.CLK
clk => PC_out[6]~reg0.CLK
clk => PC_out[7]~reg0.CLK
clk => PC_out[8]~reg0.CLK
clk => PC_out[9]~reg0.CLK
clk => PC_out[10]~reg0.CLK
clk => PC_out[11]~reg0.CLK
clk => PC_out[12]~reg0.CLK
clk => PC_out[13]~reg0.CLK
clk => PC_out[14]~reg0.CLK
clk => PC_out[15]~reg0.CLK
clk => D_7_0_out[0]~reg0.CLK
clk => D_7_0_out[1]~reg0.CLK
clk => D_7_0_out[2]~reg0.CLK
clk => D_7_0_out[3]~reg0.CLK
clk => D_7_0_out[4]~reg0.CLK
clk => D_7_0_out[5]~reg0.CLK
clk => D_7_0_out[6]~reg0.CLK
clk => D_7_0_out[7]~reg0.CLK
clk => D_5_3_out[0]~reg0.CLK
clk => D_5_3_out[1]~reg0.CLK
clk => D_5_3_out[2]~reg0.CLK
clk => D_8_0_out[0]~reg0.CLK
clk => D_8_0_out[1]~reg0.CLK
clk => D_8_0_out[2]~reg0.CLK
clk => D_8_0_out[3]~reg0.CLK
clk => D_8_0_out[4]~reg0.CLK
clk => D_8_0_out[5]~reg0.CLK
clk => D_8_0_out[6]~reg0.CLK
clk => D_8_0_out[7]~reg0.CLK
clk => D_8_0_out[8]~reg0.CLK
clk => D_5_0_out[0]~reg0.CLK
clk => D_5_0_out[1]~reg0.CLK
clk => D_5_0_out[2]~reg0.CLK
clk => D_5_0_out[3]~reg0.CLK
clk => D_5_0_out[4]~reg0.CLK
clk => D_5_0_out[5]~reg0.CLK
clk => D_8_6_out[0]~reg0.CLK
clk => D_8_6_out[1]~reg0.CLK
clk => D_8_6_out[2]~reg0.CLK
clk => D_11_9_out[0]~reg0.CLK
clk => D_11_9_out[1]~reg0.CLK
clk => D_11_9_out[2]~reg0.CLK
clk => opcode_out[0]~reg0.CLK
clk => opcode_out[1]~reg0.CLK
clk => opcode_out[2]~reg0.CLK
clk => opcode_out[3]~reg0.CLK
clk => RF_D2_out[0]~reg0.CLK
clk => RF_D2_out[1]~reg0.CLK
clk => RF_D2_out[2]~reg0.CLK
clk => RF_D2_out[3]~reg0.CLK
clk => RF_D2_out[4]~reg0.CLK
clk => RF_D2_out[5]~reg0.CLK
clk => RF_D2_out[6]~reg0.CLK
clk => RF_D2_out[7]~reg0.CLK
clk => RF_D2_out[8]~reg0.CLK
clk => RF_D2_out[9]~reg0.CLK
clk => RF_D2_out[10]~reg0.CLK
clk => RF_D2_out[11]~reg0.CLK
clk => RF_D2_out[12]~reg0.CLK
clk => RF_D2_out[13]~reg0.CLK
clk => RF_D2_out[14]~reg0.CLK
clk => RF_D2_out[15]~reg0.CLK
clk => RF_D1_out[0]~reg0.CLK
clk => RF_D1_out[1]~reg0.CLK
clk => RF_D1_out[2]~reg0.CLK
clk => RF_D1_out[3]~reg0.CLK
clk => RF_D1_out[4]~reg0.CLK
clk => RF_D1_out[5]~reg0.CLK
clk => RF_D1_out[6]~reg0.CLK
clk => RF_D1_out[7]~reg0.CLK
clk => RF_D1_out[8]~reg0.CLK
clk => RF_D1_out[9]~reg0.CLK
clk => RF_D1_out[10]~reg0.CLK
clk => RF_D1_out[11]~reg0.CLK
clk => RF_D1_out[12]~reg0.CLK
clk => RF_D1_out[13]~reg0.CLK
clk => RF_D1_out[14]~reg0.CLK
clk => RF_D1_out[15]~reg0.CLK
clk => alu_will_disable.CLK
stall => alu_select[0]~reg0.ENA
stall => alu4a_mux_control~reg0.ENA
stall => disable_wb~reg0.ENA
stall => alu_select[1]~reg0.ENA
stall => alu2b_pipeline_control[0]~reg0.ENA
stall => alu2b_pipeline_control[1]~reg0.ENA
stall => alu2a_pipeline_control~reg0.ENA
stall => alu1_C_out[0]~reg0.ENA
stall => alu1_C_out[1]~reg0.ENA
stall => alu1_C_out[2]~reg0.ENA
stall => alu1_C_out[3]~reg0.ENA
stall => alu1_C_out[4]~reg0.ENA
stall => alu1_C_out[5]~reg0.ENA
stall => alu1_C_out[6]~reg0.ENA
stall => alu1_C_out[7]~reg0.ENA
stall => alu1_C_out[8]~reg0.ENA
stall => alu1_C_out[9]~reg0.ENA
stall => alu1_C_out[10]~reg0.ENA
stall => alu1_C_out[11]~reg0.ENA
stall => alu1_C_out[12]~reg0.ENA
stall => alu1_C_out[13]~reg0.ENA
stall => alu1_C_out[14]~reg0.ENA
stall => alu1_C_out[15]~reg0.ENA
stall => Mem1_D_out[0]~reg0.ENA
stall => Mem1_D_out[1]~reg0.ENA
stall => Mem1_D_out[2]~reg0.ENA
stall => Mem1_D_out[3]~reg0.ENA
stall => Mem1_D_out[4]~reg0.ENA
stall => Mem1_D_out[5]~reg0.ENA
stall => Mem1_D_out[6]~reg0.ENA
stall => Mem1_D_out[7]~reg0.ENA
stall => Mem1_D_out[8]~reg0.ENA
stall => Mem1_D_out[9]~reg0.ENA
stall => Mem1_D_out[10]~reg0.ENA
stall => Mem1_D_out[11]~reg0.ENA
stall => Mem1_D_out[12]~reg0.ENA
stall => Mem1_D_out[13]~reg0.ENA
stall => Mem1_D_out[14]~reg0.ENA
stall => Mem1_D_out[15]~reg0.ENA
stall => PC_out[0]~reg0.ENA
stall => PC_out[1]~reg0.ENA
stall => PC_out[2]~reg0.ENA
stall => PC_out[3]~reg0.ENA
stall => PC_out[4]~reg0.ENA
stall => PC_out[5]~reg0.ENA
stall => PC_out[6]~reg0.ENA
stall => PC_out[7]~reg0.ENA
stall => PC_out[8]~reg0.ENA
stall => PC_out[9]~reg0.ENA
stall => PC_out[10]~reg0.ENA
stall => PC_out[11]~reg0.ENA
stall => PC_out[12]~reg0.ENA
stall => PC_out[13]~reg0.ENA
stall => PC_out[14]~reg0.ENA
stall => PC_out[15]~reg0.ENA
stall => D_7_0_out[0]~reg0.ENA
stall => D_7_0_out[1]~reg0.ENA
stall => D_7_0_out[2]~reg0.ENA
stall => D_7_0_out[3]~reg0.ENA
stall => D_7_0_out[4]~reg0.ENA
stall => D_7_0_out[5]~reg0.ENA
stall => D_7_0_out[6]~reg0.ENA
stall => D_7_0_out[7]~reg0.ENA
stall => D_5_3_out[0]~reg0.ENA
stall => D_5_3_out[1]~reg0.ENA
stall => D_5_3_out[2]~reg0.ENA
stall => D_8_0_out[0]~reg0.ENA
stall => D_8_0_out[1]~reg0.ENA
stall => D_8_0_out[2]~reg0.ENA
stall => D_8_0_out[3]~reg0.ENA
stall => D_8_0_out[4]~reg0.ENA
stall => D_8_0_out[5]~reg0.ENA
stall => D_8_0_out[6]~reg0.ENA
stall => D_8_0_out[7]~reg0.ENA
stall => D_8_0_out[8]~reg0.ENA
stall => D_5_0_out[0]~reg0.ENA
stall => D_5_0_out[1]~reg0.ENA
stall => D_5_0_out[2]~reg0.ENA
stall => D_5_0_out[3]~reg0.ENA
stall => D_5_0_out[4]~reg0.ENA
stall => D_5_0_out[5]~reg0.ENA
stall => D_8_6_out[0]~reg0.ENA
stall => D_8_6_out[1]~reg0.ENA
stall => D_8_6_out[2]~reg0.ENA
stall => D_11_9_out[0]~reg0.ENA
stall => D_11_9_out[1]~reg0.ENA
stall => D_11_9_out[2]~reg0.ENA
stall => opcode_out[0]~reg0.ENA
stall => opcode_out[1]~reg0.ENA
stall => opcode_out[2]~reg0.ENA
stall => opcode_out[3]~reg0.ENA
stall => RF_D2_out[0]~reg0.ENA
stall => RF_D2_out[1]~reg0.ENA
stall => RF_D2_out[2]~reg0.ENA
stall => RF_D2_out[3]~reg0.ENA
stall => RF_D2_out[4]~reg0.ENA
stall => RF_D2_out[5]~reg0.ENA
stall => RF_D2_out[6]~reg0.ENA
stall => RF_D2_out[7]~reg0.ENA
stall => RF_D2_out[8]~reg0.ENA
stall => RF_D2_out[9]~reg0.ENA
stall => RF_D2_out[10]~reg0.ENA
stall => RF_D2_out[11]~reg0.ENA
stall => RF_D2_out[12]~reg0.ENA
stall => RF_D2_out[13]~reg0.ENA
stall => RF_D2_out[14]~reg0.ENA
stall => RF_D2_out[15]~reg0.ENA
stall => RF_D1_out[0]~reg0.ENA
stall => RF_D1_out[1]~reg0.ENA
stall => RF_D1_out[2]~reg0.ENA
stall => RF_D1_out[3]~reg0.ENA
stall => RF_D1_out[4]~reg0.ENA
stall => RF_D1_out[5]~reg0.ENA
stall => RF_D1_out[6]~reg0.ENA
stall => RF_D1_out[7]~reg0.ENA
stall => RF_D1_out[8]~reg0.ENA
stall => RF_D1_out[9]~reg0.ENA
stall => RF_D1_out[10]~reg0.ENA
stall => RF_D1_out[11]~reg0.ENA
stall => RF_D1_out[12]~reg0.ENA
stall => RF_D1_out[13]~reg0.ENA
stall => RF_D1_out[14]~reg0.ENA
stall => RF_D1_out[15]~reg0.ENA
stall => alu_will_disable.ENA
alu_select[0] <= alu_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_select[1] <= alu_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu4a_mux_control <= alu4a_mux_control~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2a_pipeline_control <= alu2a_pipeline_control~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2b_pipeline_control[0] <= alu2b_pipeline_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2b_pipeline_control[1] <= alu2b_pipeline_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_prev => process_0.IN1
z_prev => process_0.IN1


|DUT|processor:add_instance|se10:se_10
A[0] => outp[0].DATAIN
A[1] => outp[1].DATAIN
A[2] => outp[2].DATAIN
A[3] => outp[3].DATAIN
A[4] => outp[4].DATAIN
A[5] => outp[5].DATAIN
outp[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= <GND>
outp[7] <= <GND>
outp[8] <= <GND>
outp[9] <= <GND>
outp[10] <= <GND>
outp[11] <= <GND>
outp[12] <= <GND>
outp[13] <= <GND>
outp[14] <= <GND>
outp[15] <= <GND>


|DUT|processor:add_instance|se7:se_7
A[0] => outp[0].DATAIN
A[1] => outp[1].DATAIN
A[2] => outp[2].DATAIN
A[3] => outp[3].DATAIN
A[4] => outp[4].DATAIN
A[5] => outp[5].DATAIN
A[6] => outp[6].DATAIN
A[7] => outp[7].DATAIN
A[8] => outp[8].DATAIN
outp[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= <GND>
outp[10] <= <GND>
outp[11] <= <GND>
outp[12] <= <GND>
outp[13] <= <GND>
outp[14] <= <GND>
outp[15] <= <GND>


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux
I0[0] => MUX_2x1_4BIT:M4.I0[0]
I0[1] => MUX_2x1_4BIT:M4.I0[1]
I0[2] => MUX_2x1_4BIT:M4.I0[2]
I0[3] => MUX_2x1_4BIT:M4.I0[3]
I0[4] => MUX_2x1_4BIT:M3.I0[0]
I0[5] => MUX_2x1_4BIT:M3.I0[1]
I0[6] => MUX_2x1_4BIT:M3.I0[2]
I0[7] => MUX_2x1_4BIT:M3.I0[3]
I0[8] => MUX_2x1_4BIT:M2.I0[0]
I0[9] => MUX_2x1_4BIT:M2.I0[1]
I0[10] => MUX_2x1_4BIT:M2.I0[2]
I0[11] => MUX_2x1_4BIT:M2.I0[3]
I0[12] => MUX_2x1_4BIT:M1.I0[0]
I0[13] => MUX_2x1_4BIT:M1.I0[1]
I0[14] => MUX_2x1_4BIT:M1.I0[2]
I0[15] => MUX_2x1_4BIT:M1.I0[3]
I1[0] => MUX_2x1_4BIT:M4.I1[0]
I1[1] => MUX_2x1_4BIT:M4.I1[1]
I1[2] => MUX_2x1_4BIT:M4.I1[2]
I1[3] => MUX_2x1_4BIT:M4.I1[3]
I1[4] => MUX_2x1_4BIT:M3.I1[0]
I1[5] => MUX_2x1_4BIT:M3.I1[1]
I1[6] => MUX_2x1_4BIT:M3.I1[2]
I1[7] => MUX_2x1_4BIT:M3.I1[3]
I1[8] => MUX_2x1_4BIT:M2.I1[0]
I1[9] => MUX_2x1_4BIT:M2.I1[1]
I1[10] => MUX_2x1_4BIT:M2.I1[2]
I1[11] => MUX_2x1_4BIT:M2.I1[3]
I1[12] => MUX_2x1_4BIT:M1.I1[0]
I1[13] => MUX_2x1_4BIT:M1.I1[1]
I1[14] => MUX_2x1_4BIT:M1.I1[2]
I1[15] => MUX_2x1_4BIT:M1.I1[3]
Sel_16bit => MUX_2x1_4BIT:M1.Sel
Sel_16bit => MUX_2x1_4BIT:M2.Sel
Sel_16bit => MUX_2x1_4BIT:M3.Sel
Sel_16bit => MUX_2x1_4BIT:M4.Sel
Y[0] <= MUX_2x1_4BIT:M4.Y[0]
Y[1] <= MUX_2x1_4BIT:M4.Y[1]
Y[2] <= MUX_2x1_4BIT:M4.Y[2]
Y[3] <= MUX_2x1_4BIT:M4.Y[3]
Y[4] <= MUX_2x1_4BIT:M3.Y[0]
Y[5] <= MUX_2x1_4BIT:M3.Y[1]
Y[6] <= MUX_2x1_4BIT:M3.Y[2]
Y[7] <= MUX_2x1_4BIT:M3.Y[3]
Y[8] <= MUX_2x1_4BIT:M2.Y[0]
Y[9] <= MUX_2x1_4BIT:M2.Y[1]
Y[10] <= MUX_2x1_4BIT:M2.Y[2]
Y[11] <= MUX_2x1_4BIT:M2.Y[3]
Y[12] <= MUX_2x1_4BIT:M1.Y[0]
Y[13] <= MUX_2x1_4BIT:M1.Y[1]
Y[14] <= MUX_2x1_4BIT:M1.Y[2]
Y[15] <= MUX_2x1_4BIT:M1.Y[3]


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1
I0[0] => MUX_2_1:M4.I0
I0[1] => MUX_2_1:M3.I0
I0[2] => MUX_2_1:M2.I0
I0[3] => MUX_2_1:M1.I0
I1[0] => MUX_2_1:M4.I1
I1[1] => MUX_2_1:M3.I1
I1[2] => MUX_2_1:M2.I1
I1[3] => MUX_2_1:M1.I1
Sel => MUX_2_1:M1.S
Sel => MUX_2_1:M2.S
Sel => MUX_2_1:M3.S
Sel => MUX_2_1:M4.S
Y[0] <= MUX_2_1:M4.Y
Y[1] <= MUX_2_1:M3.Y
Y[2] <= MUX_2_1:M2.Y
Y[3] <= MUX_2_1:M1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2
I0[0] => MUX_2_1:M4.I0
I0[1] => MUX_2_1:M3.I0
I0[2] => MUX_2_1:M2.I0
I0[3] => MUX_2_1:M1.I0
I1[0] => MUX_2_1:M4.I1
I1[1] => MUX_2_1:M3.I1
I1[2] => MUX_2_1:M2.I1
I1[3] => MUX_2_1:M1.I1
Sel => MUX_2_1:M1.S
Sel => MUX_2_1:M2.S
Sel => MUX_2_1:M3.S
Sel => MUX_2_1:M4.S
Y[0] <= MUX_2_1:M4.Y
Y[1] <= MUX_2_1:M3.Y
Y[2] <= MUX_2_1:M2.Y
Y[3] <= MUX_2_1:M1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M2|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3
I0[0] => MUX_2_1:M4.I0
I0[1] => MUX_2_1:M3.I0
I0[2] => MUX_2_1:M2.I0
I0[3] => MUX_2_1:M1.I0
I1[0] => MUX_2_1:M4.I1
I1[1] => MUX_2_1:M3.I1
I1[2] => MUX_2_1:M2.I1
I1[3] => MUX_2_1:M1.I1
Sel => MUX_2_1:M1.S
Sel => MUX_2_1:M2.S
Sel => MUX_2_1:M3.S
Sel => MUX_2_1:M4.S
Y[0] <= MUX_2_1:M4.Y
Y[1] <= MUX_2_1:M3.Y
Y[2] <= MUX_2_1:M2.Y
Y[3] <= MUX_2_1:M1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M3|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4
I0[0] => MUX_2_1:M4.I0
I0[1] => MUX_2_1:M3.I0
I0[2] => MUX_2_1:M2.I0
I0[3] => MUX_2_1:M1.I0
I1[0] => MUX_2_1:M4.I1
I1[1] => MUX_2_1:M3.I1
I1[2] => MUX_2_1:M2.I1
I1[3] => MUX_2_1:M1.I1
Sel => MUX_2_1:M1.S
Sel => MUX_2_1:M2.S
Sel => MUX_2_1:M3.S
Sel => MUX_2_1:M4.S
Y[0] <= MUX_2_1:M4.Y
Y[1] <= MUX_2_1:M3.Y
Y[2] <= MUX_2_1:M2.Y
Y[3] <= MUX_2_1:M1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M4|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux
I7[0] => MUX_8X1_4BIT:M4.I7[0]
I7[1] => MUX_8X1_4BIT:M4.I7[1]
I7[2] => MUX_8X1_4BIT:M4.I7[2]
I7[3] => MUX_8X1_4BIT:M4.I7[3]
I7[4] => MUX_8X1_4BIT:M3.I7[0]
I7[5] => MUX_8X1_4BIT:M3.I7[1]
I7[6] => MUX_8X1_4BIT:M3.I7[2]
I7[7] => MUX_8X1_4BIT:M3.I7[3]
I7[8] => MUX_8X1_4BIT:M2.I7[0]
I7[9] => MUX_8X1_4BIT:M2.I7[1]
I7[10] => MUX_8X1_4BIT:M2.I7[2]
I7[11] => MUX_8X1_4BIT:M2.I7[3]
I7[12] => MUX_8X1_4BIT:M1.I7[0]
I7[13] => MUX_8X1_4BIT:M1.I7[1]
I7[14] => MUX_8X1_4BIT:M1.I7[2]
I7[15] => MUX_8X1_4BIT:M1.I7[3]
I6[0] => MUX_8X1_4BIT:M4.I6[0]
I6[1] => MUX_8X1_4BIT:M4.I6[1]
I6[2] => MUX_8X1_4BIT:M4.I6[2]
I6[3] => MUX_8X1_4BIT:M4.I6[3]
I6[4] => MUX_8X1_4BIT:M3.I6[0]
I6[5] => MUX_8X1_4BIT:M3.I6[1]
I6[6] => MUX_8X1_4BIT:M3.I6[2]
I6[7] => MUX_8X1_4BIT:M3.I6[3]
I6[8] => MUX_8X1_4BIT:M2.I6[0]
I6[9] => MUX_8X1_4BIT:M2.I6[1]
I6[10] => MUX_8X1_4BIT:M2.I6[2]
I6[11] => MUX_8X1_4BIT:M2.I6[3]
I6[12] => MUX_8X1_4BIT:M1.I6[0]
I6[13] => MUX_8X1_4BIT:M1.I6[1]
I6[14] => MUX_8X1_4BIT:M1.I6[2]
I6[15] => MUX_8X1_4BIT:M1.I6[3]
I5[0] => MUX_8X1_4BIT:M4.I5[0]
I5[1] => MUX_8X1_4BIT:M4.I5[1]
I5[2] => MUX_8X1_4BIT:M4.I5[2]
I5[3] => MUX_8X1_4BIT:M4.I5[3]
I5[4] => MUX_8X1_4BIT:M3.I5[0]
I5[5] => MUX_8X1_4BIT:M3.I5[1]
I5[6] => MUX_8X1_4BIT:M3.I5[2]
I5[7] => MUX_8X1_4BIT:M3.I5[3]
I5[8] => MUX_8X1_4BIT:M2.I5[0]
I5[9] => MUX_8X1_4BIT:M2.I5[1]
I5[10] => MUX_8X1_4BIT:M2.I5[2]
I5[11] => MUX_8X1_4BIT:M2.I5[3]
I5[12] => MUX_8X1_4BIT:M1.I5[0]
I5[13] => MUX_8X1_4BIT:M1.I5[1]
I5[14] => MUX_8X1_4BIT:M1.I5[2]
I5[15] => MUX_8X1_4BIT:M1.I5[3]
I4[0] => MUX_8X1_4BIT:M4.I4[0]
I4[1] => MUX_8X1_4BIT:M4.I4[1]
I4[2] => MUX_8X1_4BIT:M4.I4[2]
I4[3] => MUX_8X1_4BIT:M4.I4[3]
I4[4] => MUX_8X1_4BIT:M3.I4[0]
I4[5] => MUX_8X1_4BIT:M3.I4[1]
I4[6] => MUX_8X1_4BIT:M3.I4[2]
I4[7] => MUX_8X1_4BIT:M3.I4[3]
I4[8] => MUX_8X1_4BIT:M2.I4[0]
I4[9] => MUX_8X1_4BIT:M2.I4[1]
I4[10] => MUX_8X1_4BIT:M2.I4[2]
I4[11] => MUX_8X1_4BIT:M2.I4[3]
I4[12] => MUX_8X1_4BIT:M1.I4[0]
I4[13] => MUX_8X1_4BIT:M1.I4[1]
I4[14] => MUX_8X1_4BIT:M1.I4[2]
I4[15] => MUX_8X1_4BIT:M1.I4[3]
I3[0] => MUX_8X1_4BIT:M4.I3[0]
I3[1] => MUX_8X1_4BIT:M4.I3[1]
I3[2] => MUX_8X1_4BIT:M4.I3[2]
I3[3] => MUX_8X1_4BIT:M4.I3[3]
I3[4] => MUX_8X1_4BIT:M3.I3[0]
I3[5] => MUX_8X1_4BIT:M3.I3[1]
I3[6] => MUX_8X1_4BIT:M3.I3[2]
I3[7] => MUX_8X1_4BIT:M3.I3[3]
I3[8] => MUX_8X1_4BIT:M2.I3[0]
I3[9] => MUX_8X1_4BIT:M2.I3[1]
I3[10] => MUX_8X1_4BIT:M2.I3[2]
I3[11] => MUX_8X1_4BIT:M2.I3[3]
I3[12] => MUX_8X1_4BIT:M1.I3[0]
I3[13] => MUX_8X1_4BIT:M1.I3[1]
I3[14] => MUX_8X1_4BIT:M1.I3[2]
I3[15] => MUX_8X1_4BIT:M1.I3[3]
I2[0] => MUX_8X1_4BIT:M4.I2[0]
I2[1] => MUX_8X1_4BIT:M4.I2[1]
I2[2] => MUX_8X1_4BIT:M4.I2[2]
I2[3] => MUX_8X1_4BIT:M4.I2[3]
I2[4] => MUX_8X1_4BIT:M3.I2[0]
I2[5] => MUX_8X1_4BIT:M3.I2[1]
I2[6] => MUX_8X1_4BIT:M3.I2[2]
I2[7] => MUX_8X1_4BIT:M3.I2[3]
I2[8] => MUX_8X1_4BIT:M2.I2[0]
I2[9] => MUX_8X1_4BIT:M2.I2[1]
I2[10] => MUX_8X1_4BIT:M2.I2[2]
I2[11] => MUX_8X1_4BIT:M2.I2[3]
I2[12] => MUX_8X1_4BIT:M1.I2[0]
I2[13] => MUX_8X1_4BIT:M1.I2[1]
I2[14] => MUX_8X1_4BIT:M1.I2[2]
I2[15] => MUX_8X1_4BIT:M1.I2[3]
I1[0] => MUX_8X1_4BIT:M4.I1[0]
I1[1] => MUX_8X1_4BIT:M4.I1[1]
I1[2] => MUX_8X1_4BIT:M4.I1[2]
I1[3] => MUX_8X1_4BIT:M4.I1[3]
I1[4] => MUX_8X1_4BIT:M3.I1[0]
I1[5] => MUX_8X1_4BIT:M3.I1[1]
I1[6] => MUX_8X1_4BIT:M3.I1[2]
I1[7] => MUX_8X1_4BIT:M3.I1[3]
I1[8] => MUX_8X1_4BIT:M2.I1[0]
I1[9] => MUX_8X1_4BIT:M2.I1[1]
I1[10] => MUX_8X1_4BIT:M2.I1[2]
I1[11] => MUX_8X1_4BIT:M2.I1[3]
I1[12] => MUX_8X1_4BIT:M1.I1[0]
I1[13] => MUX_8X1_4BIT:M1.I1[1]
I1[14] => MUX_8X1_4BIT:M1.I1[2]
I1[15] => MUX_8X1_4BIT:M1.I1[3]
I0[0] => MUX_8X1_4BIT:M4.I0[0]
I0[1] => MUX_8X1_4BIT:M4.I0[1]
I0[2] => MUX_8X1_4BIT:M4.I0[2]
I0[3] => MUX_8X1_4BIT:M4.I0[3]
I0[4] => MUX_8X1_4BIT:M3.I0[0]
I0[5] => MUX_8X1_4BIT:M3.I0[1]
I0[6] => MUX_8X1_4BIT:M3.I0[2]
I0[7] => MUX_8X1_4BIT:M3.I0[3]
I0[8] => MUX_8X1_4BIT:M2.I0[0]
I0[9] => MUX_8X1_4BIT:M2.I0[1]
I0[10] => MUX_8X1_4BIT:M2.I0[2]
I0[11] => MUX_8X1_4BIT:M2.I0[3]
I0[12] => MUX_8X1_4BIT:M1.I0[0]
I0[13] => MUX_8X1_4BIT:M1.I0[1]
I0[14] => MUX_8X1_4BIT:M1.I0[2]
I0[15] => MUX_8X1_4BIT:M1.I0[3]
S[0] => MUX_8X1_4BIT:M1.S[0]
S[0] => MUX_8X1_4BIT:M2.S[0]
S[0] => MUX_8X1_4BIT:M3.S[0]
S[0] => MUX_8X1_4BIT:M4.S[0]
S[1] => MUX_8X1_4BIT:M1.S[1]
S[1] => MUX_8X1_4BIT:M2.S[1]
S[1] => MUX_8X1_4BIT:M3.S[1]
S[1] => MUX_8X1_4BIT:M4.S[1]
S[2] => MUX_8X1_4BIT:M1.S[2]
S[2] => MUX_8X1_4BIT:M2.S[2]
S[2] => MUX_8X1_4BIT:M3.S[2]
S[2] => MUX_8X1_4BIT:M4.S[2]
Y[0] <= MUX_8X1_4BIT:M4.Y[0]
Y[1] <= MUX_8X1_4BIT:M4.Y[1]
Y[2] <= MUX_8X1_4BIT:M4.Y[2]
Y[3] <= MUX_8X1_4BIT:M4.Y[3]
Y[4] <= MUX_8X1_4BIT:M3.Y[0]
Y[5] <= MUX_8X1_4BIT:M3.Y[1]
Y[6] <= MUX_8X1_4BIT:M3.Y[2]
Y[7] <= MUX_8X1_4BIT:M3.Y[3]
Y[8] <= MUX_8X1_4BIT:M2.Y[0]
Y[9] <= MUX_8X1_4BIT:M2.Y[1]
Y[10] <= MUX_8X1_4BIT:M2.Y[2]
Y[11] <= MUX_8X1_4BIT:M2.Y[3]
Y[12] <= MUX_8X1_4BIT:M1.Y[0]
Y[13] <= MUX_8X1_4BIT:M1.Y[1]
Y[14] <= MUX_8X1_4BIT:M1.Y[2]
Y[15] <= MUX_8X1_4BIT:M1.Y[3]


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1
I7[0] => MUX_8X1:M4.I[7]
I7[1] => MUX_8X1:M3.I[7]
I7[2] => MUX_8X1:M2.I[7]
I7[3] => MUX_8X1:M1.I[7]
I6[0] => MUX_8X1:M4.I[6]
I6[1] => MUX_8X1:M3.I[6]
I6[2] => MUX_8X1:M2.I[6]
I6[3] => MUX_8X1:M1.I[6]
I5[0] => MUX_8X1:M4.I[5]
I5[1] => MUX_8X1:M3.I[5]
I5[2] => MUX_8X1:M2.I[5]
I5[3] => MUX_8X1:M1.I[5]
I4[0] => MUX_8X1:M4.I[4]
I4[1] => MUX_8X1:M3.I[4]
I4[2] => MUX_8X1:M2.I[4]
I4[3] => MUX_8X1:M1.I[4]
I3[0] => MUX_8X1:M4.I[3]
I3[1] => MUX_8X1:M3.I[3]
I3[2] => MUX_8X1:M2.I[3]
I3[3] => MUX_8X1:M1.I[3]
I2[0] => MUX_8X1:M4.I[2]
I2[1] => MUX_8X1:M3.I[2]
I2[2] => MUX_8X1:M2.I[2]
I2[3] => MUX_8X1:M1.I[2]
I1[0] => MUX_8X1:M4.I[1]
I1[1] => MUX_8X1:M3.I[1]
I1[2] => MUX_8X1:M2.I[1]
I1[3] => MUX_8X1:M1.I[1]
I0[0] => MUX_8X1:M4.I[0]
I0[1] => MUX_8X1:M3.I[0]
I0[2] => MUX_8X1:M2.I[0]
I0[3] => MUX_8X1:M1.I[0]
S[0] => MUX_8X1:M1.S[0]
S[0] => MUX_8X1:M2.S[0]
S[0] => MUX_8X1:M3.S[0]
S[0] => MUX_8X1:M4.S[0]
S[1] => MUX_8X1:M1.S[1]
S[1] => MUX_8X1:M2.S[1]
S[1] => MUX_8X1:M3.S[1]
S[1] => MUX_8X1:M4.S[1]
S[2] => MUX_8X1:M1.S[2]
S[2] => MUX_8X1:M2.S[2]
S[2] => MUX_8X1:M3.S[2]
S[2] => MUX_8X1:M4.S[2]
Y[0] <= MUX_8X1:M4.Y
Y[1] <= MUX_8X1:M3.Y
Y[2] <= MUX_8X1:M2.Y
Y[3] <= MUX_8X1:M1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2
I7[0] => MUX_8X1:M4.I[7]
I7[1] => MUX_8X1:M3.I[7]
I7[2] => MUX_8X1:M2.I[7]
I7[3] => MUX_8X1:M1.I[7]
I6[0] => MUX_8X1:M4.I[6]
I6[1] => MUX_8X1:M3.I[6]
I6[2] => MUX_8X1:M2.I[6]
I6[3] => MUX_8X1:M1.I[6]
I5[0] => MUX_8X1:M4.I[5]
I5[1] => MUX_8X1:M3.I[5]
I5[2] => MUX_8X1:M2.I[5]
I5[3] => MUX_8X1:M1.I[5]
I4[0] => MUX_8X1:M4.I[4]
I4[1] => MUX_8X1:M3.I[4]
I4[2] => MUX_8X1:M2.I[4]
I4[3] => MUX_8X1:M1.I[4]
I3[0] => MUX_8X1:M4.I[3]
I3[1] => MUX_8X1:M3.I[3]
I3[2] => MUX_8X1:M2.I[3]
I3[3] => MUX_8X1:M1.I[3]
I2[0] => MUX_8X1:M4.I[2]
I2[1] => MUX_8X1:M3.I[2]
I2[2] => MUX_8X1:M2.I[2]
I2[3] => MUX_8X1:M1.I[2]
I1[0] => MUX_8X1:M4.I[1]
I1[1] => MUX_8X1:M3.I[1]
I1[2] => MUX_8X1:M2.I[1]
I1[3] => MUX_8X1:M1.I[1]
I0[0] => MUX_8X1:M4.I[0]
I0[1] => MUX_8X1:M3.I[0]
I0[2] => MUX_8X1:M2.I[0]
I0[3] => MUX_8X1:M1.I[0]
S[0] => MUX_8X1:M1.S[0]
S[0] => MUX_8X1:M2.S[0]
S[0] => MUX_8X1:M3.S[0]
S[0] => MUX_8X1:M4.S[0]
S[1] => MUX_8X1:M1.S[1]
S[1] => MUX_8X1:M2.S[1]
S[1] => MUX_8X1:M3.S[1]
S[1] => MUX_8X1:M4.S[1]
S[2] => MUX_8X1:M1.S[2]
S[2] => MUX_8X1:M2.S[2]
S[2] => MUX_8X1:M3.S[2]
S[2] => MUX_8X1:M4.S[2]
Y[0] <= MUX_8X1:M4.Y
Y[1] <= MUX_8X1:M3.Y
Y[2] <= MUX_8X1:M2.Y
Y[3] <= MUX_8X1:M1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3
I7[0] => MUX_8X1:M4.I[7]
I7[1] => MUX_8X1:M3.I[7]
I7[2] => MUX_8X1:M2.I[7]
I7[3] => MUX_8X1:M1.I[7]
I6[0] => MUX_8X1:M4.I[6]
I6[1] => MUX_8X1:M3.I[6]
I6[2] => MUX_8X1:M2.I[6]
I6[3] => MUX_8X1:M1.I[6]
I5[0] => MUX_8X1:M4.I[5]
I5[1] => MUX_8X1:M3.I[5]
I5[2] => MUX_8X1:M2.I[5]
I5[3] => MUX_8X1:M1.I[5]
I4[0] => MUX_8X1:M4.I[4]
I4[1] => MUX_8X1:M3.I[4]
I4[2] => MUX_8X1:M2.I[4]
I4[3] => MUX_8X1:M1.I[4]
I3[0] => MUX_8X1:M4.I[3]
I3[1] => MUX_8X1:M3.I[3]
I3[2] => MUX_8X1:M2.I[3]
I3[3] => MUX_8X1:M1.I[3]
I2[0] => MUX_8X1:M4.I[2]
I2[1] => MUX_8X1:M3.I[2]
I2[2] => MUX_8X1:M2.I[2]
I2[3] => MUX_8X1:M1.I[2]
I1[0] => MUX_8X1:M4.I[1]
I1[1] => MUX_8X1:M3.I[1]
I1[2] => MUX_8X1:M2.I[1]
I1[3] => MUX_8X1:M1.I[1]
I0[0] => MUX_8X1:M4.I[0]
I0[1] => MUX_8X1:M3.I[0]
I0[2] => MUX_8X1:M2.I[0]
I0[3] => MUX_8X1:M1.I[0]
S[0] => MUX_8X1:M1.S[0]
S[0] => MUX_8X1:M2.S[0]
S[0] => MUX_8X1:M3.S[0]
S[0] => MUX_8X1:M4.S[0]
S[1] => MUX_8X1:M1.S[1]
S[1] => MUX_8X1:M2.S[1]
S[1] => MUX_8X1:M3.S[1]
S[1] => MUX_8X1:M4.S[1]
S[2] => MUX_8X1:M1.S[2]
S[2] => MUX_8X1:M2.S[2]
S[2] => MUX_8X1:M3.S[2]
S[2] => MUX_8X1:M4.S[2]
Y[0] <= MUX_8X1:M4.Y
Y[1] <= MUX_8X1:M3.Y
Y[2] <= MUX_8X1:M2.Y
Y[3] <= MUX_8X1:M1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4
I7[0] => MUX_8X1:M4.I[7]
I7[1] => MUX_8X1:M3.I[7]
I7[2] => MUX_8X1:M2.I[7]
I7[3] => MUX_8X1:M1.I[7]
I6[0] => MUX_8X1:M4.I[6]
I6[1] => MUX_8X1:M3.I[6]
I6[2] => MUX_8X1:M2.I[6]
I6[3] => MUX_8X1:M1.I[6]
I5[0] => MUX_8X1:M4.I[5]
I5[1] => MUX_8X1:M3.I[5]
I5[2] => MUX_8X1:M2.I[5]
I5[3] => MUX_8X1:M1.I[5]
I4[0] => MUX_8X1:M4.I[4]
I4[1] => MUX_8X1:M3.I[4]
I4[2] => MUX_8X1:M2.I[4]
I4[3] => MUX_8X1:M1.I[4]
I3[0] => MUX_8X1:M4.I[3]
I3[1] => MUX_8X1:M3.I[3]
I3[2] => MUX_8X1:M2.I[3]
I3[3] => MUX_8X1:M1.I[3]
I2[0] => MUX_8X1:M4.I[2]
I2[1] => MUX_8X1:M3.I[2]
I2[2] => MUX_8X1:M2.I[2]
I2[3] => MUX_8X1:M1.I[2]
I1[0] => MUX_8X1:M4.I[1]
I1[1] => MUX_8X1:M3.I[1]
I1[2] => MUX_8X1:M2.I[1]
I1[3] => MUX_8X1:M1.I[1]
I0[0] => MUX_8X1:M4.I[0]
I0[1] => MUX_8X1:M3.I[0]
I0[2] => MUX_8X1:M2.I[0]
I0[3] => MUX_8X1:M1.I[0]
S[0] => MUX_8X1:M1.S[0]
S[0] => MUX_8X1:M2.S[0]
S[0] => MUX_8X1:M3.S[0]
S[0] => MUX_8X1:M4.S[0]
S[1] => MUX_8X1:M1.S[1]
S[1] => MUX_8X1:M2.S[1]
S[1] => MUX_8X1:M3.S[1]
S[1] => MUX_8X1:M4.S[1]
S[2] => MUX_8X1:M1.S[2]
S[2] => MUX_8X1:M2.S[2]
S[2] => MUX_8X1:M3.S[2]
S[2] => MUX_8X1:M4.S[2]
Y[0] <= MUX_8X1:M4.Y
Y[1] <= MUX_8X1:M3.Y
Y[2] <= MUX_8X1:M2.Y
Y[3] <= MUX_8X1:M1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2a_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux
I3[0] => MUX_4X1_4BIT:M4.I3[0]
I3[1] => MUX_4X1_4BIT:M4.I3[1]
I3[2] => MUX_4X1_4BIT:M4.I3[2]
I3[3] => MUX_4X1_4BIT:M4.I3[3]
I3[4] => MUX_4X1_4BIT:M3.I3[0]
I3[5] => MUX_4X1_4BIT:M3.I3[1]
I3[6] => MUX_4X1_4BIT:M3.I3[2]
I3[7] => MUX_4X1_4BIT:M3.I3[3]
I3[8] => MUX_4X1_4BIT:M2.I3[0]
I3[9] => MUX_4X1_4BIT:M2.I3[1]
I3[10] => MUX_4X1_4BIT:M2.I3[2]
I3[11] => MUX_4X1_4BIT:M2.I3[3]
I3[12] => MUX_4X1_4BIT:M1.I3[0]
I3[13] => MUX_4X1_4BIT:M1.I3[1]
I3[14] => MUX_4X1_4BIT:M1.I3[2]
I3[15] => MUX_4X1_4BIT:M1.I3[3]
I2[0] => MUX_4X1_4BIT:M4.I2[0]
I2[1] => MUX_4X1_4BIT:M4.I2[1]
I2[2] => MUX_4X1_4BIT:M4.I2[2]
I2[3] => MUX_4X1_4BIT:M4.I2[3]
I2[4] => MUX_4X1_4BIT:M3.I2[0]
I2[5] => MUX_4X1_4BIT:M3.I2[1]
I2[6] => MUX_4X1_4BIT:M3.I2[2]
I2[7] => MUX_4X1_4BIT:M3.I2[3]
I2[8] => MUX_4X1_4BIT:M2.I2[0]
I2[9] => MUX_4X1_4BIT:M2.I2[1]
I2[10] => MUX_4X1_4BIT:M2.I2[2]
I2[11] => MUX_4X1_4BIT:M2.I2[3]
I2[12] => MUX_4X1_4BIT:M1.I2[0]
I2[13] => MUX_4X1_4BIT:M1.I2[1]
I2[14] => MUX_4X1_4BIT:M1.I2[2]
I2[15] => MUX_4X1_4BIT:M1.I2[3]
I1[0] => MUX_4X1_4BIT:M4.I1[0]
I1[1] => MUX_4X1_4BIT:M4.I1[1]
I1[2] => MUX_4X1_4BIT:M4.I1[2]
I1[3] => MUX_4X1_4BIT:M4.I1[3]
I1[4] => MUX_4X1_4BIT:M3.I1[0]
I1[5] => MUX_4X1_4BIT:M3.I1[1]
I1[6] => MUX_4X1_4BIT:M3.I1[2]
I1[7] => MUX_4X1_4BIT:M3.I1[3]
I1[8] => MUX_4X1_4BIT:M2.I1[0]
I1[9] => MUX_4X1_4BIT:M2.I1[1]
I1[10] => MUX_4X1_4BIT:M2.I1[2]
I1[11] => MUX_4X1_4BIT:M2.I1[3]
I1[12] => MUX_4X1_4BIT:M1.I1[0]
I1[13] => MUX_4X1_4BIT:M1.I1[1]
I1[14] => MUX_4X1_4BIT:M1.I1[2]
I1[15] => MUX_4X1_4BIT:M1.I1[3]
I0[0] => MUX_4X1_4BIT:M4.I0[0]
I0[1] => MUX_4X1_4BIT:M4.I0[1]
I0[2] => MUX_4X1_4BIT:M4.I0[2]
I0[3] => MUX_4X1_4BIT:M4.I0[3]
I0[4] => MUX_4X1_4BIT:M3.I0[0]
I0[5] => MUX_4X1_4BIT:M3.I0[1]
I0[6] => MUX_4X1_4BIT:M3.I0[2]
I0[7] => MUX_4X1_4BIT:M3.I0[3]
I0[8] => MUX_4X1_4BIT:M2.I0[0]
I0[9] => MUX_4X1_4BIT:M2.I0[1]
I0[10] => MUX_4X1_4BIT:M2.I0[2]
I0[11] => MUX_4X1_4BIT:M2.I0[3]
I0[12] => MUX_4X1_4BIT:M1.I0[0]
I0[13] => MUX_4X1_4BIT:M1.I0[1]
I0[14] => MUX_4X1_4BIT:M1.I0[2]
I0[15] => MUX_4X1_4BIT:M1.I0[3]
S[0] => MUX_4X1_4BIT:M1.S[0]
S[0] => MUX_4X1_4BIT:M2.S[0]
S[0] => MUX_4X1_4BIT:M3.S[0]
S[0] => MUX_4X1_4BIT:M4.S[0]
S[1] => MUX_4X1_4BIT:M1.S[1]
S[1] => MUX_4X1_4BIT:M2.S[1]
S[1] => MUX_4X1_4BIT:M3.S[1]
S[1] => MUX_4X1_4BIT:M4.S[1]
Y[0] <= MUX_4X1_4BIT:M4.Y[0]
Y[1] <= MUX_4X1_4BIT:M4.Y[1]
Y[2] <= MUX_4X1_4BIT:M4.Y[2]
Y[3] <= MUX_4X1_4BIT:M4.Y[3]
Y[4] <= MUX_4X1_4BIT:M3.Y[0]
Y[5] <= MUX_4X1_4BIT:M3.Y[1]
Y[6] <= MUX_4X1_4BIT:M3.Y[2]
Y[7] <= MUX_4X1_4BIT:M3.Y[3]
Y[8] <= MUX_4X1_4BIT:M2.Y[0]
Y[9] <= MUX_4X1_4BIT:M2.Y[1]
Y[10] <= MUX_4X1_4BIT:M2.Y[2]
Y[11] <= MUX_4X1_4BIT:M2.Y[3]
Y[12] <= MUX_4X1_4BIT:M1.Y[0]
Y[13] <= MUX_4X1_4BIT:M1.Y[1]
Y[14] <= MUX_4X1_4BIT:M1.Y[2]
Y[15] <= MUX_4X1_4BIT:M1.Y[3]


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1
I3[0] => MUX_4_1:M4.I[3]
I3[1] => MUX_4_1:M3.I[3]
I3[2] => MUX_4_1:M2.I[3]
I3[3] => MUX_4_1:M1.I[3]
I2[0] => MUX_4_1:M4.I[2]
I2[1] => MUX_4_1:M3.I[2]
I2[2] => MUX_4_1:M2.I[2]
I2[3] => MUX_4_1:M1.I[2]
I1[0] => MUX_4_1:M4.I[1]
I1[1] => MUX_4_1:M3.I[1]
I1[2] => MUX_4_1:M2.I[1]
I1[3] => MUX_4_1:M1.I[1]
I0[0] => MUX_4_1:M4.I[0]
I0[1] => MUX_4_1:M3.I[0]
I0[2] => MUX_4_1:M2.I[0]
I0[3] => MUX_4_1:M1.I[0]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[0] => MUX_4_1:M3.S[0]
S[0] => MUX_4_1:M4.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[1] => MUX_4_1:M3.S[1]
S[1] => MUX_4_1:M4.S[1]
Y[0] <= MUX_4_1:M4.Y
Y[1] <= MUX_4_1:M3.Y
Y[2] <= MUX_4_1:M2.Y
Y[3] <= MUX_4_1:M1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2
I3[0] => MUX_4_1:M4.I[3]
I3[1] => MUX_4_1:M3.I[3]
I3[2] => MUX_4_1:M2.I[3]
I3[3] => MUX_4_1:M1.I[3]
I2[0] => MUX_4_1:M4.I[2]
I2[1] => MUX_4_1:M3.I[2]
I2[2] => MUX_4_1:M2.I[2]
I2[3] => MUX_4_1:M1.I[2]
I1[0] => MUX_4_1:M4.I[1]
I1[1] => MUX_4_1:M3.I[1]
I1[2] => MUX_4_1:M2.I[1]
I1[3] => MUX_4_1:M1.I[1]
I0[0] => MUX_4_1:M4.I[0]
I0[1] => MUX_4_1:M3.I[0]
I0[2] => MUX_4_1:M2.I[0]
I0[3] => MUX_4_1:M1.I[0]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[0] => MUX_4_1:M3.S[0]
S[0] => MUX_4_1:M4.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[1] => MUX_4_1:M3.S[1]
S[1] => MUX_4_1:M4.S[1]
Y[0] <= MUX_4_1:M4.Y
Y[1] <= MUX_4_1:M3.Y
Y[2] <= MUX_4_1:M2.Y
Y[3] <= MUX_4_1:M1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3
I3[0] => MUX_4_1:M4.I[3]
I3[1] => MUX_4_1:M3.I[3]
I3[2] => MUX_4_1:M2.I[3]
I3[3] => MUX_4_1:M1.I[3]
I2[0] => MUX_4_1:M4.I[2]
I2[1] => MUX_4_1:M3.I[2]
I2[2] => MUX_4_1:M2.I[2]
I2[3] => MUX_4_1:M1.I[2]
I1[0] => MUX_4_1:M4.I[1]
I1[1] => MUX_4_1:M3.I[1]
I1[2] => MUX_4_1:M2.I[1]
I1[3] => MUX_4_1:M1.I[1]
I0[0] => MUX_4_1:M4.I[0]
I0[1] => MUX_4_1:M3.I[0]
I0[2] => MUX_4_1:M2.I[0]
I0[3] => MUX_4_1:M1.I[0]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[0] => MUX_4_1:M3.S[0]
S[0] => MUX_4_1:M4.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[1] => MUX_4_1:M3.S[1]
S[1] => MUX_4_1:M4.S[1]
Y[0] <= MUX_4_1:M4.Y
Y[1] <= MUX_4_1:M3.Y
Y[2] <= MUX_4_1:M2.Y
Y[3] <= MUX_4_1:M1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4
I3[0] => MUX_4_1:M4.I[3]
I3[1] => MUX_4_1:M3.I[3]
I3[2] => MUX_4_1:M2.I[3]
I3[3] => MUX_4_1:M1.I[3]
I2[0] => MUX_4_1:M4.I[2]
I2[1] => MUX_4_1:M3.I[2]
I2[2] => MUX_4_1:M2.I[2]
I2[3] => MUX_4_1:M1.I[2]
I1[0] => MUX_4_1:M4.I[1]
I1[1] => MUX_4_1:M3.I[1]
I1[2] => MUX_4_1:M2.I[1]
I1[3] => MUX_4_1:M1.I[1]
I0[0] => MUX_4_1:M4.I[0]
I0[1] => MUX_4_1:M3.I[0]
I0[2] => MUX_4_1:M2.I[0]
I0[3] => MUX_4_1:M1.I[0]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[0] => MUX_4_1:M3.S[0]
S[0] => MUX_4_1:M4.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[1] => MUX_4_1:M3.S[1]
S[1] => MUX_4_1:M4.S[1]
Y[0] <= MUX_4_1:M4.Y
Y[1] <= MUX_4_1:M3.Y
Y[2] <= MUX_4_1:M2.Y
Y[3] <= MUX_4_1:M1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux
I7[0] => MUX_8X1_4BIT:M4.I7[0]
I7[1] => MUX_8X1_4BIT:M4.I7[1]
I7[2] => MUX_8X1_4BIT:M4.I7[2]
I7[3] => MUX_8X1_4BIT:M4.I7[3]
I7[4] => MUX_8X1_4BIT:M3.I7[0]
I7[5] => MUX_8X1_4BIT:M3.I7[1]
I7[6] => MUX_8X1_4BIT:M3.I7[2]
I7[7] => MUX_8X1_4BIT:M3.I7[3]
I7[8] => MUX_8X1_4BIT:M2.I7[0]
I7[9] => MUX_8X1_4BIT:M2.I7[1]
I7[10] => MUX_8X1_4BIT:M2.I7[2]
I7[11] => MUX_8X1_4BIT:M2.I7[3]
I7[12] => MUX_8X1_4BIT:M1.I7[0]
I7[13] => MUX_8X1_4BIT:M1.I7[1]
I7[14] => MUX_8X1_4BIT:M1.I7[2]
I7[15] => MUX_8X1_4BIT:M1.I7[3]
I6[0] => MUX_8X1_4BIT:M4.I6[0]
I6[1] => MUX_8X1_4BIT:M4.I6[1]
I6[2] => MUX_8X1_4BIT:M4.I6[2]
I6[3] => MUX_8X1_4BIT:M4.I6[3]
I6[4] => MUX_8X1_4BIT:M3.I6[0]
I6[5] => MUX_8X1_4BIT:M3.I6[1]
I6[6] => MUX_8X1_4BIT:M3.I6[2]
I6[7] => MUX_8X1_4BIT:M3.I6[3]
I6[8] => MUX_8X1_4BIT:M2.I6[0]
I6[9] => MUX_8X1_4BIT:M2.I6[1]
I6[10] => MUX_8X1_4BIT:M2.I6[2]
I6[11] => MUX_8X1_4BIT:M2.I6[3]
I6[12] => MUX_8X1_4BIT:M1.I6[0]
I6[13] => MUX_8X1_4BIT:M1.I6[1]
I6[14] => MUX_8X1_4BIT:M1.I6[2]
I6[15] => MUX_8X1_4BIT:M1.I6[3]
I5[0] => MUX_8X1_4BIT:M4.I5[0]
I5[1] => MUX_8X1_4BIT:M4.I5[1]
I5[2] => MUX_8X1_4BIT:M4.I5[2]
I5[3] => MUX_8X1_4BIT:M4.I5[3]
I5[4] => MUX_8X1_4BIT:M3.I5[0]
I5[5] => MUX_8X1_4BIT:M3.I5[1]
I5[6] => MUX_8X1_4BIT:M3.I5[2]
I5[7] => MUX_8X1_4BIT:M3.I5[3]
I5[8] => MUX_8X1_4BIT:M2.I5[0]
I5[9] => MUX_8X1_4BIT:M2.I5[1]
I5[10] => MUX_8X1_4BIT:M2.I5[2]
I5[11] => MUX_8X1_4BIT:M2.I5[3]
I5[12] => MUX_8X1_4BIT:M1.I5[0]
I5[13] => MUX_8X1_4BIT:M1.I5[1]
I5[14] => MUX_8X1_4BIT:M1.I5[2]
I5[15] => MUX_8X1_4BIT:M1.I5[3]
I4[0] => MUX_8X1_4BIT:M4.I4[0]
I4[1] => MUX_8X1_4BIT:M4.I4[1]
I4[2] => MUX_8X1_4BIT:M4.I4[2]
I4[3] => MUX_8X1_4BIT:M4.I4[3]
I4[4] => MUX_8X1_4BIT:M3.I4[0]
I4[5] => MUX_8X1_4BIT:M3.I4[1]
I4[6] => MUX_8X1_4BIT:M3.I4[2]
I4[7] => MUX_8X1_4BIT:M3.I4[3]
I4[8] => MUX_8X1_4BIT:M2.I4[0]
I4[9] => MUX_8X1_4BIT:M2.I4[1]
I4[10] => MUX_8X1_4BIT:M2.I4[2]
I4[11] => MUX_8X1_4BIT:M2.I4[3]
I4[12] => MUX_8X1_4BIT:M1.I4[0]
I4[13] => MUX_8X1_4BIT:M1.I4[1]
I4[14] => MUX_8X1_4BIT:M1.I4[2]
I4[15] => MUX_8X1_4BIT:M1.I4[3]
I3[0] => MUX_8X1_4BIT:M4.I3[0]
I3[1] => MUX_8X1_4BIT:M4.I3[1]
I3[2] => MUX_8X1_4BIT:M4.I3[2]
I3[3] => MUX_8X1_4BIT:M4.I3[3]
I3[4] => MUX_8X1_4BIT:M3.I3[0]
I3[5] => MUX_8X1_4BIT:M3.I3[1]
I3[6] => MUX_8X1_4BIT:M3.I3[2]
I3[7] => MUX_8X1_4BIT:M3.I3[3]
I3[8] => MUX_8X1_4BIT:M2.I3[0]
I3[9] => MUX_8X1_4BIT:M2.I3[1]
I3[10] => MUX_8X1_4BIT:M2.I3[2]
I3[11] => MUX_8X1_4BIT:M2.I3[3]
I3[12] => MUX_8X1_4BIT:M1.I3[0]
I3[13] => MUX_8X1_4BIT:M1.I3[1]
I3[14] => MUX_8X1_4BIT:M1.I3[2]
I3[15] => MUX_8X1_4BIT:M1.I3[3]
I2[0] => MUX_8X1_4BIT:M4.I2[0]
I2[1] => MUX_8X1_4BIT:M4.I2[1]
I2[2] => MUX_8X1_4BIT:M4.I2[2]
I2[3] => MUX_8X1_4BIT:M4.I2[3]
I2[4] => MUX_8X1_4BIT:M3.I2[0]
I2[5] => MUX_8X1_4BIT:M3.I2[1]
I2[6] => MUX_8X1_4BIT:M3.I2[2]
I2[7] => MUX_8X1_4BIT:M3.I2[3]
I2[8] => MUX_8X1_4BIT:M2.I2[0]
I2[9] => MUX_8X1_4BIT:M2.I2[1]
I2[10] => MUX_8X1_4BIT:M2.I2[2]
I2[11] => MUX_8X1_4BIT:M2.I2[3]
I2[12] => MUX_8X1_4BIT:M1.I2[0]
I2[13] => MUX_8X1_4BIT:M1.I2[1]
I2[14] => MUX_8X1_4BIT:M1.I2[2]
I2[15] => MUX_8X1_4BIT:M1.I2[3]
I1[0] => MUX_8X1_4BIT:M4.I1[0]
I1[1] => MUX_8X1_4BIT:M4.I1[1]
I1[2] => MUX_8X1_4BIT:M4.I1[2]
I1[3] => MUX_8X1_4BIT:M4.I1[3]
I1[4] => MUX_8X1_4BIT:M3.I1[0]
I1[5] => MUX_8X1_4BIT:M3.I1[1]
I1[6] => MUX_8X1_4BIT:M3.I1[2]
I1[7] => MUX_8X1_4BIT:M3.I1[3]
I1[8] => MUX_8X1_4BIT:M2.I1[0]
I1[9] => MUX_8X1_4BIT:M2.I1[1]
I1[10] => MUX_8X1_4BIT:M2.I1[2]
I1[11] => MUX_8X1_4BIT:M2.I1[3]
I1[12] => MUX_8X1_4BIT:M1.I1[0]
I1[13] => MUX_8X1_4BIT:M1.I1[1]
I1[14] => MUX_8X1_4BIT:M1.I1[2]
I1[15] => MUX_8X1_4BIT:M1.I1[3]
I0[0] => MUX_8X1_4BIT:M4.I0[0]
I0[1] => MUX_8X1_4BIT:M4.I0[1]
I0[2] => MUX_8X1_4BIT:M4.I0[2]
I0[3] => MUX_8X1_4BIT:M4.I0[3]
I0[4] => MUX_8X1_4BIT:M3.I0[0]
I0[5] => MUX_8X1_4BIT:M3.I0[1]
I0[6] => MUX_8X1_4BIT:M3.I0[2]
I0[7] => MUX_8X1_4BIT:M3.I0[3]
I0[8] => MUX_8X1_4BIT:M2.I0[0]
I0[9] => MUX_8X1_4BIT:M2.I0[1]
I0[10] => MUX_8X1_4BIT:M2.I0[2]
I0[11] => MUX_8X1_4BIT:M2.I0[3]
I0[12] => MUX_8X1_4BIT:M1.I0[0]
I0[13] => MUX_8X1_4BIT:M1.I0[1]
I0[14] => MUX_8X1_4BIT:M1.I0[2]
I0[15] => MUX_8X1_4BIT:M1.I0[3]
S[0] => MUX_8X1_4BIT:M1.S[0]
S[0] => MUX_8X1_4BIT:M2.S[0]
S[0] => MUX_8X1_4BIT:M3.S[0]
S[0] => MUX_8X1_4BIT:M4.S[0]
S[1] => MUX_8X1_4BIT:M1.S[1]
S[1] => MUX_8X1_4BIT:M2.S[1]
S[1] => MUX_8X1_4BIT:M3.S[1]
S[1] => MUX_8X1_4BIT:M4.S[1]
S[2] => MUX_8X1_4BIT:M1.S[2]
S[2] => MUX_8X1_4BIT:M2.S[2]
S[2] => MUX_8X1_4BIT:M3.S[2]
S[2] => MUX_8X1_4BIT:M4.S[2]
Y[0] <= MUX_8X1_4BIT:M4.Y[0]
Y[1] <= MUX_8X1_4BIT:M4.Y[1]
Y[2] <= MUX_8X1_4BIT:M4.Y[2]
Y[3] <= MUX_8X1_4BIT:M4.Y[3]
Y[4] <= MUX_8X1_4BIT:M3.Y[0]
Y[5] <= MUX_8X1_4BIT:M3.Y[1]
Y[6] <= MUX_8X1_4BIT:M3.Y[2]
Y[7] <= MUX_8X1_4BIT:M3.Y[3]
Y[8] <= MUX_8X1_4BIT:M2.Y[0]
Y[9] <= MUX_8X1_4BIT:M2.Y[1]
Y[10] <= MUX_8X1_4BIT:M2.Y[2]
Y[11] <= MUX_8X1_4BIT:M2.Y[3]
Y[12] <= MUX_8X1_4BIT:M1.Y[0]
Y[13] <= MUX_8X1_4BIT:M1.Y[1]
Y[14] <= MUX_8X1_4BIT:M1.Y[2]
Y[15] <= MUX_8X1_4BIT:M1.Y[3]


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1
I7[0] => MUX_8X1:M4.I[7]
I7[1] => MUX_8X1:M3.I[7]
I7[2] => MUX_8X1:M2.I[7]
I7[3] => MUX_8X1:M1.I[7]
I6[0] => MUX_8X1:M4.I[6]
I6[1] => MUX_8X1:M3.I[6]
I6[2] => MUX_8X1:M2.I[6]
I6[3] => MUX_8X1:M1.I[6]
I5[0] => MUX_8X1:M4.I[5]
I5[1] => MUX_8X1:M3.I[5]
I5[2] => MUX_8X1:M2.I[5]
I5[3] => MUX_8X1:M1.I[5]
I4[0] => MUX_8X1:M4.I[4]
I4[1] => MUX_8X1:M3.I[4]
I4[2] => MUX_8X1:M2.I[4]
I4[3] => MUX_8X1:M1.I[4]
I3[0] => MUX_8X1:M4.I[3]
I3[1] => MUX_8X1:M3.I[3]
I3[2] => MUX_8X1:M2.I[3]
I3[3] => MUX_8X1:M1.I[3]
I2[0] => MUX_8X1:M4.I[2]
I2[1] => MUX_8X1:M3.I[2]
I2[2] => MUX_8X1:M2.I[2]
I2[3] => MUX_8X1:M1.I[2]
I1[0] => MUX_8X1:M4.I[1]
I1[1] => MUX_8X1:M3.I[1]
I1[2] => MUX_8X1:M2.I[1]
I1[3] => MUX_8X1:M1.I[1]
I0[0] => MUX_8X1:M4.I[0]
I0[1] => MUX_8X1:M3.I[0]
I0[2] => MUX_8X1:M2.I[0]
I0[3] => MUX_8X1:M1.I[0]
S[0] => MUX_8X1:M1.S[0]
S[0] => MUX_8X1:M2.S[0]
S[0] => MUX_8X1:M3.S[0]
S[0] => MUX_8X1:M4.S[0]
S[1] => MUX_8X1:M1.S[1]
S[1] => MUX_8X1:M2.S[1]
S[1] => MUX_8X1:M3.S[1]
S[1] => MUX_8X1:M4.S[1]
S[2] => MUX_8X1:M1.S[2]
S[2] => MUX_8X1:M2.S[2]
S[2] => MUX_8X1:M3.S[2]
S[2] => MUX_8X1:M4.S[2]
Y[0] <= MUX_8X1:M4.Y
Y[1] <= MUX_8X1:M3.Y
Y[2] <= MUX_8X1:M2.Y
Y[3] <= MUX_8X1:M1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M1|MUX_8x1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2
I7[0] => MUX_8X1:M4.I[7]
I7[1] => MUX_8X1:M3.I[7]
I7[2] => MUX_8X1:M2.I[7]
I7[3] => MUX_8X1:M1.I[7]
I6[0] => MUX_8X1:M4.I[6]
I6[1] => MUX_8X1:M3.I[6]
I6[2] => MUX_8X1:M2.I[6]
I6[3] => MUX_8X1:M1.I[6]
I5[0] => MUX_8X1:M4.I[5]
I5[1] => MUX_8X1:M3.I[5]
I5[2] => MUX_8X1:M2.I[5]
I5[3] => MUX_8X1:M1.I[5]
I4[0] => MUX_8X1:M4.I[4]
I4[1] => MUX_8X1:M3.I[4]
I4[2] => MUX_8X1:M2.I[4]
I4[3] => MUX_8X1:M1.I[4]
I3[0] => MUX_8X1:M4.I[3]
I3[1] => MUX_8X1:M3.I[3]
I3[2] => MUX_8X1:M2.I[3]
I3[3] => MUX_8X1:M1.I[3]
I2[0] => MUX_8X1:M4.I[2]
I2[1] => MUX_8X1:M3.I[2]
I2[2] => MUX_8X1:M2.I[2]
I2[3] => MUX_8X1:M1.I[2]
I1[0] => MUX_8X1:M4.I[1]
I1[1] => MUX_8X1:M3.I[1]
I1[2] => MUX_8X1:M2.I[1]
I1[3] => MUX_8X1:M1.I[1]
I0[0] => MUX_8X1:M4.I[0]
I0[1] => MUX_8X1:M3.I[0]
I0[2] => MUX_8X1:M2.I[0]
I0[3] => MUX_8X1:M1.I[0]
S[0] => MUX_8X1:M1.S[0]
S[0] => MUX_8X1:M2.S[0]
S[0] => MUX_8X1:M3.S[0]
S[0] => MUX_8X1:M4.S[0]
S[1] => MUX_8X1:M1.S[1]
S[1] => MUX_8X1:M2.S[1]
S[1] => MUX_8X1:M3.S[1]
S[1] => MUX_8X1:M4.S[1]
S[2] => MUX_8X1:M1.S[2]
S[2] => MUX_8X1:M2.S[2]
S[2] => MUX_8X1:M3.S[2]
S[2] => MUX_8X1:M4.S[2]
Y[0] <= MUX_8X1:M4.Y
Y[1] <= MUX_8X1:M3.Y
Y[2] <= MUX_8X1:M2.Y
Y[3] <= MUX_8X1:M1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M2|MUX_8x1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3
I7[0] => MUX_8X1:M4.I[7]
I7[1] => MUX_8X1:M3.I[7]
I7[2] => MUX_8X1:M2.I[7]
I7[3] => MUX_8X1:M1.I[7]
I6[0] => MUX_8X1:M4.I[6]
I6[1] => MUX_8X1:M3.I[6]
I6[2] => MUX_8X1:M2.I[6]
I6[3] => MUX_8X1:M1.I[6]
I5[0] => MUX_8X1:M4.I[5]
I5[1] => MUX_8X1:M3.I[5]
I5[2] => MUX_8X1:M2.I[5]
I5[3] => MUX_8X1:M1.I[5]
I4[0] => MUX_8X1:M4.I[4]
I4[1] => MUX_8X1:M3.I[4]
I4[2] => MUX_8X1:M2.I[4]
I4[3] => MUX_8X1:M1.I[4]
I3[0] => MUX_8X1:M4.I[3]
I3[1] => MUX_8X1:M3.I[3]
I3[2] => MUX_8X1:M2.I[3]
I3[3] => MUX_8X1:M1.I[3]
I2[0] => MUX_8X1:M4.I[2]
I2[1] => MUX_8X1:M3.I[2]
I2[2] => MUX_8X1:M2.I[2]
I2[3] => MUX_8X1:M1.I[2]
I1[0] => MUX_8X1:M4.I[1]
I1[1] => MUX_8X1:M3.I[1]
I1[2] => MUX_8X1:M2.I[1]
I1[3] => MUX_8X1:M1.I[1]
I0[0] => MUX_8X1:M4.I[0]
I0[1] => MUX_8X1:M3.I[0]
I0[2] => MUX_8X1:M2.I[0]
I0[3] => MUX_8X1:M1.I[0]
S[0] => MUX_8X1:M1.S[0]
S[0] => MUX_8X1:M2.S[0]
S[0] => MUX_8X1:M3.S[0]
S[0] => MUX_8X1:M4.S[0]
S[1] => MUX_8X1:M1.S[1]
S[1] => MUX_8X1:M2.S[1]
S[1] => MUX_8X1:M3.S[1]
S[1] => MUX_8X1:M4.S[1]
S[2] => MUX_8X1:M1.S[2]
S[2] => MUX_8X1:M2.S[2]
S[2] => MUX_8X1:M3.S[2]
S[2] => MUX_8X1:M4.S[2]
Y[0] <= MUX_8X1:M4.Y
Y[1] <= MUX_8X1:M3.Y
Y[2] <= MUX_8X1:M2.Y
Y[3] <= MUX_8X1:M1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M3|MUX_8x1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4
I7[0] => MUX_8X1:M4.I[7]
I7[1] => MUX_8X1:M3.I[7]
I7[2] => MUX_8X1:M2.I[7]
I7[3] => MUX_8X1:M1.I[7]
I6[0] => MUX_8X1:M4.I[6]
I6[1] => MUX_8X1:M3.I[6]
I6[2] => MUX_8X1:M2.I[6]
I6[3] => MUX_8X1:M1.I[6]
I5[0] => MUX_8X1:M4.I[5]
I5[1] => MUX_8X1:M3.I[5]
I5[2] => MUX_8X1:M2.I[5]
I5[3] => MUX_8X1:M1.I[5]
I4[0] => MUX_8X1:M4.I[4]
I4[1] => MUX_8X1:M3.I[4]
I4[2] => MUX_8X1:M2.I[4]
I4[3] => MUX_8X1:M1.I[4]
I3[0] => MUX_8X1:M4.I[3]
I3[1] => MUX_8X1:M3.I[3]
I3[2] => MUX_8X1:M2.I[3]
I3[3] => MUX_8X1:M1.I[3]
I2[0] => MUX_8X1:M4.I[2]
I2[1] => MUX_8X1:M3.I[2]
I2[2] => MUX_8X1:M2.I[2]
I2[3] => MUX_8X1:M1.I[2]
I1[0] => MUX_8X1:M4.I[1]
I1[1] => MUX_8X1:M3.I[1]
I1[2] => MUX_8X1:M2.I[1]
I1[3] => MUX_8X1:M1.I[1]
I0[0] => MUX_8X1:M4.I[0]
I0[1] => MUX_8X1:M3.I[0]
I0[2] => MUX_8X1:M2.I[0]
I0[3] => MUX_8X1:M1.I[0]
S[0] => MUX_8X1:M1.S[0]
S[0] => MUX_8X1:M2.S[0]
S[0] => MUX_8X1:M3.S[0]
S[0] => MUX_8X1:M4.S[0]
S[1] => MUX_8X1:M1.S[1]
S[1] => MUX_8X1:M2.S[1]
S[1] => MUX_8X1:M3.S[1]
S[1] => MUX_8X1:M4.S[1]
S[2] => MUX_8X1:M1.S[2]
S[2] => MUX_8X1:M2.S[2]
S[2] => MUX_8X1:M3.S[2]
S[2] => MUX_8X1:M4.S[2]
Y[0] <= MUX_8X1:M4.Y
Y[1] <= MUX_8X1:M3.Y
Y[2] <= MUX_8X1:M2.Y
Y[3] <= MUX_8X1:M1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4
I[0] => MUX_4_1:M2.I[0]
I[1] => MUX_4_1:M2.I[1]
I[2] => MUX_4_1:M2.I[2]
I[3] => MUX_4_1:M2.I[3]
I[4] => MUX_4_1:M1.I[0]
I[5] => MUX_4_1:M1.I[1]
I[6] => MUX_4_1:M1.I[2]
I[7] => MUX_4_1:M1.I[3]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[2] => MUX_2_1:M3.S
Y <= MUX_2_1:M3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_8X1_16BIT:alu2b_hazard_mux|MUX_8X1_4BIT:M4|MUX_8x1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|compblock:complement_block
A[0] => outp[0].DATAIN
A[1] => outp[1].DATAIN
A[2] => outp[2].DATAIN
A[3] => outp[3].DATAIN
A[4] => outp[4].DATAIN
A[5] => outp[5].DATAIN
A[6] => outp[6].DATAIN
A[7] => outp[7].DATAIN
A[8] => outp[8].DATAIN
A[9] => outp[9].DATAIN
A[10] => outp[10].DATAIN
A[11] => outp[11].DATAIN
A[12] => outp[12].DATAIN
A[13] => outp[13].DATAIN
A[14] => outp[14].DATAIN
A[15] => outp[15].DATAIN
outp[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|alu2:alu_2
A[0] => sum.IN0
A[0] => carry.IN0
A[0] => X.IN0
A[0] => Equal5.IN15
A[0] => LessThan0.IN16
A[1] => carry.IN0
A[1] => carry.IN0
A[1] => X.IN0
A[1] => Equal5.IN14
A[1] => LessThan0.IN15
A[2] => carry.IN0
A[2] => carry.IN0
A[2] => X.IN0
A[2] => Equal5.IN13
A[2] => LessThan0.IN14
A[3] => carry.IN0
A[3] => carry.IN0
A[3] => X.IN0
A[3] => Equal5.IN12
A[3] => LessThan0.IN13
A[4] => carry.IN0
A[4] => carry.IN0
A[4] => X.IN0
A[4] => Equal5.IN11
A[4] => LessThan0.IN12
A[5] => carry.IN0
A[5] => carry.IN0
A[5] => X.IN0
A[5] => Equal5.IN10
A[5] => LessThan0.IN11
A[6] => carry.IN0
A[6] => carry.IN0
A[6] => X.IN0
A[6] => Equal5.IN9
A[6] => LessThan0.IN10
A[7] => carry.IN0
A[7] => carry.IN0
A[7] => X.IN0
A[7] => Equal5.IN8
A[7] => LessThan0.IN9
A[8] => carry.IN0
A[8] => carry.IN0
A[8] => X.IN0
A[8] => Equal5.IN7
A[8] => LessThan0.IN8
A[9] => carry.IN0
A[9] => carry.IN0
A[9] => X.IN0
A[9] => Equal5.IN6
A[9] => LessThan0.IN7
A[10] => carry.IN0
A[10] => carry.IN0
A[10] => X.IN0
A[10] => Equal5.IN5
A[10] => LessThan0.IN6
A[11] => carry.IN0
A[11] => carry.IN0
A[11] => X.IN0
A[11] => Equal5.IN4
A[11] => LessThan0.IN5
A[12] => carry.IN0
A[12] => carry.IN0
A[12] => X.IN0
A[12] => Equal5.IN3
A[12] => LessThan0.IN4
A[13] => carry.IN0
A[13] => carry.IN0
A[13] => X.IN0
A[13] => Equal5.IN2
A[13] => LessThan0.IN3
A[14] => carry.IN0
A[14] => carry.IN0
A[14] => X.IN0
A[14] => Equal5.IN1
A[14] => LessThan0.IN2
A[15] => sum.IN0
A[15] => carry.IN0
A[15] => X.IN0
A[15] => Equal5.IN0
A[15] => LessThan0.IN1
B[0] => sum.IN1
B[0] => carry.IN1
B[0] => X.IN1
B[0] => Equal5.IN31
B[0] => LessThan0.IN32
B[1] => carry.IN1
B[1] => carry.IN1
B[1] => X.IN1
B[1] => Equal5.IN30
B[1] => LessThan0.IN31
B[2] => carry.IN1
B[2] => carry.IN1
B[2] => X.IN1
B[2] => Equal5.IN29
B[2] => LessThan0.IN30
B[3] => carry.IN1
B[3] => carry.IN1
B[3] => X.IN1
B[3] => Equal5.IN28
B[3] => LessThan0.IN29
B[4] => carry.IN1
B[4] => carry.IN1
B[4] => X.IN1
B[4] => Equal5.IN27
B[4] => LessThan0.IN28
B[5] => carry.IN1
B[5] => carry.IN1
B[5] => X.IN1
B[5] => Equal5.IN26
B[5] => LessThan0.IN27
B[6] => carry.IN1
B[6] => carry.IN1
B[6] => X.IN1
B[6] => Equal5.IN25
B[6] => LessThan0.IN26
B[7] => carry.IN1
B[7] => carry.IN1
B[7] => X.IN1
B[7] => Equal5.IN24
B[7] => LessThan0.IN25
B[8] => carry.IN1
B[8] => carry.IN1
B[8] => X.IN1
B[8] => Equal5.IN23
B[8] => LessThan0.IN24
B[9] => carry.IN1
B[9] => carry.IN1
B[9] => X.IN1
B[9] => Equal5.IN22
B[9] => LessThan0.IN23
B[10] => carry.IN1
B[10] => carry.IN1
B[10] => X.IN1
B[10] => Equal5.IN21
B[10] => LessThan0.IN22
B[11] => carry.IN1
B[11] => carry.IN1
B[11] => X.IN1
B[11] => Equal5.IN20
B[11] => LessThan0.IN21
B[12] => carry.IN1
B[12] => carry.IN1
B[12] => X.IN1
B[12] => Equal5.IN19
B[12] => LessThan0.IN20
B[13] => carry.IN1
B[13] => carry.IN1
B[13] => X.IN1
B[13] => Equal5.IN18
B[13] => LessThan0.IN19
B[14] => carry.IN1
B[14] => carry.IN1
B[14] => X.IN1
B[14] => Equal5.IN17
B[14] => LessThan0.IN18
B[15] => sum.IN1
B[15] => carry.IN1
B[15] => X.IN1
B[15] => Equal5.IN16
B[15] => LessThan0.IN17
disable => C.IN1
disable => X[15].IN1
sel[0] => Equal0.IN1
sel[0] => Equal2.IN1
sel[0] => Equal4.IN1
sel[1] => Equal0.IN0
sel[1] => Equal2.IN0
sel[1] => Equal4.IN0
X[0] <= X[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
C <= C$latch.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z$latch.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|alu3:alu_3
A[0] => sum.IN0
A[0] => carry.IN0
A[1] => sum.IN1
A[1] => carry.IN1
A[2] => sum.IN1
A[2] => carry.IN1
A[3] => sum.IN1
A[3] => carry.IN1
A[4] => sum.IN1
A[4] => carry.IN1
A[5] => sum.IN1
A[5] => carry.IN1
A[6] => sum.IN1
A[6] => carry.IN1
A[7] => sum.IN1
A[7] => carry.IN1
A[8] => sum.IN1
A[8] => carry.IN1
A[9] => sum.IN1
A[9] => carry.IN1
A[10] => sum.IN1
A[10] => carry.IN1
A[11] => sum.IN1
A[11] => carry.IN1
A[12] => sum.IN1
A[12] => carry.IN1
A[13] => sum.IN1
A[13] => carry.IN1
A[14] => sum.IN1
A[14] => carry.IN1
A[15] => sum.IN1
A[15] => carry.IN1
B => sum.IN1
B => carry.IN1
X[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
C <= carry.DB_MAX_OUTPUT_PORT_TYPE
Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux
I0[0] => MUX_2x1_4BIT:M4.I0[0]
I0[1] => MUX_2x1_4BIT:M4.I0[1]
I0[2] => MUX_2x1_4BIT:M4.I0[2]
I0[3] => MUX_2x1_4BIT:M4.I0[3]
I0[4] => MUX_2x1_4BIT:M3.I0[0]
I0[5] => MUX_2x1_4BIT:M3.I0[1]
I0[6] => MUX_2x1_4BIT:M3.I0[2]
I0[7] => MUX_2x1_4BIT:M3.I0[3]
I0[8] => MUX_2x1_4BIT:M2.I0[0]
I0[9] => MUX_2x1_4BIT:M2.I0[1]
I0[10] => MUX_2x1_4BIT:M2.I0[2]
I0[11] => MUX_2x1_4BIT:M2.I0[3]
I0[12] => MUX_2x1_4BIT:M1.I0[0]
I0[13] => MUX_2x1_4BIT:M1.I0[1]
I0[14] => MUX_2x1_4BIT:M1.I0[2]
I0[15] => MUX_2x1_4BIT:M1.I0[3]
I1[0] => MUX_2x1_4BIT:M4.I1[0]
I1[1] => MUX_2x1_4BIT:M4.I1[1]
I1[2] => MUX_2x1_4BIT:M4.I1[2]
I1[3] => MUX_2x1_4BIT:M4.I1[3]
I1[4] => MUX_2x1_4BIT:M3.I1[0]
I1[5] => MUX_2x1_4BIT:M3.I1[1]
I1[6] => MUX_2x1_4BIT:M3.I1[2]
I1[7] => MUX_2x1_4BIT:M3.I1[3]
I1[8] => MUX_2x1_4BIT:M2.I1[0]
I1[9] => MUX_2x1_4BIT:M2.I1[1]
I1[10] => MUX_2x1_4BIT:M2.I1[2]
I1[11] => MUX_2x1_4BIT:M2.I1[3]
I1[12] => MUX_2x1_4BIT:M1.I1[0]
I1[13] => MUX_2x1_4BIT:M1.I1[1]
I1[14] => MUX_2x1_4BIT:M1.I1[2]
I1[15] => MUX_2x1_4BIT:M1.I1[3]
Sel_16bit => MUX_2x1_4BIT:M1.Sel
Sel_16bit => MUX_2x1_4BIT:M2.Sel
Sel_16bit => MUX_2x1_4BIT:M3.Sel
Sel_16bit => MUX_2x1_4BIT:M4.Sel
Y[0] <= MUX_2x1_4BIT:M4.Y[0]
Y[1] <= MUX_2x1_4BIT:M4.Y[1]
Y[2] <= MUX_2x1_4BIT:M4.Y[2]
Y[3] <= MUX_2x1_4BIT:M4.Y[3]
Y[4] <= MUX_2x1_4BIT:M3.Y[0]
Y[5] <= MUX_2x1_4BIT:M3.Y[1]
Y[6] <= MUX_2x1_4BIT:M3.Y[2]
Y[7] <= MUX_2x1_4BIT:M3.Y[3]
Y[8] <= MUX_2x1_4BIT:M2.Y[0]
Y[9] <= MUX_2x1_4BIT:M2.Y[1]
Y[10] <= MUX_2x1_4BIT:M2.Y[2]
Y[11] <= MUX_2x1_4BIT:M2.Y[3]
Y[12] <= MUX_2x1_4BIT:M1.Y[0]
Y[13] <= MUX_2x1_4BIT:M1.Y[1]
Y[14] <= MUX_2x1_4BIT:M1.Y[2]
Y[15] <= MUX_2x1_4BIT:M1.Y[3]


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1
I0[0] => MUX_2_1:M4.I0
I0[1] => MUX_2_1:M3.I0
I0[2] => MUX_2_1:M2.I0
I0[3] => MUX_2_1:M1.I0
I1[0] => MUX_2_1:M4.I1
I1[1] => MUX_2_1:M3.I1
I1[2] => MUX_2_1:M2.I1
I1[3] => MUX_2_1:M1.I1
Sel => MUX_2_1:M1.S
Sel => MUX_2_1:M2.S
Sel => MUX_2_1:M3.S
Sel => MUX_2_1:M4.S
Y[0] <= MUX_2_1:M4.Y
Y[1] <= MUX_2_1:M3.Y
Y[2] <= MUX_2_1:M2.Y
Y[3] <= MUX_2_1:M1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M1|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2
I0[0] => MUX_2_1:M4.I0
I0[1] => MUX_2_1:M3.I0
I0[2] => MUX_2_1:M2.I0
I0[3] => MUX_2_1:M1.I0
I1[0] => MUX_2_1:M4.I1
I1[1] => MUX_2_1:M3.I1
I1[2] => MUX_2_1:M2.I1
I1[3] => MUX_2_1:M1.I1
Sel => MUX_2_1:M1.S
Sel => MUX_2_1:M2.S
Sel => MUX_2_1:M3.S
Sel => MUX_2_1:M4.S
Y[0] <= MUX_2_1:M4.Y
Y[1] <= MUX_2_1:M3.Y
Y[2] <= MUX_2_1:M2.Y
Y[3] <= MUX_2_1:M1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M2|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3
I0[0] => MUX_2_1:M4.I0
I0[1] => MUX_2_1:M3.I0
I0[2] => MUX_2_1:M2.I0
I0[3] => MUX_2_1:M1.I0
I1[0] => MUX_2_1:M4.I1
I1[1] => MUX_2_1:M3.I1
I1[2] => MUX_2_1:M2.I1
I1[3] => MUX_2_1:M1.I1
Sel => MUX_2_1:M1.S
Sel => MUX_2_1:M2.S
Sel => MUX_2_1:M3.S
Sel => MUX_2_1:M4.S
Y[0] <= MUX_2_1:M4.Y
Y[1] <= MUX_2_1:M3.Y
Y[2] <= MUX_2_1:M2.Y
Y[3] <= MUX_2_1:M1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M3|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4
I0[0] => MUX_2_1:M4.I0
I0[1] => MUX_2_1:M3.I0
I0[2] => MUX_2_1:M2.I0
I0[3] => MUX_2_1:M1.I0
I1[0] => MUX_2_1:M4.I1
I1[1] => MUX_2_1:M3.I1
I1[2] => MUX_2_1:M2.I1
I1[3] => MUX_2_1:M1.I1
Sel => MUX_2_1:M1.S
Sel => MUX_2_1:M2.S
Sel => MUX_2_1:M3.S
Sel => MUX_2_1:M4.S
Y[0] <= MUX_2_1:M4.Y
Y[1] <= MUX_2_1:M3.Y
Y[2] <= MUX_2_1:M2.Y
Y[3] <= MUX_2_1:M1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_2x1_16BIT:alu4a_mux|MUX_2X1_4BIT:M4|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|alu4:alu_4
A[0] => X[0].DATAIN
A[1] => sum.IN0
A[1] => carry.IN0
A[2] => carry.IN0
A[2] => carry.IN0
A[3] => carry.IN0
A[3] => carry.IN0
A[4] => carry.IN0
A[4] => carry.IN0
A[5] => carry.IN0
A[5] => carry.IN0
A[6] => carry.IN0
A[6] => carry.IN0
A[7] => carry.IN0
A[7] => carry.IN0
A[8] => carry.IN0
A[8] => carry.IN0
A[9] => carry.IN0
A[9] => carry.IN0
A[10] => carry.IN0
A[10] => carry.IN0
A[11] => carry.IN0
A[11] => carry.IN0
A[12] => carry.IN0
A[12] => carry.IN0
A[13] => carry.IN0
A[13] => carry.IN0
A[14] => carry.IN0
A[14] => carry.IN0
A[15] => sum.IN0
B[0] => sum.IN1
B[0] => carry.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[14] => sum.IN1
B[15] => ~NO_FANOUT~
X[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
X[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|EXMA:exma_pipeline_register
Mem1_D[0] => Mem1_D_out[0]~reg0.DATAIN
Mem1_D[1] => Mem1_D_out[1]~reg0.DATAIN
Mem1_D[2] => Mem1_D_out[2]~reg0.DATAIN
Mem1_D[3] => Mem1_D_out[3]~reg0.DATAIN
Mem1_D[4] => Mem1_D_out[4]~reg0.DATAIN
Mem1_D[5] => Mem1_D_out[5]~reg0.DATAIN
Mem1_D[6] => Mem1_D_out[6]~reg0.DATAIN
Mem1_D[7] => Mem1_D_out[7]~reg0.DATAIN
Mem1_D[8] => Mem1_D_out[8]~reg0.DATAIN
Mem1_D[9] => Mem1_D_out[9]~reg0.DATAIN
Mem1_D[10] => Mem1_D_out[10]~reg0.DATAIN
Mem1_D[11] => Mem1_D_out[11]~reg0.DATAIN
Mem1_D[12] => Mem1_D_out[12]~reg0.DATAIN
Mem1_D[13] => Mem1_D_out[13]~reg0.DATAIN
Mem1_D[14] => Mem1_D_out[14]~reg0.DATAIN
Mem1_D[15] => Mem1_D_out[15]~reg0.DATAIN
PC[0] => PC_out[0]~reg0.DATAIN
PC[1] => PC_out[1]~reg0.DATAIN
PC[2] => PC_out[2]~reg0.DATAIN
PC[3] => PC_out[3]~reg0.DATAIN
PC[4] => PC_out[4]~reg0.DATAIN
PC[5] => PC_out[5]~reg0.DATAIN
PC[6] => PC_out[6]~reg0.DATAIN
PC[7] => PC_out[7]~reg0.DATAIN
PC[8] => PC_out[8]~reg0.DATAIN
PC[9] => PC_out[9]~reg0.DATAIN
PC[10] => PC_out[10]~reg0.DATAIN
PC[11] => PC_out[11]~reg0.DATAIN
PC[12] => PC_out[12]~reg0.DATAIN
PC[13] => PC_out[13]~reg0.DATAIN
PC[14] => PC_out[14]~reg0.DATAIN
PC[15] => PC_out[15]~reg0.DATAIN
alu1_C[0] => alu1_C_out[0]~reg0.DATAIN
alu1_C[1] => alu1_C_out[1]~reg0.DATAIN
alu1_C[2] => alu1_C_out[2]~reg0.DATAIN
alu1_C[3] => alu1_C_out[3]~reg0.DATAIN
alu1_C[4] => alu1_C_out[4]~reg0.DATAIN
alu1_C[5] => alu1_C_out[5]~reg0.DATAIN
alu1_C[6] => alu1_C_out[6]~reg0.DATAIN
alu1_C[7] => alu1_C_out[7]~reg0.DATAIN
alu1_C[8] => alu1_C_out[8]~reg0.DATAIN
alu1_C[9] => alu1_C_out[9]~reg0.DATAIN
alu1_C[10] => alu1_C_out[10]~reg0.DATAIN
alu1_C[11] => alu1_C_out[11]~reg0.DATAIN
alu1_C[12] => alu1_C_out[12]~reg0.DATAIN
alu1_C[13] => alu1_C_out[13]~reg0.DATAIN
alu1_C[14] => alu1_C_out[14]~reg0.DATAIN
alu1_C[15] => alu1_C_out[15]~reg0.DATAIN
RF_D1[0] => RF_D1_out[0]~reg0.DATAIN
RF_D1[1] => RF_D1_out[1]~reg0.DATAIN
RF_D1[2] => RF_D1_out[2]~reg0.DATAIN
RF_D1[3] => RF_D1_out[3]~reg0.DATAIN
RF_D1[4] => RF_D1_out[4]~reg0.DATAIN
RF_D1[5] => RF_D1_out[5]~reg0.DATAIN
RF_D1[6] => RF_D1_out[6]~reg0.DATAIN
RF_D1[7] => RF_D1_out[7]~reg0.DATAIN
RF_D1[8] => RF_D1_out[8]~reg0.DATAIN
RF_D1[9] => RF_D1_out[9]~reg0.DATAIN
RF_D1[10] => RF_D1_out[10]~reg0.DATAIN
RF_D1[11] => RF_D1_out[11]~reg0.DATAIN
RF_D1[12] => RF_D1_out[12]~reg0.DATAIN
RF_D1[13] => RF_D1_out[13]~reg0.DATAIN
RF_D1[14] => RF_D1_out[14]~reg0.DATAIN
RF_D1[15] => RF_D1_out[15]~reg0.DATAIN
RF_D2[0] => RF_D2_out[0]~reg0.DATAIN
RF_D2[1] => RF_D2_out[1]~reg0.DATAIN
RF_D2[2] => RF_D2_out[2]~reg0.DATAIN
RF_D2[3] => RF_D2_out[3]~reg0.DATAIN
RF_D2[4] => RF_D2_out[4]~reg0.DATAIN
RF_D2[5] => RF_D2_out[5]~reg0.DATAIN
RF_D2[6] => RF_D2_out[6]~reg0.DATAIN
RF_D2[7] => RF_D2_out[7]~reg0.DATAIN
RF_D2[8] => RF_D2_out[8]~reg0.DATAIN
RF_D2[9] => RF_D2_out[9]~reg0.DATAIN
RF_D2[10] => RF_D2_out[10]~reg0.DATAIN
RF_D2[11] => RF_D2_out[11]~reg0.DATAIN
RF_D2[12] => RF_D2_out[12]~reg0.DATAIN
RF_D2[13] => RF_D2_out[13]~reg0.DATAIN
RF_D2[14] => RF_D2_out[14]~reg0.DATAIN
RF_D2[15] => RF_D2_out[15]~reg0.DATAIN
SE7[0] => SE7_out[0]~reg0.DATAIN
SE7[1] => SE7_out[1]~reg0.DATAIN
SE7[2] => SE7_out[2]~reg0.DATAIN
SE7[3] => SE7_out[3]~reg0.DATAIN
SE7[4] => SE7_out[4]~reg0.DATAIN
SE7[5] => SE7_out[5]~reg0.DATAIN
SE7[6] => SE7_out[6]~reg0.DATAIN
SE7[7] => SE7_out[7]~reg0.DATAIN
SE7[8] => SE7_out[8]~reg0.DATAIN
SE7[9] => SE7_out[9]~reg0.DATAIN
SE7[10] => SE7_out[10]~reg0.DATAIN
SE7[11] => SE7_out[11]~reg0.DATAIN
SE7[12] => SE7_out[12]~reg0.DATAIN
SE7[13] => SE7_out[13]~reg0.DATAIN
SE7[14] => SE7_out[14]~reg0.DATAIN
SE7[15] => SE7_out[15]~reg0.DATAIN
alu2_X[0] => alu2_X_out[0]~reg0.DATAIN
alu2_X[1] => alu2_X_out[1]~reg0.DATAIN
alu2_X[2] => alu2_X_out[2]~reg0.DATAIN
alu2_X[3] => alu2_X_out[3]~reg0.DATAIN
alu2_X[4] => alu2_X_out[4]~reg0.DATAIN
alu2_X[5] => alu2_X_out[5]~reg0.DATAIN
alu2_X[6] => alu2_X_out[6]~reg0.DATAIN
alu2_X[7] => alu2_X_out[7]~reg0.DATAIN
alu2_X[8] => alu2_X_out[8]~reg0.DATAIN
alu2_X[9] => alu2_X_out[9]~reg0.DATAIN
alu2_X[10] => alu2_X_out[10]~reg0.DATAIN
alu2_X[11] => alu2_X_out[11]~reg0.DATAIN
alu2_X[12] => alu2_X_out[12]~reg0.DATAIN
alu2_X[13] => alu2_X_out[13]~reg0.DATAIN
alu2_X[14] => alu2_X_out[14]~reg0.DATAIN
alu2_X[15] => alu2_X_out[15]~reg0.DATAIN
alu3_X[0] => alu3_X_out[0]~reg0.DATAIN
alu3_X[1] => alu3_X_out[1]~reg0.DATAIN
alu3_X[2] => alu3_X_out[2]~reg0.DATAIN
alu3_X[3] => alu3_X_out[3]~reg0.DATAIN
alu3_X[4] => alu3_X_out[4]~reg0.DATAIN
alu3_X[5] => alu3_X_out[5]~reg0.DATAIN
alu3_X[6] => alu3_X_out[6]~reg0.DATAIN
alu3_X[7] => alu3_X_out[7]~reg0.DATAIN
alu3_X[8] => alu3_X_out[8]~reg0.DATAIN
alu3_X[9] => alu3_X_out[9]~reg0.DATAIN
alu3_X[10] => alu3_X_out[10]~reg0.DATAIN
alu3_X[11] => alu3_X_out[11]~reg0.DATAIN
alu3_X[12] => alu3_X_out[12]~reg0.DATAIN
alu3_X[13] => alu3_X_out[13]~reg0.DATAIN
alu3_X[14] => alu3_X_out[14]~reg0.DATAIN
alu3_X[15] => alu3_X_out[15]~reg0.DATAIN
opcode[0] => opcode_out[0]~reg0.DATAIN
opcode[0] => Equal0.IN1
opcode[1] => opcode_out[1]~reg0.DATAIN
opcode[1] => Equal0.IN3
opcode[2] => opcode_out[2]~reg0.DATAIN
opcode[2] => Equal0.IN0
opcode[3] => opcode_out[3]~reg0.DATAIN
opcode[3] => Equal0.IN2
D_11_9[0] => D_11_9_out[0]~reg0.DATAIN
D_11_9[1] => D_11_9_out[1]~reg0.DATAIN
D_11_9[2] => D_11_9_out[2]~reg0.DATAIN
D_8_6[0] => D_8_6_out[0]~reg0.DATAIN
D_8_6[1] => D_8_6_out[1]~reg0.DATAIN
D_8_6[2] => D_8_6_out[2]~reg0.DATAIN
D_5_0[0] => D_5_0_out[0]~reg0.DATAIN
D_5_0[1] => D_5_0_out[1]~reg0.DATAIN
D_5_0[2] => D_5_0_out[2]~reg0.DATAIN
D_5_0[3] => D_5_0_out[3]~reg0.DATAIN
D_5_0[4] => D_5_0_out[4]~reg0.DATAIN
D_5_0[5] => D_5_0_out[5]~reg0.DATAIN
D_8_0[0] => D_8_0_out[0]~reg0.DATAIN
D_8_0[1] => D_8_0_out[1]~reg0.DATAIN
D_8_0[2] => D_8_0_out[2]~reg0.DATAIN
D_8_0[3] => D_8_0_out[3]~reg0.DATAIN
D_8_0[4] => D_8_0_out[4]~reg0.DATAIN
D_8_0[5] => D_8_0_out[5]~reg0.DATAIN
D_8_0[6] => D_8_0_out[6]~reg0.DATAIN
D_8_0[7] => D_8_0_out[7]~reg0.DATAIN
D_8_0[8] => D_8_0_out[8]~reg0.DATAIN
D_5_3[0] => D_5_3_out[0]~reg0.DATAIN
D_5_3[1] => D_5_3_out[1]~reg0.DATAIN
D_5_3[2] => D_5_3_out[2]~reg0.DATAIN
D_7_0[0] => D_7_0_out[0]~reg0.DATAIN
D_7_0[1] => D_7_0_out[1]~reg0.DATAIN
D_7_0[2] => D_7_0_out[2]~reg0.DATAIN
D_7_0[3] => D_7_0_out[3]~reg0.DATAIN
D_7_0[4] => D_7_0_out[4]~reg0.DATAIN
D_7_0[5] => D_7_0_out[5]~reg0.DATAIN
D_7_0[6] => D_7_0_out[6]~reg0.DATAIN
D_7_0[7] => D_7_0_out[7]~reg0.DATAIN
opcode_out[0] <= opcode_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_11_9_out[0] <= D_11_9_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_11_9_out[1] <= D_11_9_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_11_9_out[2] <= D_11_9_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_6_out[0] <= D_8_6_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_6_out[1] <= D_8_6_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_6_out[2] <= D_8_6_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[0] <= D_5_0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[1] <= D_5_0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[2] <= D_5_0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[3] <= D_5_0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[4] <= D_5_0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[5] <= D_5_0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[0] <= D_8_0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[1] <= D_8_0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[2] <= D_8_0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[3] <= D_8_0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[4] <= D_8_0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[5] <= D_8_0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[6] <= D_8_0_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[7] <= D_8_0_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[8] <= D_8_0_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_3_out[0] <= D_5_3_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_3_out[1] <= D_5_3_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_3_out[2] <= D_5_3_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[0] <= D_7_0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[1] <= D_7_0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[2] <= D_7_0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[3] <= D_7_0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[4] <= D_7_0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[5] <= D_7_0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[6] <= D_7_0_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[7] <= D_7_0_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[0] <= Mem1_D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[1] <= Mem1_D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[2] <= Mem1_D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[3] <= Mem1_D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[4] <= Mem1_D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[5] <= Mem1_D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[6] <= Mem1_D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[7] <= Mem1_D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[8] <= Mem1_D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[9] <= Mem1_D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[10] <= Mem1_D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[11] <= Mem1_D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[12] <= Mem1_D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[13] <= Mem1_D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[14] <= Mem1_D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[15] <= Mem1_D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[0] <= PC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[0] <= alu1_C_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[1] <= alu1_C_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[2] <= alu1_C_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[3] <= alu1_C_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[4] <= alu1_C_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[5] <= alu1_C_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[6] <= alu1_C_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[7] <= alu1_C_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[8] <= alu1_C_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[9] <= alu1_C_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[10] <= alu1_C_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[11] <= alu1_C_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[12] <= alu1_C_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[13] <= alu1_C_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[14] <= alu1_C_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[15] <= alu1_C_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[0] <= RF_D1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[1] <= RF_D1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[2] <= RF_D1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[3] <= RF_D1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[4] <= RF_D1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[5] <= RF_D1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[6] <= RF_D1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[7] <= RF_D1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[8] <= RF_D1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[9] <= RF_D1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[10] <= RF_D1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[11] <= RF_D1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[12] <= RF_D1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[13] <= RF_D1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[14] <= RF_D1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[15] <= RF_D1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[0] <= RF_D2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[1] <= RF_D2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[2] <= RF_D2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[3] <= RF_D2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[4] <= RF_D2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[5] <= RF_D2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[6] <= RF_D2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[7] <= RF_D2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[8] <= RF_D2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[9] <= RF_D2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[10] <= RF_D2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[11] <= RF_D2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[12] <= RF_D2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[13] <= RF_D2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[14] <= RF_D2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[15] <= RF_D2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[0] <= SE7_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[1] <= SE7_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[2] <= SE7_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[3] <= SE7_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[4] <= SE7_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[5] <= SE7_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[6] <= SE7_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[7] <= SE7_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[8] <= SE7_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[9] <= SE7_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[10] <= SE7_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[11] <= SE7_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[12] <= SE7_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[13] <= SE7_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[14] <= SE7_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[15] <= SE7_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[0] <= alu2_X_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[1] <= alu2_X_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[2] <= alu2_X_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[3] <= alu2_X_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[4] <= alu2_X_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[5] <= alu2_X_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[6] <= alu2_X_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[7] <= alu2_X_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[8] <= alu2_X_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[9] <= alu2_X_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[10] <= alu2_X_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[11] <= alu2_X_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[12] <= alu2_X_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[13] <= alu2_X_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[14] <= alu2_X_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[15] <= alu2_X_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[0] <= alu3_X_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[1] <= alu3_X_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[2] <= alu3_X_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[3] <= alu3_X_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[4] <= alu3_X_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[5] <= alu3_X_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[6] <= alu3_X_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[7] <= alu3_X_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[8] <= alu3_X_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[9] <= alu3_X_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[10] <= alu3_X_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[11] <= alu3_X_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[12] <= alu3_X_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[13] <= alu3_X_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[14] <= alu3_X_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[15] <= alu3_X_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disable_wb <= disable_wb~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_write <= M_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags_out[0] <= flags_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags_out[1] <= flags_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disable => M_write.OUTPUTSELECT
disable => disable_wb~reg0.DATAIN
clk => disable_wb~reg0.CLK
clk => M_write~reg0.CLK
clk => alu1_C_out[0]~reg0.CLK
clk => alu1_C_out[1]~reg0.CLK
clk => alu1_C_out[2]~reg0.CLK
clk => alu1_C_out[3]~reg0.CLK
clk => alu1_C_out[4]~reg0.CLK
clk => alu1_C_out[5]~reg0.CLK
clk => alu1_C_out[6]~reg0.CLK
clk => alu1_C_out[7]~reg0.CLK
clk => alu1_C_out[8]~reg0.CLK
clk => alu1_C_out[9]~reg0.CLK
clk => alu1_C_out[10]~reg0.CLK
clk => alu1_C_out[11]~reg0.CLK
clk => alu1_C_out[12]~reg0.CLK
clk => alu1_C_out[13]~reg0.CLK
clk => alu1_C_out[14]~reg0.CLK
clk => alu1_C_out[15]~reg0.CLK
clk => Mem1_D_out[0]~reg0.CLK
clk => Mem1_D_out[1]~reg0.CLK
clk => Mem1_D_out[2]~reg0.CLK
clk => Mem1_D_out[3]~reg0.CLK
clk => Mem1_D_out[4]~reg0.CLK
clk => Mem1_D_out[5]~reg0.CLK
clk => Mem1_D_out[6]~reg0.CLK
clk => Mem1_D_out[7]~reg0.CLK
clk => Mem1_D_out[8]~reg0.CLK
clk => Mem1_D_out[9]~reg0.CLK
clk => Mem1_D_out[10]~reg0.CLK
clk => Mem1_D_out[11]~reg0.CLK
clk => Mem1_D_out[12]~reg0.CLK
clk => Mem1_D_out[13]~reg0.CLK
clk => Mem1_D_out[14]~reg0.CLK
clk => Mem1_D_out[15]~reg0.CLK
clk => PC_out[0]~reg0.CLK
clk => PC_out[1]~reg0.CLK
clk => PC_out[2]~reg0.CLK
clk => PC_out[3]~reg0.CLK
clk => PC_out[4]~reg0.CLK
clk => PC_out[5]~reg0.CLK
clk => PC_out[6]~reg0.CLK
clk => PC_out[7]~reg0.CLK
clk => PC_out[8]~reg0.CLK
clk => PC_out[9]~reg0.CLK
clk => PC_out[10]~reg0.CLK
clk => PC_out[11]~reg0.CLK
clk => PC_out[12]~reg0.CLK
clk => PC_out[13]~reg0.CLK
clk => PC_out[14]~reg0.CLK
clk => PC_out[15]~reg0.CLK
clk => D_7_0_out[0]~reg0.CLK
clk => D_7_0_out[1]~reg0.CLK
clk => D_7_0_out[2]~reg0.CLK
clk => D_7_0_out[3]~reg0.CLK
clk => D_7_0_out[4]~reg0.CLK
clk => D_7_0_out[5]~reg0.CLK
clk => D_7_0_out[6]~reg0.CLK
clk => D_7_0_out[7]~reg0.CLK
clk => D_5_3_out[0]~reg0.CLK
clk => D_5_3_out[1]~reg0.CLK
clk => D_5_3_out[2]~reg0.CLK
clk => D_8_0_out[0]~reg0.CLK
clk => D_8_0_out[1]~reg0.CLK
clk => D_8_0_out[2]~reg0.CLK
clk => D_8_0_out[3]~reg0.CLK
clk => D_8_0_out[4]~reg0.CLK
clk => D_8_0_out[5]~reg0.CLK
clk => D_8_0_out[6]~reg0.CLK
clk => D_8_0_out[7]~reg0.CLK
clk => D_8_0_out[8]~reg0.CLK
clk => D_5_0_out[0]~reg0.CLK
clk => D_5_0_out[1]~reg0.CLK
clk => D_5_0_out[2]~reg0.CLK
clk => D_5_0_out[3]~reg0.CLK
clk => D_5_0_out[4]~reg0.CLK
clk => D_5_0_out[5]~reg0.CLK
clk => D_8_6_out[0]~reg0.CLK
clk => D_8_6_out[1]~reg0.CLK
clk => D_8_6_out[2]~reg0.CLK
clk => D_11_9_out[0]~reg0.CLK
clk => D_11_9_out[1]~reg0.CLK
clk => D_11_9_out[2]~reg0.CLK
clk => opcode_out[0]~reg0.CLK
clk => opcode_out[1]~reg0.CLK
clk => opcode_out[2]~reg0.CLK
clk => opcode_out[3]~reg0.CLK
clk => RF_D2_out[0]~reg0.CLK
clk => RF_D2_out[1]~reg0.CLK
clk => RF_D2_out[2]~reg0.CLK
clk => RF_D2_out[3]~reg0.CLK
clk => RF_D2_out[4]~reg0.CLK
clk => RF_D2_out[5]~reg0.CLK
clk => RF_D2_out[6]~reg0.CLK
clk => RF_D2_out[7]~reg0.CLK
clk => RF_D2_out[8]~reg0.CLK
clk => RF_D2_out[9]~reg0.CLK
clk => RF_D2_out[10]~reg0.CLK
clk => RF_D2_out[11]~reg0.CLK
clk => RF_D2_out[12]~reg0.CLK
clk => RF_D2_out[13]~reg0.CLK
clk => RF_D2_out[14]~reg0.CLK
clk => RF_D2_out[15]~reg0.CLK
clk => RF_D1_out[0]~reg0.CLK
clk => RF_D1_out[1]~reg0.CLK
clk => RF_D1_out[2]~reg0.CLK
clk => RF_D1_out[3]~reg0.CLK
clk => RF_D1_out[4]~reg0.CLK
clk => RF_D1_out[5]~reg0.CLK
clk => RF_D1_out[6]~reg0.CLK
clk => RF_D1_out[7]~reg0.CLK
clk => RF_D1_out[8]~reg0.CLK
clk => RF_D1_out[9]~reg0.CLK
clk => RF_D1_out[10]~reg0.CLK
clk => RF_D1_out[11]~reg0.CLK
clk => RF_D1_out[12]~reg0.CLK
clk => RF_D1_out[13]~reg0.CLK
clk => RF_D1_out[14]~reg0.CLK
clk => RF_D1_out[15]~reg0.CLK
clk => flags_out[0]~reg0.CLK
clk => flags_out[1]~reg0.CLK
clk => alu2_X_out[0]~reg0.CLK
clk => alu2_X_out[1]~reg0.CLK
clk => alu2_X_out[2]~reg0.CLK
clk => alu2_X_out[3]~reg0.CLK
clk => alu2_X_out[4]~reg0.CLK
clk => alu2_X_out[5]~reg0.CLK
clk => alu2_X_out[6]~reg0.CLK
clk => alu2_X_out[7]~reg0.CLK
clk => alu2_X_out[8]~reg0.CLK
clk => alu2_X_out[9]~reg0.CLK
clk => alu2_X_out[10]~reg0.CLK
clk => alu2_X_out[11]~reg0.CLK
clk => alu2_X_out[12]~reg0.CLK
clk => alu2_X_out[13]~reg0.CLK
clk => alu2_X_out[14]~reg0.CLK
clk => alu2_X_out[15]~reg0.CLK
clk => alu3_X_out[0]~reg0.CLK
clk => alu3_X_out[1]~reg0.CLK
clk => alu3_X_out[2]~reg0.CLK
clk => alu3_X_out[3]~reg0.CLK
clk => alu3_X_out[4]~reg0.CLK
clk => alu3_X_out[5]~reg0.CLK
clk => alu3_X_out[6]~reg0.CLK
clk => alu3_X_out[7]~reg0.CLK
clk => alu3_X_out[8]~reg0.CLK
clk => alu3_X_out[9]~reg0.CLK
clk => alu3_X_out[10]~reg0.CLK
clk => alu3_X_out[11]~reg0.CLK
clk => alu3_X_out[12]~reg0.CLK
clk => alu3_X_out[13]~reg0.CLK
clk => alu3_X_out[14]~reg0.CLK
clk => alu3_X_out[15]~reg0.CLK
clk => SE7_out[0]~reg0.CLK
clk => SE7_out[1]~reg0.CLK
clk => SE7_out[2]~reg0.CLK
clk => SE7_out[3]~reg0.CLK
clk => SE7_out[4]~reg0.CLK
clk => SE7_out[5]~reg0.CLK
clk => SE7_out[6]~reg0.CLK
clk => SE7_out[7]~reg0.CLK
clk => SE7_out[8]~reg0.CLK
clk => SE7_out[9]~reg0.CLK
clk => SE7_out[10]~reg0.CLK
clk => SE7_out[11]~reg0.CLK
clk => SE7_out[12]~reg0.CLK
clk => SE7_out[13]~reg0.CLK
clk => SE7_out[14]~reg0.CLK
clk => SE7_out[15]~reg0.CLK
alu2_C => flags_out[1]~reg0.DATAIN
alu2_Z => flags_out[0]~reg0.DATAIN


|DUT|processor:add_instance|hazard_EX:hazard_block
RREX_opcode[0] => Equal10.IN3
RREX_opcode[0] => Equal11.IN2
RREX_opcode[0] => Equal17.IN3
RREX_opcode[0] => Equal18.IN3
RREX_opcode[0] => Equal34.IN1
RREX_opcode[0] => Equal35.IN3
RREX_opcode[0] => Equal36.IN3
RREX_opcode[0] => Equal37.IN2
RREX_opcode[0] => Equal39.IN3
RREX_opcode[1] => Equal10.IN2
RREX_opcode[1] => Equal11.IN3
RREX_opcode[1] => Equal17.IN2
RREX_opcode[1] => Equal18.IN2
RREX_opcode[1] => Equal34.IN0
RREX_opcode[1] => Equal35.IN0
RREX_opcode[1] => Equal36.IN2
RREX_opcode[1] => Equal37.IN1
RREX_opcode[1] => Equal39.IN1
RREX_opcode[2] => Equal10.IN1
RREX_opcode[2] => Equal11.IN1
RREX_opcode[2] => Equal17.IN1
RREX_opcode[2] => Equal18.IN1
RREX_opcode[2] => Equal34.IN3
RREX_opcode[2] => Equal35.IN2
RREX_opcode[2] => Equal36.IN1
RREX_opcode[2] => Equal37.IN0
RREX_opcode[2] => Equal39.IN0
RREX_opcode[3] => Equal10.IN0
RREX_opcode[3] => Equal11.IN0
RREX_opcode[3] => Equal17.IN0
RREX_opcode[3] => Equal18.IN0
RREX_opcode[3] => Equal34.IN2
RREX_opcode[3] => Equal35.IN1
RREX_opcode[3] => Equal36.IN0
RREX_opcode[3] => Equal37.IN3
RREX_opcode[3] => Equal39.IN2
EXMA_opcode[0] => Equal0.IN3
EXMA_opcode[0] => Equal1.IN2
EXMA_opcode[0] => Equal4.IN3
EXMA_opcode[0] => Equal6.IN3
EXMA_opcode[0] => Equal15.IN2
EXMA_opcode[1] => Equal0.IN2
EXMA_opcode[1] => Equal1.IN3
EXMA_opcode[1] => Equal4.IN2
EXMA_opcode[1] => Equal6.IN2
EXMA_opcode[1] => Equal15.IN1
EXMA_opcode[2] => Equal0.IN1
EXMA_opcode[2] => Equal1.IN1
EXMA_opcode[2] => Equal4.IN1
EXMA_opcode[2] => Equal6.IN1
EXMA_opcode[2] => Equal15.IN3
EXMA_opcode[3] => Equal0.IN0
EXMA_opcode[3] => Equal1.IN0
EXMA_opcode[3] => Equal4.IN0
EXMA_opcode[3] => Equal6.IN0
EXMA_opcode[3] => Equal15.IN0
MAWB_opcode[0] => Equal2.IN3
MAWB_opcode[0] => Equal3.IN2
MAWB_opcode[0] => Equal5.IN3
MAWB_opcode[0] => Equal7.IN3
MAWB_opcode[0] => Equal8.IN2
MAWB_opcode[1] => Equal2.IN2
MAWB_opcode[1] => Equal3.IN3
MAWB_opcode[1] => Equal5.IN2
MAWB_opcode[1] => Equal7.IN2
MAWB_opcode[1] => Equal8.IN1
MAWB_opcode[2] => Equal2.IN1
MAWB_opcode[2] => Equal3.IN1
MAWB_opcode[2] => Equal5.IN1
MAWB_opcode[2] => Equal7.IN1
MAWB_opcode[2] => Equal8.IN3
MAWB_opcode[3] => Equal2.IN0
MAWB_opcode[3] => Equal3.IN0
MAWB_opcode[3] => Equal5.IN0
MAWB_opcode[3] => Equal7.IN0
MAWB_opcode[3] => Equal8.IN0
RREX_11_9[0] => Equal20.IN2
RREX_11_9[0] => Equal23.IN2
RREX_11_9[0] => Equal27.IN2
RREX_11_9[0] => Equal28.IN2
RREX_11_9[0] => Equal29.IN2
RREX_11_9[0] => Equal30.IN2
RREX_11_9[0] => Equal16.IN2
RREX_11_9[1] => Equal20.IN1
RREX_11_9[1] => Equal23.IN1
RREX_11_9[1] => Equal27.IN1
RREX_11_9[1] => Equal28.IN1
RREX_11_9[1] => Equal29.IN1
RREX_11_9[1] => Equal30.IN1
RREX_11_9[1] => Equal16.IN1
RREX_11_9[2] => Equal20.IN0
RREX_11_9[2] => Equal23.IN0
RREX_11_9[2] => Equal27.IN0
RREX_11_9[2] => Equal28.IN0
RREX_11_9[2] => Equal29.IN0
RREX_11_9[2] => Equal30.IN0
RREX_11_9[2] => Equal16.IN0
RREX_8_6[0] => Equal26.IN2
RREX_8_6[0] => Equal31.IN2
RREX_8_6[0] => Equal32.IN2
RREX_8_6[0] => Equal33.IN2
RREX_8_6[0] => Equal19.IN2
RREX_8_6[1] => Equal26.IN1
RREX_8_6[1] => Equal31.IN1
RREX_8_6[1] => Equal32.IN1
RREX_8_6[1] => Equal33.IN1
RREX_8_6[1] => Equal19.IN1
RREX_8_6[2] => Equal26.IN0
RREX_8_6[2] => Equal31.IN0
RREX_8_6[2] => Equal32.IN0
RREX_8_6[2] => Equal33.IN0
RREX_8_6[2] => Equal19.IN0
RREX_5_3[0] => Equal9.IN2
RREX_5_3[1] => Equal9.IN1
RREX_5_3[2] => Equal9.IN0
EXMA_11_9[0] => Equal26.IN5
EXMA_11_9[0] => Equal28.IN5
EXMA_11_9[0] => Equal14.IN2
EXMA_11_9[1] => Equal26.IN4
EXMA_11_9[1] => Equal28.IN4
EXMA_11_9[1] => Equal14.IN1
EXMA_11_9[2] => Equal26.IN3
EXMA_11_9[2] => Equal28.IN3
EXMA_11_9[2] => Equal14.IN0
EXMA_8_6[0] => Equal30.IN5
EXMA_8_6[1] => Equal30.IN4
EXMA_8_6[2] => Equal30.IN3
EXMA_5_3[0] => Equal23.IN5
EXMA_5_3[0] => Equal32.IN5
EXMA_5_3[1] => Equal23.IN4
EXMA_5_3[1] => Equal32.IN4
EXMA_5_3[2] => Equal23.IN3
EXMA_5_3[2] => Equal32.IN3
MAWB_11_9[0] => Equal27.IN5
MAWB_11_9[0] => Equal33.IN5
MAWB_11_9[1] => Equal27.IN4
MAWB_11_9[1] => Equal33.IN4
MAWB_11_9[2] => Equal27.IN3
MAWB_11_9[2] => Equal33.IN3
MAWB_8_6[0] => Equal29.IN5
MAWB_8_6[1] => Equal29.IN4
MAWB_8_6[2] => Equal29.IN3
MAWB_5_3[0] => Equal20.IN5
MAWB_5_3[0] => Equal31.IN5
MAWB_5_3[1] => Equal20.IN4
MAWB_5_3[1] => Equal31.IN4
MAWB_5_3[2] => Equal20.IN3
MAWB_5_3[2] => Equal31.IN3
RREX_2_0[0] => Equal12.IN2
RREX_2_0[0] => Equal13.IN2
RREX_2_0[1] => Equal12.IN1
RREX_2_0[1] => Equal13.IN1
RREX_2_0[2] => Equal12.IN0
RREX_2_0[2] => Equal13.IN0
EXMA_2_0[0] => Equal24.IN2
EXMA_2_0[0] => Equal25.IN2
EXMA_2_0[1] => Equal24.IN1
EXMA_2_0[1] => Equal25.IN1
EXMA_2_0[2] => Equal24.IN0
EXMA_2_0[2] => Equal25.IN0
MAWB_2_0[0] => Equal21.IN2
MAWB_2_0[0] => Equal22.IN2
MAWB_2_0[1] => Equal21.IN1
MAWB_2_0[1] => Equal22.IN1
MAWB_2_0[2] => Equal21.IN0
MAWB_2_0[2] => Equal22.IN0
RREX_state_disable => pc_mux_temp.OUTPUTSELECT
RREX_state_disable => pc_mux_temp.OUTPUTSELECT
RREX_state_disable => pc_mux_temp.OUTPUTSELECT
RREX_state_disable => jalr_jri_jal.IN1
RREX_state_disable => beq.IN1
RREX_state_disable => ble.IN1
RREX_state_disable => blt.IN1
EXMA_state_disable => add_nand_load_op.IN1
MAWB_state_disable => add_nand_load_op.IN1
alu2_c => Equal38.IN0
alu2_c => Equal40.IN1
alu2_c => Equal41.IN0
alu2_z => Equal38.IN1
alu2_z => Equal40.IN0
alu2_z => Equal41.IN1
disable_IFID <= disable_IFID.DB_MAX_OUTPUT_PORT_TYPE
disable_IDRR <= disable_IDRR.DB_MAX_OUTPUT_PORT_TYPE
disable_RREX <= disable_RREX.DB_MAX_OUTPUT_PORT_TYPE
disable_EXMA <= Equal45.DB_MAX_OUTPUT_PORT_TYPE
alu2a_mux[0] <= alu2a_mux_temp.DB_MAX_OUTPUT_PORT_TYPE
alu2a_mux[1] <= alu2a_mux_temp.DB_MAX_OUTPUT_PORT_TYPE
alu2a_mux[2] <= alu2a_mux_temp.DB_MAX_OUTPUT_PORT_TYPE
alu2b_mux[0] <= alu2b_mux_temp.DB_MAX_OUTPUT_PORT_TYPE
alu2b_mux[1] <= alu2b_mux_temp.DB_MAX_OUTPUT_PORT_TYPE
alu2b_mux[2] <= alu2b_mux_temp.DB_MAX_OUTPUT_PORT_TYPE
PC_mux[0] <= pc_mux_temp.DB_MAX_OUTPUT_PORT_TYPE
PC_mux[1] <= pc_mux_temp.DB_MAX_OUTPUT_PORT_TYPE
PC_mux[2] <= pc_mux_temp.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|datamem:mem2
M_add[0] => LessThan0.IN32
M_add[0] => memory_storage.raddr_a[0].DATAB
M_add[1] => LessThan0.IN31
M_add[1] => memory_storage.raddr_a[1].DATAB
M_add[2] => LessThan0.IN30
M_add[2] => memory_storage.raddr_a[2].DATAB
M_add[3] => LessThan0.IN29
M_add[3] => memory_storage.raddr_a[3].DATAB
M_add[4] => LessThan0.IN28
M_add[4] => memory_storage.raddr_a[4].DATAB
M_add[5] => LessThan0.IN27
M_add[5] => memory_storage.raddr_a[5].DATAB
M_add[6] => LessThan0.IN26
M_add[7] => LessThan0.IN25
M_add[8] => LessThan0.IN24
M_add[9] => LessThan0.IN23
M_add[10] => LessThan0.IN22
M_add[11] => LessThan0.IN21
M_add[12] => LessThan0.IN20
M_add[13] => LessThan0.IN19
M_add[14] => LessThan0.IN18
M_add[15] => LessThan0.IN17
M_inp[0] => memory_storage~21.DATAIN
M_inp[0] => memory_storage.DATAIN
M_inp[1] => memory_storage~20.DATAIN
M_inp[1] => memory_storage.DATAIN1
M_inp[2] => memory_storage~19.DATAIN
M_inp[2] => memory_storage.DATAIN2
M_inp[3] => memory_storage~18.DATAIN
M_inp[3] => memory_storage.DATAIN3
M_inp[4] => memory_storage~17.DATAIN
M_inp[4] => memory_storage.DATAIN4
M_inp[5] => memory_storage~16.DATAIN
M_inp[5] => memory_storage.DATAIN5
M_inp[6] => memory_storage~15.DATAIN
M_inp[6] => memory_storage.DATAIN6
M_inp[7] => memory_storage~14.DATAIN
M_inp[7] => memory_storage.DATAIN7
M_inp[8] => memory_storage~13.DATAIN
M_inp[8] => memory_storage.DATAIN8
M_inp[9] => memory_storage~12.DATAIN
M_inp[9] => memory_storage.DATAIN9
M_inp[10] => memory_storage~11.DATAIN
M_inp[10] => memory_storage.DATAIN10
M_inp[11] => memory_storage~10.DATAIN
M_inp[11] => memory_storage.DATAIN11
M_inp[12] => memory_storage~9.DATAIN
M_inp[12] => memory_storage.DATAIN12
M_inp[13] => memory_storage~8.DATAIN
M_inp[13] => memory_storage.DATAIN13
M_inp[14] => memory_storage~7.DATAIN
M_inp[14] => memory_storage.DATAIN14
M_inp[15] => memory_storage~6.DATAIN
M_inp[15] => memory_storage.DATAIN15
M_data[0] <= memory_storage.DATAOUT
M_data[1] <= memory_storage.DATAOUT1
M_data[2] <= memory_storage.DATAOUT2
M_data[3] <= memory_storage.DATAOUT3
M_data[4] <= memory_storage.DATAOUT4
M_data[5] <= memory_storage.DATAOUT5
M_data[6] <= memory_storage.DATAOUT6
M_data[7] <= memory_storage.DATAOUT7
M_data[8] <= memory_storage.DATAOUT8
M_data[9] <= memory_storage.DATAOUT9
M_data[10] <= memory_storage.DATAOUT10
M_data[11] <= memory_storage.DATAOUT11
M_data[12] <= memory_storage.DATAOUT12
M_data[13] <= memory_storage.DATAOUT13
M_data[14] <= memory_storage.DATAOUT14
M_data[15] <= memory_storage.DATAOUT15
clock => memory_storage~22.CLK
clock => memory_storage~0.CLK
clock => memory_storage~1.CLK
clock => memory_storage~2.CLK
clock => memory_storage~3.CLK
clock => memory_storage~4.CLK
clock => memory_storage~5.CLK
clock => memory_storage~6.CLK
clock => memory_storage~7.CLK
clock => memory_storage~8.CLK
clock => memory_storage~9.CLK
clock => memory_storage~10.CLK
clock => memory_storage~11.CLK
clock => memory_storage~12.CLK
clock => memory_storage~13.CLK
clock => memory_storage~14.CLK
clock => memory_storage~15.CLK
clock => memory_storage~16.CLK
clock => memory_storage~17.CLK
clock => memory_storage~18.CLK
clock => memory_storage~19.CLK
clock => memory_storage~20.CLK
clock => memory_storage~21.CLK
clock => memory_storage.CLK0
Mem_W => memory_storage~22.DATAIN
Mem_W => memory_storage.WE


|DUT|processor:add_instance|MAWB:mawb_pipeline_register
Mem1_D[0] => Mem1_D_out[0]~reg0.DATAIN
Mem1_D[0] => Equal4.IN1
Mem1_D[1] => Mem1_D_out[1]~reg0.DATAIN
Mem1_D[1] => Equal4.IN0
Mem1_D[2] => Mem1_D_out[2]~reg0.DATAIN
Mem1_D[3] => Mem1_D_out[3]~reg0.DATAIN
Mem1_D[4] => Mem1_D_out[4]~reg0.DATAIN
Mem1_D[5] => Mem1_D_out[5]~reg0.DATAIN
Mem1_D[6] => Mem1_D_out[6]~reg0.DATAIN
Mem1_D[7] => Mem1_D_out[7]~reg0.DATAIN
Mem1_D[8] => Mem1_D_out[8]~reg0.DATAIN
Mem1_D[9] => Mem1_D_out[9]~reg0.DATAIN
Mem1_D[10] => Mem1_D_out[10]~reg0.DATAIN
Mem1_D[11] => Mem1_D_out[11]~reg0.DATAIN
Mem1_D[12] => Mem1_D_out[12]~reg0.DATAIN
Mem1_D[13] => Mem1_D_out[13]~reg0.DATAIN
Mem1_D[14] => Mem1_D_out[14]~reg0.DATAIN
Mem1_D[15] => Mem1_D_out[15]~reg0.DATAIN
PC[0] => PC_out[0]~reg0.DATAIN
PC[1] => PC_out[1]~reg0.DATAIN
PC[2] => PC_out[2]~reg0.DATAIN
PC[3] => PC_out[3]~reg0.DATAIN
PC[4] => PC_out[4]~reg0.DATAIN
PC[5] => PC_out[5]~reg0.DATAIN
PC[6] => PC_out[6]~reg0.DATAIN
PC[7] => PC_out[7]~reg0.DATAIN
PC[8] => PC_out[8]~reg0.DATAIN
PC[9] => PC_out[9]~reg0.DATAIN
PC[10] => PC_out[10]~reg0.DATAIN
PC[11] => PC_out[11]~reg0.DATAIN
PC[12] => PC_out[12]~reg0.DATAIN
PC[13] => PC_out[13]~reg0.DATAIN
PC[14] => PC_out[14]~reg0.DATAIN
PC[15] => PC_out[15]~reg0.DATAIN
alu1_C[0] => alu1_C_out[0]~reg0.DATAIN
alu1_C[1] => alu1_C_out[1]~reg0.DATAIN
alu1_C[2] => alu1_C_out[2]~reg0.DATAIN
alu1_C[3] => alu1_C_out[3]~reg0.DATAIN
alu1_C[4] => alu1_C_out[4]~reg0.DATAIN
alu1_C[5] => alu1_C_out[5]~reg0.DATAIN
alu1_C[6] => alu1_C_out[6]~reg0.DATAIN
alu1_C[7] => alu1_C_out[7]~reg0.DATAIN
alu1_C[8] => alu1_C_out[8]~reg0.DATAIN
alu1_C[9] => alu1_C_out[9]~reg0.DATAIN
alu1_C[10] => alu1_C_out[10]~reg0.DATAIN
alu1_C[11] => alu1_C_out[11]~reg0.DATAIN
alu1_C[12] => alu1_C_out[12]~reg0.DATAIN
alu1_C[13] => alu1_C_out[13]~reg0.DATAIN
alu1_C[14] => alu1_C_out[14]~reg0.DATAIN
alu1_C[15] => alu1_C_out[15]~reg0.DATAIN
RF_D1[0] => RF_D1_out[0]~reg0.DATAIN
RF_D1[1] => RF_D1_out[1]~reg0.DATAIN
RF_D1[2] => RF_D1_out[2]~reg0.DATAIN
RF_D1[3] => RF_D1_out[3]~reg0.DATAIN
RF_D1[4] => RF_D1_out[4]~reg0.DATAIN
RF_D1[5] => RF_D1_out[5]~reg0.DATAIN
RF_D1[6] => RF_D1_out[6]~reg0.DATAIN
RF_D1[7] => RF_D1_out[7]~reg0.DATAIN
RF_D1[8] => RF_D1_out[8]~reg0.DATAIN
RF_D1[9] => RF_D1_out[9]~reg0.DATAIN
RF_D1[10] => RF_D1_out[10]~reg0.DATAIN
RF_D1[11] => RF_D1_out[11]~reg0.DATAIN
RF_D1[12] => RF_D1_out[12]~reg0.DATAIN
RF_D1[13] => RF_D1_out[13]~reg0.DATAIN
RF_D1[14] => RF_D1_out[14]~reg0.DATAIN
RF_D1[15] => RF_D1_out[15]~reg0.DATAIN
RF_D2[0] => RF_D2_out[0]~reg0.DATAIN
RF_D2[1] => RF_D2_out[1]~reg0.DATAIN
RF_D2[2] => RF_D2_out[2]~reg0.DATAIN
RF_D2[3] => RF_D2_out[3]~reg0.DATAIN
RF_D2[4] => RF_D2_out[4]~reg0.DATAIN
RF_D2[5] => RF_D2_out[5]~reg0.DATAIN
RF_D2[6] => RF_D2_out[6]~reg0.DATAIN
RF_D2[7] => RF_D2_out[7]~reg0.DATAIN
RF_D2[8] => RF_D2_out[8]~reg0.DATAIN
RF_D2[9] => RF_D2_out[9]~reg0.DATAIN
RF_D2[10] => RF_D2_out[10]~reg0.DATAIN
RF_D2[11] => RF_D2_out[11]~reg0.DATAIN
RF_D2[12] => RF_D2_out[12]~reg0.DATAIN
RF_D2[13] => RF_D2_out[13]~reg0.DATAIN
RF_D2[14] => RF_D2_out[14]~reg0.DATAIN
RF_D2[15] => RF_D2_out[15]~reg0.DATAIN
Mem2_D[0] => Mem2_D_out[0]~reg0.DATAIN
Mem2_D[1] => Mem2_D_out[1]~reg0.DATAIN
Mem2_D[2] => Mem2_D_out[2]~reg0.DATAIN
Mem2_D[3] => Mem2_D_out[3]~reg0.DATAIN
Mem2_D[4] => Mem2_D_out[4]~reg0.DATAIN
Mem2_D[5] => Mem2_D_out[5]~reg0.DATAIN
Mem2_D[6] => Mem2_D_out[6]~reg0.DATAIN
Mem2_D[7] => Mem2_D_out[7]~reg0.DATAIN
Mem2_D[8] => Mem2_D_out[8]~reg0.DATAIN
Mem2_D[9] => Mem2_D_out[9]~reg0.DATAIN
Mem2_D[10] => Mem2_D_out[10]~reg0.DATAIN
Mem2_D[11] => Mem2_D_out[11]~reg0.DATAIN
Mem2_D[12] => Mem2_D_out[12]~reg0.DATAIN
Mem2_D[13] => Mem2_D_out[13]~reg0.DATAIN
Mem2_D[14] => Mem2_D_out[14]~reg0.DATAIN
Mem2_D[15] => Mem2_D_out[15]~reg0.DATAIN
SE7[0] => SE7_out[0]~reg0.DATAIN
SE7[1] => SE7_out[1]~reg0.DATAIN
SE7[2] => SE7_out[2]~reg0.DATAIN
SE7[3] => SE7_out[3]~reg0.DATAIN
SE7[4] => SE7_out[4]~reg0.DATAIN
SE7[5] => SE7_out[5]~reg0.DATAIN
SE7[6] => SE7_out[6]~reg0.DATAIN
SE7[7] => SE7_out[7]~reg0.DATAIN
SE7[8] => SE7_out[8]~reg0.DATAIN
SE7[9] => SE7_out[9]~reg0.DATAIN
SE7[10] => SE7_out[10]~reg0.DATAIN
SE7[11] => SE7_out[11]~reg0.DATAIN
SE7[12] => SE7_out[12]~reg0.DATAIN
SE7[13] => SE7_out[13]~reg0.DATAIN
SE7[14] => SE7_out[14]~reg0.DATAIN
SE7[15] => SE7_out[15]~reg0.DATAIN
alu2_X[0] => alu2_X_out[0]~reg0.DATAIN
alu2_X[1] => alu2_X_out[1]~reg0.DATAIN
alu2_X[2] => alu2_X_out[2]~reg0.DATAIN
alu2_X[3] => alu2_X_out[3]~reg0.DATAIN
alu2_X[4] => alu2_X_out[4]~reg0.DATAIN
alu2_X[5] => alu2_X_out[5]~reg0.DATAIN
alu2_X[6] => alu2_X_out[6]~reg0.DATAIN
alu2_X[7] => alu2_X_out[7]~reg0.DATAIN
alu2_X[8] => alu2_X_out[8]~reg0.DATAIN
alu2_X[9] => alu2_X_out[9]~reg0.DATAIN
alu2_X[10] => alu2_X_out[10]~reg0.DATAIN
alu2_X[11] => alu2_X_out[11]~reg0.DATAIN
alu2_X[12] => alu2_X_out[12]~reg0.DATAIN
alu2_X[13] => alu2_X_out[13]~reg0.DATAIN
alu2_X[14] => alu2_X_out[14]~reg0.DATAIN
alu2_X[15] => alu2_X_out[15]~reg0.DATAIN
alu3_X[0] => alu3_X_out[0]~reg0.DATAIN
alu3_X[1] => alu3_X_out[1]~reg0.DATAIN
alu3_X[2] => alu3_X_out[2]~reg0.DATAIN
alu3_X[3] => alu3_X_out[3]~reg0.DATAIN
alu3_X[4] => alu3_X_out[4]~reg0.DATAIN
alu3_X[5] => alu3_X_out[5]~reg0.DATAIN
alu3_X[6] => alu3_X_out[6]~reg0.DATAIN
alu3_X[7] => alu3_X_out[7]~reg0.DATAIN
alu3_X[8] => alu3_X_out[8]~reg0.DATAIN
alu3_X[9] => alu3_X_out[9]~reg0.DATAIN
alu3_X[10] => alu3_X_out[10]~reg0.DATAIN
alu3_X[11] => alu3_X_out[11]~reg0.DATAIN
alu3_X[12] => alu3_X_out[12]~reg0.DATAIN
alu3_X[13] => alu3_X_out[13]~reg0.DATAIN
alu3_X[14] => alu3_X_out[14]~reg0.DATAIN
alu3_X[15] => alu3_X_out[15]~reg0.DATAIN
opcode[0] => opcode_out[0]~reg0.DATAIN
opcode[0] => Equal0.IN1
opcode[0] => Equal3.IN1
opcode[0] => Equal5.IN1
opcode[0] => Equal7.IN1
opcode[0] => Equal8.IN3
opcode[0] => Equal9.IN3
opcode[1] => opcode_out[1]~reg0.DATAIN
opcode[1] => Equal0.IN3
opcode[1] => Equal1.IN2
opcode[1] => Equal3.IN0
opcode[1] => Equal5.IN0
opcode[1] => Equal7.IN0
opcode[1] => Equal8.IN2
opcode[1] => Equal9.IN2
opcode[2] => opcode_out[2]~reg0.DATAIN
opcode[2] => Equal0.IN0
opcode[2] => Equal1.IN1
opcode[2] => Equal2.IN1
opcode[2] => Equal5.IN3
opcode[2] => Equal6.IN0
opcode[2] => Equal8.IN1
opcode[2] => Equal9.IN0
opcode[3] => opcode_out[3]~reg0.DATAIN
opcode[3] => process_0.IN1
opcode[3] => Equal0.IN2
opcode[3] => Equal1.IN0
opcode[3] => Equal2.IN0
opcode[3] => Equal5.IN2
opcode[3] => Equal6.IN1
opcode[3] => Equal8.IN0
opcode[3] => Equal9.IN1
D_11_9[0] => D_11_9_out[0]~reg0.DATAIN
D_11_9[1] => D_11_9_out[1]~reg0.DATAIN
D_11_9[2] => D_11_9_out[2]~reg0.DATAIN
D_8_6[0] => D_8_6_out[0]~reg0.DATAIN
D_8_6[1] => D_8_6_out[1]~reg0.DATAIN
D_8_6[2] => D_8_6_out[2]~reg0.DATAIN
D_5_0[0] => D_5_0_out[0]~reg0.DATAIN
D_5_0[1] => D_5_0_out[1]~reg0.DATAIN
D_5_0[2] => D_5_0_out[2]~reg0.DATAIN
D_5_0[3] => D_5_0_out[3]~reg0.DATAIN
D_5_0[4] => D_5_0_out[4]~reg0.DATAIN
D_5_0[5] => D_5_0_out[5]~reg0.DATAIN
D_8_0[0] => D_8_0_out[0]~reg0.DATAIN
D_8_0[1] => D_8_0_out[1]~reg0.DATAIN
D_8_0[2] => D_8_0_out[2]~reg0.DATAIN
D_8_0[3] => D_8_0_out[3]~reg0.DATAIN
D_8_0[4] => D_8_0_out[4]~reg0.DATAIN
D_8_0[5] => D_8_0_out[5]~reg0.DATAIN
D_8_0[6] => D_8_0_out[6]~reg0.DATAIN
D_8_0[7] => D_8_0_out[7]~reg0.DATAIN
D_8_0[8] => D_8_0_out[8]~reg0.DATAIN
D_5_3[0] => D_5_3_out[0]~reg0.DATAIN
D_5_3[1] => D_5_3_out[1]~reg0.DATAIN
D_5_3[2] => D_5_3_out[2]~reg0.DATAIN
D_7_0[0] => D_7_0_out[0]~reg0.DATAIN
D_7_0[1] => D_7_0_out[1]~reg0.DATAIN
D_7_0[2] => D_7_0_out[2]~reg0.DATAIN
D_7_0[3] => D_7_0_out[3]~reg0.DATAIN
D_7_0[4] => D_7_0_out[4]~reg0.DATAIN
D_7_0[5] => D_7_0_out[5]~reg0.DATAIN
D_7_0[6] => D_7_0_out[6]~reg0.DATAIN
D_7_0[7] => D_7_0_out[7]~reg0.DATAIN
opcode_out[0] <= opcode_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_11_9_out[0] <= D_11_9_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_11_9_out[1] <= D_11_9_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_11_9_out[2] <= D_11_9_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_6_out[0] <= D_8_6_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_6_out[1] <= D_8_6_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_6_out[2] <= D_8_6_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[0] <= D_5_0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[1] <= D_5_0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[2] <= D_5_0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[3] <= D_5_0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[4] <= D_5_0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_0_out[5] <= D_5_0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[0] <= D_8_0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[1] <= D_8_0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[2] <= D_8_0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[3] <= D_8_0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[4] <= D_8_0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[5] <= D_8_0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[6] <= D_8_0_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[7] <= D_8_0_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_8_0_out[8] <= D_8_0_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_3_out[0] <= D_5_3_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_3_out[1] <= D_5_3_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_5_3_out[2] <= D_5_3_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[0] <= D_7_0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[1] <= D_7_0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[2] <= D_7_0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[3] <= D_7_0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[4] <= D_7_0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[5] <= D_7_0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[6] <= D_7_0_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_7_0_out[7] <= D_7_0_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[0] <= Mem1_D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[1] <= Mem1_D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[2] <= Mem1_D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[3] <= Mem1_D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[4] <= Mem1_D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[5] <= Mem1_D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[6] <= Mem1_D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[7] <= Mem1_D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[8] <= Mem1_D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[9] <= Mem1_D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[10] <= Mem1_D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[11] <= Mem1_D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[12] <= Mem1_D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[13] <= Mem1_D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[14] <= Mem1_D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem1_D_out[15] <= Mem1_D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[0] <= PC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[0] <= alu1_C_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[1] <= alu1_C_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[2] <= alu1_C_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[3] <= alu1_C_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[4] <= alu1_C_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[5] <= alu1_C_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[6] <= alu1_C_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[7] <= alu1_C_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[8] <= alu1_C_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[9] <= alu1_C_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[10] <= alu1_C_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[11] <= alu1_C_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[12] <= alu1_C_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[13] <= alu1_C_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[14] <= alu1_C_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_C_out[15] <= alu1_C_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[0] <= RF_D1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[1] <= RF_D1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[2] <= RF_D1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[3] <= RF_D1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[4] <= RF_D1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[5] <= RF_D1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[6] <= RF_D1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[7] <= RF_D1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[8] <= RF_D1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[9] <= RF_D1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[10] <= RF_D1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[11] <= RF_D1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[12] <= RF_D1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[13] <= RF_D1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[14] <= RF_D1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D1_out[15] <= RF_D1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[0] <= RF_D2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[1] <= RF_D2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[2] <= RF_D2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[3] <= RF_D2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[4] <= RF_D2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[5] <= RF_D2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[6] <= RF_D2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[7] <= RF_D2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[8] <= RF_D2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[9] <= RF_D2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[10] <= RF_D2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[11] <= RF_D2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[12] <= RF_D2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[13] <= RF_D2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[14] <= RF_D2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_D2_out[15] <= RF_D2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[0] <= Mem2_D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[1] <= Mem2_D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[2] <= Mem2_D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[3] <= Mem2_D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[4] <= Mem2_D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[5] <= Mem2_D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[6] <= Mem2_D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[7] <= Mem2_D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[8] <= Mem2_D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[9] <= Mem2_D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[10] <= Mem2_D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[11] <= Mem2_D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[12] <= Mem2_D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[13] <= Mem2_D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[14] <= Mem2_D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem2_D_out[15] <= Mem2_D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[0] <= SE7_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[1] <= SE7_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[2] <= SE7_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[3] <= SE7_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[4] <= SE7_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[5] <= SE7_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[6] <= SE7_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[7] <= SE7_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[8] <= SE7_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[9] <= SE7_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[10] <= SE7_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[11] <= SE7_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[12] <= SE7_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[13] <= SE7_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[14] <= SE7_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SE7_out[15] <= SE7_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[0] <= alu2_X_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[1] <= alu2_X_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[2] <= alu2_X_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[3] <= alu2_X_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[4] <= alu2_X_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[5] <= alu2_X_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[6] <= alu2_X_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[7] <= alu2_X_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[8] <= alu2_X_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[9] <= alu2_X_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[10] <= alu2_X_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[11] <= alu2_X_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[12] <= alu2_X_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[13] <= alu2_X_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[14] <= alu2_X_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_X_out[15] <= alu2_X_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[0] <= alu3_X_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[1] <= alu3_X_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[2] <= alu3_X_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[3] <= alu3_X_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[4] <= alu3_X_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[5] <= alu3_X_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[6] <= alu3_X_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[7] <= alu3_X_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[8] <= alu3_X_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[9] <= alu3_X_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[10] <= alu3_X_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[11] <= alu3_X_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[12] <= alu3_X_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[13] <= alu3_X_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[14] <= alu3_X_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_X_out[15] <= alu3_X_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disable => rf_w_enable.OUTPUTSELECT
clk => rfa3_mux[0]~reg0.CLK
clk => rfa3_mux[1]~reg0.CLK
clk => rfd3_mux[0]~reg0.CLK
clk => rfd3_mux[1]~reg0.CLK
clk => rf_w_enable~reg0.CLK
clk => alu1_C_out[0]~reg0.CLK
clk => alu1_C_out[1]~reg0.CLK
clk => alu1_C_out[2]~reg0.CLK
clk => alu1_C_out[3]~reg0.CLK
clk => alu1_C_out[4]~reg0.CLK
clk => alu1_C_out[5]~reg0.CLK
clk => alu1_C_out[6]~reg0.CLK
clk => alu1_C_out[7]~reg0.CLK
clk => alu1_C_out[8]~reg0.CLK
clk => alu1_C_out[9]~reg0.CLK
clk => alu1_C_out[10]~reg0.CLK
clk => alu1_C_out[11]~reg0.CLK
clk => alu1_C_out[12]~reg0.CLK
clk => alu1_C_out[13]~reg0.CLK
clk => alu1_C_out[14]~reg0.CLK
clk => alu1_C_out[15]~reg0.CLK
clk => Mem1_D_out[0]~reg0.CLK
clk => Mem1_D_out[1]~reg0.CLK
clk => Mem1_D_out[2]~reg0.CLK
clk => Mem1_D_out[3]~reg0.CLK
clk => Mem1_D_out[4]~reg0.CLK
clk => Mem1_D_out[5]~reg0.CLK
clk => Mem1_D_out[6]~reg0.CLK
clk => Mem1_D_out[7]~reg0.CLK
clk => Mem1_D_out[8]~reg0.CLK
clk => Mem1_D_out[9]~reg0.CLK
clk => Mem1_D_out[10]~reg0.CLK
clk => Mem1_D_out[11]~reg0.CLK
clk => Mem1_D_out[12]~reg0.CLK
clk => Mem1_D_out[13]~reg0.CLK
clk => Mem1_D_out[14]~reg0.CLK
clk => Mem1_D_out[15]~reg0.CLK
clk => PC_out[0]~reg0.CLK
clk => PC_out[1]~reg0.CLK
clk => PC_out[2]~reg0.CLK
clk => PC_out[3]~reg0.CLK
clk => PC_out[4]~reg0.CLK
clk => PC_out[5]~reg0.CLK
clk => PC_out[6]~reg0.CLK
clk => PC_out[7]~reg0.CLK
clk => PC_out[8]~reg0.CLK
clk => PC_out[9]~reg0.CLK
clk => PC_out[10]~reg0.CLK
clk => PC_out[11]~reg0.CLK
clk => PC_out[12]~reg0.CLK
clk => PC_out[13]~reg0.CLK
clk => PC_out[14]~reg0.CLK
clk => PC_out[15]~reg0.CLK
clk => D_7_0_out[0]~reg0.CLK
clk => D_7_0_out[1]~reg0.CLK
clk => D_7_0_out[2]~reg0.CLK
clk => D_7_0_out[3]~reg0.CLK
clk => D_7_0_out[4]~reg0.CLK
clk => D_7_0_out[5]~reg0.CLK
clk => D_7_0_out[6]~reg0.CLK
clk => D_7_0_out[7]~reg0.CLK
clk => D_5_3_out[0]~reg0.CLK
clk => D_5_3_out[1]~reg0.CLK
clk => D_5_3_out[2]~reg0.CLK
clk => D_8_0_out[0]~reg0.CLK
clk => D_8_0_out[1]~reg0.CLK
clk => D_8_0_out[2]~reg0.CLK
clk => D_8_0_out[3]~reg0.CLK
clk => D_8_0_out[4]~reg0.CLK
clk => D_8_0_out[5]~reg0.CLK
clk => D_8_0_out[6]~reg0.CLK
clk => D_8_0_out[7]~reg0.CLK
clk => D_8_0_out[8]~reg0.CLK
clk => D_5_0_out[0]~reg0.CLK
clk => D_5_0_out[1]~reg0.CLK
clk => D_5_0_out[2]~reg0.CLK
clk => D_5_0_out[3]~reg0.CLK
clk => D_5_0_out[4]~reg0.CLK
clk => D_5_0_out[5]~reg0.CLK
clk => D_8_6_out[0]~reg0.CLK
clk => D_8_6_out[1]~reg0.CLK
clk => D_8_6_out[2]~reg0.CLK
clk => D_11_9_out[0]~reg0.CLK
clk => D_11_9_out[1]~reg0.CLK
clk => D_11_9_out[2]~reg0.CLK
clk => opcode_out[0]~reg0.CLK
clk => opcode_out[1]~reg0.CLK
clk => opcode_out[2]~reg0.CLK
clk => opcode_out[3]~reg0.CLK
clk => RF_D2_out[0]~reg0.CLK
clk => RF_D2_out[1]~reg0.CLK
clk => RF_D2_out[2]~reg0.CLK
clk => RF_D2_out[3]~reg0.CLK
clk => RF_D2_out[4]~reg0.CLK
clk => RF_D2_out[5]~reg0.CLK
clk => RF_D2_out[6]~reg0.CLK
clk => RF_D2_out[7]~reg0.CLK
clk => RF_D2_out[8]~reg0.CLK
clk => RF_D2_out[9]~reg0.CLK
clk => RF_D2_out[10]~reg0.CLK
clk => RF_D2_out[11]~reg0.CLK
clk => RF_D2_out[12]~reg0.CLK
clk => RF_D2_out[13]~reg0.CLK
clk => RF_D2_out[14]~reg0.CLK
clk => RF_D2_out[15]~reg0.CLK
clk => RF_D1_out[0]~reg0.CLK
clk => RF_D1_out[1]~reg0.CLK
clk => RF_D1_out[2]~reg0.CLK
clk => RF_D1_out[3]~reg0.CLK
clk => RF_D1_out[4]~reg0.CLK
clk => RF_D1_out[5]~reg0.CLK
clk => RF_D1_out[6]~reg0.CLK
clk => RF_D1_out[7]~reg0.CLK
clk => RF_D1_out[8]~reg0.CLK
clk => RF_D1_out[9]~reg0.CLK
clk => RF_D1_out[10]~reg0.CLK
clk => RF_D1_out[11]~reg0.CLK
clk => RF_D1_out[12]~reg0.CLK
clk => RF_D1_out[13]~reg0.CLK
clk => RF_D1_out[14]~reg0.CLK
clk => RF_D1_out[15]~reg0.CLK
clk => Mem2_D_out[0]~reg0.CLK
clk => Mem2_D_out[1]~reg0.CLK
clk => Mem2_D_out[2]~reg0.CLK
clk => Mem2_D_out[3]~reg0.CLK
clk => Mem2_D_out[4]~reg0.CLK
clk => Mem2_D_out[5]~reg0.CLK
clk => Mem2_D_out[6]~reg0.CLK
clk => Mem2_D_out[7]~reg0.CLK
clk => Mem2_D_out[8]~reg0.CLK
clk => Mem2_D_out[9]~reg0.CLK
clk => Mem2_D_out[10]~reg0.CLK
clk => Mem2_D_out[11]~reg0.CLK
clk => Mem2_D_out[12]~reg0.CLK
clk => Mem2_D_out[13]~reg0.CLK
clk => Mem2_D_out[14]~reg0.CLK
clk => Mem2_D_out[15]~reg0.CLK
clk => flags_out[0]~reg0.CLK
clk => flags_out[1]~reg0.CLK
clk => alu2_X_out[0]~reg0.CLK
clk => alu2_X_out[1]~reg0.CLK
clk => alu2_X_out[2]~reg0.CLK
clk => alu2_X_out[3]~reg0.CLK
clk => alu2_X_out[4]~reg0.CLK
clk => alu2_X_out[5]~reg0.CLK
clk => alu2_X_out[6]~reg0.CLK
clk => alu2_X_out[7]~reg0.CLK
clk => alu2_X_out[8]~reg0.CLK
clk => alu2_X_out[9]~reg0.CLK
clk => alu2_X_out[10]~reg0.CLK
clk => alu2_X_out[11]~reg0.CLK
clk => alu2_X_out[12]~reg0.CLK
clk => alu2_X_out[13]~reg0.CLK
clk => alu2_X_out[14]~reg0.CLK
clk => alu2_X_out[15]~reg0.CLK
clk => alu3_X_out[0]~reg0.CLK
clk => alu3_X_out[1]~reg0.CLK
clk => alu3_X_out[2]~reg0.CLK
clk => alu3_X_out[3]~reg0.CLK
clk => alu3_X_out[4]~reg0.CLK
clk => alu3_X_out[5]~reg0.CLK
clk => alu3_X_out[6]~reg0.CLK
clk => alu3_X_out[7]~reg0.CLK
clk => alu3_X_out[8]~reg0.CLK
clk => alu3_X_out[9]~reg0.CLK
clk => alu3_X_out[10]~reg0.CLK
clk => alu3_X_out[11]~reg0.CLK
clk => alu3_X_out[12]~reg0.CLK
clk => alu3_X_out[13]~reg0.CLK
clk => alu3_X_out[14]~reg0.CLK
clk => alu3_X_out[15]~reg0.CLK
clk => SE7_out[0]~reg0.CLK
clk => SE7_out[1]~reg0.CLK
clk => SE7_out[2]~reg0.CLK
clk => SE7_out[3]~reg0.CLK
clk => SE7_out[4]~reg0.CLK
clk => SE7_out[5]~reg0.CLK
clk => SE7_out[6]~reg0.CLK
clk => SE7_out[7]~reg0.CLK
clk => SE7_out[8]~reg0.CLK
clk => SE7_out[9]~reg0.CLK
clk => SE7_out[10]~reg0.CLK
clk => SE7_out[11]~reg0.CLK
clk => SE7_out[12]~reg0.CLK
clk => SE7_out[13]~reg0.CLK
clk => SE7_out[14]~reg0.CLK
clk => SE7_out[15]~reg0.CLK
flags[0] => flags_out[0]~reg0.DATAIN
flags[1] => flags_out[1]~reg0.DATAIN
rf_w_enable <= rf_w_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
disable_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
flags_out[0] <= flags_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags_out[1] <= flags_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rfd3_mux[0] <= rfd3_mux[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rfd3_mux[1] <= rfd3_mux[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rfa3_mux[0] <= rfa3_mux[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rfa3_mux[1] <= rfa3_mux[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux
I3[0] => MUX_4X1_4BIT:M4.I3[0]
I3[1] => MUX_4X1_4BIT:M4.I3[1]
I3[2] => MUX_4X1_4BIT:M4.I3[2]
I3[3] => MUX_4X1_4BIT:M4.I3[3]
I3[4] => MUX_4X1_4BIT:M3.I3[0]
I3[5] => MUX_4X1_4BIT:M3.I3[1]
I3[6] => MUX_4X1_4BIT:M3.I3[2]
I3[7] => MUX_4X1_4BIT:M3.I3[3]
I3[8] => MUX_4X1_4BIT:M2.I3[0]
I3[9] => MUX_4X1_4BIT:M2.I3[1]
I3[10] => MUX_4X1_4BIT:M2.I3[2]
I3[11] => MUX_4X1_4BIT:M2.I3[3]
I3[12] => MUX_4X1_4BIT:M1.I3[0]
I3[13] => MUX_4X1_4BIT:M1.I3[1]
I3[14] => MUX_4X1_4BIT:M1.I3[2]
I3[15] => MUX_4X1_4BIT:M1.I3[3]
I2[0] => MUX_4X1_4BIT:M4.I2[0]
I2[1] => MUX_4X1_4BIT:M4.I2[1]
I2[2] => MUX_4X1_4BIT:M4.I2[2]
I2[3] => MUX_4X1_4BIT:M4.I2[3]
I2[4] => MUX_4X1_4BIT:M3.I2[0]
I2[5] => MUX_4X1_4BIT:M3.I2[1]
I2[6] => MUX_4X1_4BIT:M3.I2[2]
I2[7] => MUX_4X1_4BIT:M3.I2[3]
I2[8] => MUX_4X1_4BIT:M2.I2[0]
I2[9] => MUX_4X1_4BIT:M2.I2[1]
I2[10] => MUX_4X1_4BIT:M2.I2[2]
I2[11] => MUX_4X1_4BIT:M2.I2[3]
I2[12] => MUX_4X1_4BIT:M1.I2[0]
I2[13] => MUX_4X1_4BIT:M1.I2[1]
I2[14] => MUX_4X1_4BIT:M1.I2[2]
I2[15] => MUX_4X1_4BIT:M1.I2[3]
I1[0] => MUX_4X1_4BIT:M4.I1[0]
I1[1] => MUX_4X1_4BIT:M4.I1[1]
I1[2] => MUX_4X1_4BIT:M4.I1[2]
I1[3] => MUX_4X1_4BIT:M4.I1[3]
I1[4] => MUX_4X1_4BIT:M3.I1[0]
I1[5] => MUX_4X1_4BIT:M3.I1[1]
I1[6] => MUX_4X1_4BIT:M3.I1[2]
I1[7] => MUX_4X1_4BIT:M3.I1[3]
I1[8] => MUX_4X1_4BIT:M2.I1[0]
I1[9] => MUX_4X1_4BIT:M2.I1[1]
I1[10] => MUX_4X1_4BIT:M2.I1[2]
I1[11] => MUX_4X1_4BIT:M2.I1[3]
I1[12] => MUX_4X1_4BIT:M1.I1[0]
I1[13] => MUX_4X1_4BIT:M1.I1[1]
I1[14] => MUX_4X1_4BIT:M1.I1[2]
I1[15] => MUX_4X1_4BIT:M1.I1[3]
I0[0] => MUX_4X1_4BIT:M4.I0[0]
I0[1] => MUX_4X1_4BIT:M4.I0[1]
I0[2] => MUX_4X1_4BIT:M4.I0[2]
I0[3] => MUX_4X1_4BIT:M4.I0[3]
I0[4] => MUX_4X1_4BIT:M3.I0[0]
I0[5] => MUX_4X1_4BIT:M3.I0[1]
I0[6] => MUX_4X1_4BIT:M3.I0[2]
I0[7] => MUX_4X1_4BIT:M3.I0[3]
I0[8] => MUX_4X1_4BIT:M2.I0[0]
I0[9] => MUX_4X1_4BIT:M2.I0[1]
I0[10] => MUX_4X1_4BIT:M2.I0[2]
I0[11] => MUX_4X1_4BIT:M2.I0[3]
I0[12] => MUX_4X1_4BIT:M1.I0[0]
I0[13] => MUX_4X1_4BIT:M1.I0[1]
I0[14] => MUX_4X1_4BIT:M1.I0[2]
I0[15] => MUX_4X1_4BIT:M1.I0[3]
S[0] => MUX_4X1_4BIT:M1.S[0]
S[0] => MUX_4X1_4BIT:M2.S[0]
S[0] => MUX_4X1_4BIT:M3.S[0]
S[0] => MUX_4X1_4BIT:M4.S[0]
S[1] => MUX_4X1_4BIT:M1.S[1]
S[1] => MUX_4X1_4BIT:M2.S[1]
S[1] => MUX_4X1_4BIT:M3.S[1]
S[1] => MUX_4X1_4BIT:M4.S[1]
Y[0] <= MUX_4X1_4BIT:M4.Y[0]
Y[1] <= MUX_4X1_4BIT:M4.Y[1]
Y[2] <= MUX_4X1_4BIT:M4.Y[2]
Y[3] <= MUX_4X1_4BIT:M4.Y[3]
Y[4] <= MUX_4X1_4BIT:M3.Y[0]
Y[5] <= MUX_4X1_4BIT:M3.Y[1]
Y[6] <= MUX_4X1_4BIT:M3.Y[2]
Y[7] <= MUX_4X1_4BIT:M3.Y[3]
Y[8] <= MUX_4X1_4BIT:M2.Y[0]
Y[9] <= MUX_4X1_4BIT:M2.Y[1]
Y[10] <= MUX_4X1_4BIT:M2.Y[2]
Y[11] <= MUX_4X1_4BIT:M2.Y[3]
Y[12] <= MUX_4X1_4BIT:M1.Y[0]
Y[13] <= MUX_4X1_4BIT:M1.Y[1]
Y[14] <= MUX_4X1_4BIT:M1.Y[2]
Y[15] <= MUX_4X1_4BIT:M1.Y[3]


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1
I3[0] => MUX_4_1:M4.I[3]
I3[1] => MUX_4_1:M3.I[3]
I3[2] => MUX_4_1:M2.I[3]
I3[3] => MUX_4_1:M1.I[3]
I2[0] => MUX_4_1:M4.I[2]
I2[1] => MUX_4_1:M3.I[2]
I2[2] => MUX_4_1:M2.I[2]
I2[3] => MUX_4_1:M1.I[2]
I1[0] => MUX_4_1:M4.I[1]
I1[1] => MUX_4_1:M3.I[1]
I1[2] => MUX_4_1:M2.I[1]
I1[3] => MUX_4_1:M1.I[1]
I0[0] => MUX_4_1:M4.I[0]
I0[1] => MUX_4_1:M3.I[0]
I0[2] => MUX_4_1:M2.I[0]
I0[3] => MUX_4_1:M1.I[0]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[0] => MUX_4_1:M3.S[0]
S[0] => MUX_4_1:M4.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[1] => MUX_4_1:M3.S[1]
S[1] => MUX_4_1:M4.S[1]
Y[0] <= MUX_4_1:M4.Y
Y[1] <= MUX_4_1:M3.Y
Y[2] <= MUX_4_1:M2.Y
Y[3] <= MUX_4_1:M1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2
I3[0] => MUX_4_1:M4.I[3]
I3[1] => MUX_4_1:M3.I[3]
I3[2] => MUX_4_1:M2.I[3]
I3[3] => MUX_4_1:M1.I[3]
I2[0] => MUX_4_1:M4.I[2]
I2[1] => MUX_4_1:M3.I[2]
I2[2] => MUX_4_1:M2.I[2]
I2[3] => MUX_4_1:M1.I[2]
I1[0] => MUX_4_1:M4.I[1]
I1[1] => MUX_4_1:M3.I[1]
I1[2] => MUX_4_1:M2.I[1]
I1[3] => MUX_4_1:M1.I[1]
I0[0] => MUX_4_1:M4.I[0]
I0[1] => MUX_4_1:M3.I[0]
I0[2] => MUX_4_1:M2.I[0]
I0[3] => MUX_4_1:M1.I[0]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[0] => MUX_4_1:M3.S[0]
S[0] => MUX_4_1:M4.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[1] => MUX_4_1:M3.S[1]
S[1] => MUX_4_1:M4.S[1]
Y[0] <= MUX_4_1:M4.Y
Y[1] <= MUX_4_1:M3.Y
Y[2] <= MUX_4_1:M2.Y
Y[3] <= MUX_4_1:M1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3
I3[0] => MUX_4_1:M4.I[3]
I3[1] => MUX_4_1:M3.I[3]
I3[2] => MUX_4_1:M2.I[3]
I3[3] => MUX_4_1:M1.I[3]
I2[0] => MUX_4_1:M4.I[2]
I2[1] => MUX_4_1:M3.I[2]
I2[2] => MUX_4_1:M2.I[2]
I2[3] => MUX_4_1:M1.I[2]
I1[0] => MUX_4_1:M4.I[1]
I1[1] => MUX_4_1:M3.I[1]
I1[2] => MUX_4_1:M2.I[1]
I1[3] => MUX_4_1:M1.I[1]
I0[0] => MUX_4_1:M4.I[0]
I0[1] => MUX_4_1:M3.I[0]
I0[2] => MUX_4_1:M2.I[0]
I0[3] => MUX_4_1:M1.I[0]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[0] => MUX_4_1:M3.S[0]
S[0] => MUX_4_1:M4.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[1] => MUX_4_1:M3.S[1]
S[1] => MUX_4_1:M4.S[1]
Y[0] <= MUX_4_1:M4.Y
Y[1] <= MUX_4_1:M3.Y
Y[2] <= MUX_4_1:M2.Y
Y[3] <= MUX_4_1:M1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4
I3[0] => MUX_4_1:M4.I[3]
I3[1] => MUX_4_1:M3.I[3]
I3[2] => MUX_4_1:M2.I[3]
I3[3] => MUX_4_1:M1.I[3]
I2[0] => MUX_4_1:M4.I[2]
I2[1] => MUX_4_1:M3.I[2]
I2[2] => MUX_4_1:M2.I[2]
I2[3] => MUX_4_1:M1.I[2]
I1[0] => MUX_4_1:M4.I[1]
I1[1] => MUX_4_1:M3.I[1]
I1[2] => MUX_4_1:M2.I[1]
I1[3] => MUX_4_1:M1.I[1]
I0[0] => MUX_4_1:M4.I[0]
I0[1] => MUX_4_1:M3.I[0]
I0[2] => MUX_4_1:M2.I[0]
I0[3] => MUX_4_1:M1.I[0]
S[0] => MUX_4_1:M1.S[0]
S[0] => MUX_4_1:M2.S[0]
S[0] => MUX_4_1:M3.S[0]
S[0] => MUX_4_1:M4.S[0]
S[1] => MUX_4_1:M1.S[1]
S[1] => MUX_4_1:M2.S[1]
S[1] => MUX_4_1:M3.S[1]
S[1] => MUX_4_1:M4.S[1]
Y[0] <= MUX_4_1:M4.Y
Y[1] <= MUX_4_1:M3.Y
Y[2] <= MUX_4_1:M2.Y
Y[3] <= MUX_4_1:M1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4x1_16BIT:rfd3_mux|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux
I3[0] => MUX_4_1:M4.I[3]
I3[1] => MUX_4_1:M3.I[3]
I3[2] => MUX_4_1:M2.I[3]
I2[0] => MUX_4_1:M4.I[2]
I2[1] => MUX_4_1:M3.I[2]
I2[2] => MUX_4_1:M2.I[2]
I1[0] => MUX_4_1:M4.I[1]
I1[1] => MUX_4_1:M3.I[1]
I1[2] => MUX_4_1:M2.I[1]
I0[0] => MUX_4_1:M4.I[0]
I0[1] => MUX_4_1:M3.I[0]
I0[2] => MUX_4_1:M2.I[0]
S[0] => MUX_4_1:M2.S[0]
S[0] => MUX_4_1:M3.S[0]
S[0] => MUX_4_1:M4.S[0]
S[1] => MUX_4_1:M2.S[1]
S[1] => MUX_4_1:M3.S[1]
S[1] => MUX_4_1:M4.S[1]
Y[0] <= MUX_4_1:M4.Y
Y[1] <= MUX_4_1:M3.Y
Y[2] <= MUX_4_1:M2.Y


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4
S[0] => MUX_2_1:MUX2_3.S
S[1] => MUX_2_1:MUX2_1.S
S[1] => MUX_2_1:MUX2_2.S
I[0] => MUX_2_1:MUX2_2.I0
I[1] => MUX_2_1:MUX2_1.I0
I[2] => MUX_2_1:MUX2_2.I1
I[3] => MUX_2_1:MUX2_1.I1
Y <= MUX_2_1:MUX2_3.Y


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.A
I0 => AND_2:AND1.B
I1 => AND_2:AND2.B
Y <= OR_2:OR1.Y


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|processor:add_instance|MUX_4X1_3BIT:rfa3_mux|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


