Loading plugins phase: Elapsed time ==> 0s.118ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\FinalProject.cydsn\FinalProject.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\FinalProject.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.355ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.066ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FinalProject.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\FinalProject.cydsn\FinalProject.cyprj -dcpsoc3 FinalProject.v -verilog
======================================================================

======================================================================
Compiling:  FinalProject.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\FinalProject.cydsn\FinalProject.cyprj -dcpsoc3 FinalProject.v -verilog
======================================================================

======================================================================
Compiling:  FinalProject.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\FinalProject.cydsn\FinalProject.cyprj -dcpsoc3 -verilog FinalProject.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Nov 27 16:49:54 2017


======================================================================
Compiling:  FinalProject.v
Program  :   vpp
Options  :    -yv2 -q10 FinalProject.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Nov 27 16:49:55 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FinalProject.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  FinalProject.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\FinalProject.cydsn\FinalProject.cyprj -dcpsoc3 -verilog FinalProject.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Nov 27 16:49:55 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\FinalProject.cydsn\codegentemp\FinalProject.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\FinalProject.cydsn\codegentemp\FinalProject.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  FinalProject.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\FinalProject.cydsn\FinalProject.cyprj -dcpsoc3 -verilog FinalProject.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Nov 27 16:49:56 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\FinalProject.cydsn\codegentemp\FinalProject.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\FinalProject.cydsn\codegentemp\FinalProject.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\servoPwm:PWMUDB:km_run\
	\servoPwm:PWMUDB:ctrl_cmpmode2_2\
	\servoPwm:PWMUDB:ctrl_cmpmode2_1\
	\servoPwm:PWMUDB:ctrl_cmpmode2_0\
	\servoPwm:PWMUDB:ctrl_cmpmode1_2\
	\servoPwm:PWMUDB:ctrl_cmpmode1_1\
	\servoPwm:PWMUDB:ctrl_cmpmode1_0\
	\servoPwm:PWMUDB:capt_rising\
	\servoPwm:PWMUDB:capt_falling\
	\servoPwm:PWMUDB:trig_rise\
	\servoPwm:PWMUDB:trig_fall\
	\servoPwm:PWMUDB:sc_kill\
	\servoPwm:PWMUDB:min_kill\
	\servoPwm:PWMUDB:km_tc\
	\servoPwm:PWMUDB:db_tc\
	\servoPwm:PWMUDB:dith_sel\
	\servoPwm:Net_101\
	\servoPwm:Net_96\
	\servoPwm:PWMUDB:MODULE_1:b_31\
	\servoPwm:PWMUDB:MODULE_1:b_30\
	\servoPwm:PWMUDB:MODULE_1:b_29\
	\servoPwm:PWMUDB:MODULE_1:b_28\
	\servoPwm:PWMUDB:MODULE_1:b_27\
	\servoPwm:PWMUDB:MODULE_1:b_26\
	\servoPwm:PWMUDB:MODULE_1:b_25\
	\servoPwm:PWMUDB:MODULE_1:b_24\
	\servoPwm:PWMUDB:MODULE_1:b_23\
	\servoPwm:PWMUDB:MODULE_1:b_22\
	\servoPwm:PWMUDB:MODULE_1:b_21\
	\servoPwm:PWMUDB:MODULE_1:b_20\
	\servoPwm:PWMUDB:MODULE_1:b_19\
	\servoPwm:PWMUDB:MODULE_1:b_18\
	\servoPwm:PWMUDB:MODULE_1:b_17\
	\servoPwm:PWMUDB:MODULE_1:b_16\
	\servoPwm:PWMUDB:MODULE_1:b_15\
	\servoPwm:PWMUDB:MODULE_1:b_14\
	\servoPwm:PWMUDB:MODULE_1:b_13\
	\servoPwm:PWMUDB:MODULE_1:b_12\
	\servoPwm:PWMUDB:MODULE_1:b_11\
	\servoPwm:PWMUDB:MODULE_1:b_10\
	\servoPwm:PWMUDB:MODULE_1:b_9\
	\servoPwm:PWMUDB:MODULE_1:b_8\
	\servoPwm:PWMUDB:MODULE_1:b_7\
	\servoPwm:PWMUDB:MODULE_1:b_6\
	\servoPwm:PWMUDB:MODULE_1:b_5\
	\servoPwm:PWMUDB:MODULE_1:b_4\
	\servoPwm:PWMUDB:MODULE_1:b_3\
	\servoPwm:PWMUDB:MODULE_1:b_2\
	\servoPwm:PWMUDB:MODULE_1:b_1\
	\servoPwm:PWMUDB:MODULE_1:b_0\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:a_31\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:a_30\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:a_29\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:a_28\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:a_27\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:a_26\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:a_25\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:a_24\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_31\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_30\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_29\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_28\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_27\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_26\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_25\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_24\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_23\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_22\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_21\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_20\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_19\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_18\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_17\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_16\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_15\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_14\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_13\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_12\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_11\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_10\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_9\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_8\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_7\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_6\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_5\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_4\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_3\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_2\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_1\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:b_0\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_31\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_30\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_29\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_28\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_27\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_26\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_25\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_24\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_23\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_22\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_21\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_20\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_19\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_18\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_17\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_16\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_15\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_14\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_13\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_12\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_11\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_10\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_9\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_8\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_7\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_6\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_5\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_4\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_3\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:s_2\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_212
	Net_206
	Net_205
	\servoPwm:Net_113\
	\servoPwm:Net_107\
	\servoPwm:Net_114\
	\enc:Net_1129\
	\enc:Cnt16:Net_82\
	\enc:Cnt16:Net_95\
	\enc:Cnt16:Net_91\
	\enc:Cnt16:Net_102\
	\enc:Cnt16:CounterUDB:ctrl_cmod_2\
	\enc:Cnt16:CounterUDB:ctrl_cmod_1\
	\enc:Cnt16:CounterUDB:ctrl_cmod_0\
	\motorPwm:PWMUDB:km_run\
	\motorPwm:PWMUDB:ctrl_cmpmode2_2\
	\motorPwm:PWMUDB:ctrl_cmpmode2_1\
	\motorPwm:PWMUDB:ctrl_cmpmode2_0\
	\motorPwm:PWMUDB:ctrl_cmpmode1_2\
	\motorPwm:PWMUDB:ctrl_cmpmode1_1\
	\motorPwm:PWMUDB:ctrl_cmpmode1_0\
	\motorPwm:PWMUDB:capt_rising\
	\motorPwm:PWMUDB:capt_falling\
	\motorPwm:PWMUDB:trig_rise\
	\motorPwm:PWMUDB:trig_fall\
	\motorPwm:PWMUDB:sc_kill\
	\motorPwm:PWMUDB:min_kill\
	\motorPwm:PWMUDB:km_tc\
	\motorPwm:PWMUDB:db_tc\
	\motorPwm:PWMUDB:dith_sel\
	\motorPwm:Net_101\
	\motorPwm:Net_96\
	\motorPwm:PWMUDB:MODULE_2:b_31\
	\motorPwm:PWMUDB:MODULE_2:b_30\
	\motorPwm:PWMUDB:MODULE_2:b_29\
	\motorPwm:PWMUDB:MODULE_2:b_28\
	\motorPwm:PWMUDB:MODULE_2:b_27\
	\motorPwm:PWMUDB:MODULE_2:b_26\
	\motorPwm:PWMUDB:MODULE_2:b_25\
	\motorPwm:PWMUDB:MODULE_2:b_24\
	\motorPwm:PWMUDB:MODULE_2:b_23\
	\motorPwm:PWMUDB:MODULE_2:b_22\
	\motorPwm:PWMUDB:MODULE_2:b_21\
	\motorPwm:PWMUDB:MODULE_2:b_20\
	\motorPwm:PWMUDB:MODULE_2:b_19\
	\motorPwm:PWMUDB:MODULE_2:b_18\
	\motorPwm:PWMUDB:MODULE_2:b_17\
	\motorPwm:PWMUDB:MODULE_2:b_16\
	\motorPwm:PWMUDB:MODULE_2:b_15\
	\motorPwm:PWMUDB:MODULE_2:b_14\
	\motorPwm:PWMUDB:MODULE_2:b_13\
	\motorPwm:PWMUDB:MODULE_2:b_12\
	\motorPwm:PWMUDB:MODULE_2:b_11\
	\motorPwm:PWMUDB:MODULE_2:b_10\
	\motorPwm:PWMUDB:MODULE_2:b_9\
	\motorPwm:PWMUDB:MODULE_2:b_8\
	\motorPwm:PWMUDB:MODULE_2:b_7\
	\motorPwm:PWMUDB:MODULE_2:b_6\
	\motorPwm:PWMUDB:MODULE_2:b_5\
	\motorPwm:PWMUDB:MODULE_2:b_4\
	\motorPwm:PWMUDB:MODULE_2:b_3\
	\motorPwm:PWMUDB:MODULE_2:b_2\
	\motorPwm:PWMUDB:MODULE_2:b_1\
	\motorPwm:PWMUDB:MODULE_2:b_0\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:a_31\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:a_30\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:a_29\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:a_28\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:a_27\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:a_26\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:a_25\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:a_24\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_31\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_30\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_29\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_28\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_27\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_26\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_25\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_24\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_23\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_22\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_21\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_20\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_19\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_18\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_17\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_16\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_15\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_14\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_13\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_12\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_11\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_10\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_9\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_8\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_7\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_6\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_5\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_4\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_3\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_2\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_1\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:b_0\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_31\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_30\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_29\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_28\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_27\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_26\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_25\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_24\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_23\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_22\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_21\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_20\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_19\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_18\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_17\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_16\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_15\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_14\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_13\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_12\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_11\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_10\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_9\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_8\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_7\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_6\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_5\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_4\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_3\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:s_2\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_312
	Net_306
	Net_305
	\motorPwm:Net_113\
	\motorPwm:Net_107\
	\motorPwm:Net_114\
	\uart:BUART:reset_sr\
	Net_322
	Net_323
	\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_317
	\uart:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\uart:BUART:sRX:MODULE_7:g1:a0:xeq\
	\uart:BUART:sRX:MODULE_7:g1:a0:xlt\
	\uart:BUART:sRX:MODULE_7:g1:a0:xlte\
	\uart:BUART:sRX:MODULE_7:g1:a0:xgt\
	\uart:BUART:sRX:MODULE_7:g1:a0:xgte\
	\uart:BUART:sRX:MODULE_7:lt\
	\uart:BUART:sRX:MODULE_7:eq\
	\uart:BUART:sRX:MODULE_7:gt\
	\uart:BUART:sRX:MODULE_7:gte\
	\uart:BUART:sRX:MODULE_7:lte\

    Synthesized names
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_31\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_30\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_29\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_28\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_27\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_26\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_25\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_24\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_23\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_22\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_21\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_20\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_19\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_18\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_17\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_16\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_15\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_14\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_13\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_12\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_11\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_10\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_9\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_8\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_7\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_6\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_5\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_4\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_3\
	\servoPwm:PWMUDB:add_vi_vv_MODGEN_1_2\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_31\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_30\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_29\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_28\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_27\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_26\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_25\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_24\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_23\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_22\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_21\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_20\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_19\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_18\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_17\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_16\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_15\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_14\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_13\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_12\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_11\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_10\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_9\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_8\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_7\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_6\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_5\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_4\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_3\
	\motorPwm:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 301 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \servoPwm:PWMUDB:hwCapture\ to zero
Aliasing \servoPwm:PWMUDB:trig_out\ to one
Aliasing Net_102 to zero
Aliasing \servoPwm:PWMUDB:runmode_enable\\S\ to zero
Aliasing \servoPwm:PWMUDB:ltch_kill_reg\\R\ to \servoPwm:PWMUDB:runmode_enable\\R\
Aliasing \servoPwm:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \servoPwm:PWMUDB:min_kill_reg\\R\ to \servoPwm:PWMUDB:runmode_enable\\R\
Aliasing \servoPwm:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \servoPwm:PWMUDB:final_kill\ to one
Aliasing \servoPwm:PWMUDB:dith_count_1\\R\ to \servoPwm:PWMUDB:runmode_enable\\R\
Aliasing \servoPwm:PWMUDB:dith_count_1\\S\ to zero
Aliasing \servoPwm:PWMUDB:dith_count_0\\R\ to \servoPwm:PWMUDB:runmode_enable\\R\
Aliasing \servoPwm:PWMUDB:dith_count_0\\S\ to zero
Aliasing \servoPwm:PWMUDB:status_6\ to zero
Aliasing \servoPwm:PWMUDB:status_4\ to zero
Aliasing \servoPwm:PWMUDB:cmp1_status_reg\\R\ to \servoPwm:PWMUDB:runmode_enable\\R\
Aliasing \servoPwm:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \servoPwm:PWMUDB:cmp2_status_reg\\R\ to \servoPwm:PWMUDB:runmode_enable\\R\
Aliasing \servoPwm:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \servoPwm:PWMUDB:final_kill_reg\\R\ to \servoPwm:PWMUDB:runmode_enable\\R\
Aliasing \servoPwm:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \servoPwm:PWMUDB:cs_addr_0\ to \servoPwm:PWMUDB:runmode_enable\\R\
Aliasing \servoPwm:PWMUDB:pwm_temp\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Servo1_net_0 to one
Aliasing tmpOE__Servo2_net_0 to one
Aliasing \lcd:tmpOE__LCDPort_net_6\ to one
Aliasing \lcd:tmpOE__LCDPort_net_5\ to one
Aliasing \lcd:tmpOE__LCDPort_net_4\ to one
Aliasing \lcd:tmpOE__LCDPort_net_3\ to one
Aliasing \lcd:tmpOE__LCDPort_net_2\ to one
Aliasing \lcd:tmpOE__LCDPort_net_1\ to one
Aliasing \lcd:tmpOE__LCDPort_net_0\ to one
Aliasing \enc:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \enc:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \enc:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \enc:Cnt16:CounterUDB:underflow\ to \enc:Cnt16:CounterUDB:status_1\
Aliasing \enc:Cnt16:CounterUDB:tc_i\ to \enc:Cnt16:CounterUDB:reload_tc\
Aliasing \enc:bQuadDec:status_4\ to zero
Aliasing \enc:bQuadDec:status_5\ to zero
Aliasing \enc:bQuadDec:status_6\ to zero
Aliasing \enc:Net_1229\ to one
Aliasing tmpOE__C1_net_0 to one
Aliasing tmpOE__C2_net_0 to one
Aliasing tmpOE__motora_net_0 to one
Aliasing \motorPwm:PWMUDB:hwCapture\ to zero
Aliasing \motorPwm:PWMUDB:trig_out\ to one
Aliasing Net_221 to zero
Aliasing \motorPwm:PWMUDB:runmode_enable\\S\ to zero
Aliasing \motorPwm:PWMUDB:ltch_kill_reg\\R\ to \motorPwm:PWMUDB:runmode_enable\\R\
Aliasing \motorPwm:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \motorPwm:PWMUDB:min_kill_reg\\R\ to \motorPwm:PWMUDB:runmode_enable\\R\
Aliasing \motorPwm:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \motorPwm:PWMUDB:final_kill\ to one
Aliasing \motorPwm:PWMUDB:dith_count_1\\R\ to \motorPwm:PWMUDB:runmode_enable\\R\
Aliasing \motorPwm:PWMUDB:dith_count_1\\S\ to zero
Aliasing \motorPwm:PWMUDB:dith_count_0\\R\ to \motorPwm:PWMUDB:runmode_enable\\R\
Aliasing \motorPwm:PWMUDB:dith_count_0\\S\ to zero
Aliasing \motorPwm:PWMUDB:status_6\ to zero
Aliasing \motorPwm:PWMUDB:status_4\ to zero
Aliasing \motorPwm:PWMUDB:cmp1_status_reg\\R\ to \motorPwm:PWMUDB:runmode_enable\\R\
Aliasing \motorPwm:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \motorPwm:PWMUDB:cmp2_status_reg\\R\ to \motorPwm:PWMUDB:runmode_enable\\R\
Aliasing \motorPwm:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \motorPwm:PWMUDB:final_kill_reg\\R\ to \motorPwm:PWMUDB:runmode_enable\\R\
Aliasing \motorPwm:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \motorPwm:PWMUDB:cs_addr_0\ to \motorPwm:PWMUDB:runmode_enable\\R\
Aliasing \motorPwm:PWMUDB:pwm_temp\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__motorb_net_0 to one
Aliasing tmpOE__mag_net_0 to one
Aliasing Net_320 to zero
Aliasing \uart:BUART:tx_hd_send_break\ to zero
Aliasing \uart:BUART:HalfDuplexSend\ to zero
Aliasing \uart:BUART:FinalParityType_1\ to zero
Aliasing \uart:BUART:FinalParityType_0\ to zero
Aliasing \uart:BUART:FinalAddrMode_2\ to zero
Aliasing \uart:BUART:FinalAddrMode_1\ to zero
Aliasing \uart:BUART:FinalAddrMode_0\ to zero
Aliasing \uart:BUART:tx_ctrl_mark\ to zero
Aliasing \uart:BUART:tx_status_6\ to zero
Aliasing \uart:BUART:tx_status_5\ to zero
Aliasing \uart:BUART:tx_status_4\ to zero
Aliasing \uart:BUART:rx_count7_bit8_wire\ to zero
Aliasing \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \uart:BUART:sRX:s23Poll:MODIN4_1\ to \uart:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \uart:BUART:sRX:s23Poll:MODIN4_0\ to \uart:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing \uart:BUART:sRX:s23Poll:MODIN5_1\ to \uart:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \uart:BUART:sRX:s23Poll:MODIN5_0\ to \uart:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \uart:BUART:rx_status_1\ to zero
Aliasing \uart:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \uart:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \uart:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \uart:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \uart:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \uart:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \uart:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \uart:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \uart:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \uart:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \servoPwm:PWMUDB:min_kill_reg\\D\ to one
Aliasing \servoPwm:PWMUDB:prevCapture\\D\ to zero
Aliasing \servoPwm:PWMUDB:trig_last\\D\ to zero
Aliasing \servoPwm:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \servoPwm:PWMUDB:tc_i_reg\\D\ to \servoPwm:PWMUDB:status_2\
Aliasing \enc:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \enc:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \enc:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \motorPwm:PWMUDB:min_kill_reg\\D\ to one
Aliasing \motorPwm:PWMUDB:prevCapture\\D\ to zero
Aliasing \motorPwm:PWMUDB:trig_last\\D\ to zero
Aliasing \motorPwm:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \motorPwm:PWMUDB:tc_i_reg\\D\ to \motorPwm:PWMUDB:status_2\
Aliasing \uart:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \servoPwm:PWMUDB:ctrl_enable\[16] = \servoPwm:PWMUDB:control_7\[8]
Removing Lhs of wire \servoPwm:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:hwEnable\[27] = \servoPwm:PWMUDB:control_7\[8]
Removing Lhs of wire \servoPwm:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \servoPwm:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_102[34] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:final_enable\[36] = \servoPwm:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \servoPwm:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \servoPwm:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \servoPwm:PWMUDB:MODULE_1:g2:a0:s_1\[338]
Removing Lhs of wire \servoPwm:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \servoPwm:PWMUDB:MODULE_1:g2:a0:s_0\[339]
Removing Lhs of wire \servoPwm:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \servoPwm:PWMUDB:status_5\[60] = \servoPwm:PWMUDB:final_kill_reg\[75]
Removing Lhs of wire \servoPwm:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \servoPwm:PWMUDB:status_3\[62] = \servoPwm:PWMUDB:fifo_full\[82]
Removing Rhs of wire \servoPwm:PWMUDB:status_1\[64] = \servoPwm:PWMUDB:cmp2_status_reg\[74]
Removing Rhs of wire \servoPwm:PWMUDB:status_0\[65] = \servoPwm:PWMUDB:cmp1_status_reg\[73]
Removing Lhs of wire \servoPwm:PWMUDB:cmp1_status_reg\\R\[76] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:cmp1_status_reg\\S\[77] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:cmp2_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:cmp2_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:final_kill_reg\\R\[80] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:final_kill_reg\\S\[81] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:cs_addr_2\[83] = \servoPwm:PWMUDB:tc_i\[38]
Removing Lhs of wire \servoPwm:PWMUDB:cs_addr_1\[84] = \servoPwm:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \servoPwm:PWMUDB:cs_addr_0\[85] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:compare1\[166] = \servoPwm:PWMUDB:cmp1_less\[137]
Removing Lhs of wire \servoPwm:PWMUDB:compare2\[167] = \servoPwm:PWMUDB:cmp2_less\[140]
Removing Rhs of wire Net_141[177] = \servoPwm:PWMUDB:pwm1_i_reg\[170]
Removing Rhs of wire Net_165[178] = \servoPwm:PWMUDB:pwm2_i_reg\[172]
Removing Lhs of wire \servoPwm:PWMUDB:pwm_temp\[179] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_23\[220] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_22\[221] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_21\[222] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_20\[223] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_19\[224] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_18\[225] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_17\[226] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_16\[227] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_15\[228] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_14\[229] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_13\[230] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_12\[231] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_11\[232] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_10\[233] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_9\[234] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_8\[235] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_7\[236] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_6\[237] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_5\[238] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_4\[239] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_3\[240] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_2\[241] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_1\[242] = \servoPwm:PWMUDB:MODIN1_1\[243]
Removing Lhs of wire \servoPwm:PWMUDB:MODIN1_1\[243] = \servoPwm:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:a_0\[244] = \servoPwm:PWMUDB:MODIN1_0\[245]
Removing Lhs of wire \servoPwm:PWMUDB:MODIN1_0\[245] = \servoPwm:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[377] = one[4]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[378] = one[4]
Removing Lhs of wire tmpOE__Servo1_net_0[387] = one[4]
Removing Lhs of wire tmpOE__Servo2_net_0[393] = one[4]
Removing Lhs of wire \lcd:tmpOE__LCDPort_net_6\[399] = one[4]
Removing Lhs of wire \lcd:tmpOE__LCDPort_net_5\[400] = one[4]
Removing Lhs of wire \lcd:tmpOE__LCDPort_net_4\[401] = one[4]
Removing Lhs of wire \lcd:tmpOE__LCDPort_net_3\[402] = one[4]
Removing Lhs of wire \lcd:tmpOE__LCDPort_net_2\[403] = one[4]
Removing Lhs of wire \lcd:tmpOE__LCDPort_net_1\[404] = one[4]
Removing Lhs of wire \lcd:tmpOE__LCDPort_net_0\[405] = one[4]
Removing Rhs of wire \enc:Net_1275\[426] = \enc:Cnt16:Net_49\[427]
Removing Rhs of wire \enc:Net_1275\[426] = \enc:Cnt16:CounterUDB:tc_reg_i\[484]
Removing Lhs of wire \enc:Cnt16:Net_89\[429] = \enc:Net_1251\[430]
Removing Lhs of wire \enc:Cnt16:CounterUDB:ctrl_capmode_1\[440] = zero[7]
Removing Lhs of wire \enc:Cnt16:CounterUDB:ctrl_capmode_0\[441] = zero[7]
Removing Lhs of wire \enc:Cnt16:CounterUDB:ctrl_enable\[453] = \enc:Cnt16:CounterUDB:control_7\[445]
Removing Lhs of wire \enc:Cnt16:CounterUDB:capt_rising\[455] = zero[7]
Removing Lhs of wire \enc:Cnt16:CounterUDB:capt_falling\[456] = \enc:Cnt16:CounterUDB:prevCapture\[454]
Removing Rhs of wire \enc:Net_1260\[460] = \enc:bQuadDec:state_2\[598]
Removing Lhs of wire \enc:Cnt16:CounterUDB:final_enable\[462] = \enc:Cnt16:CounterUDB:control_7\[445]
Removing Lhs of wire \enc:Cnt16:CounterUDB:counter_enable\[463] = \enc:Cnt16:CounterUDB:control_7\[445]
Removing Rhs of wire \enc:Cnt16:CounterUDB:status_0\[464] = \enc:Cnt16:CounterUDB:cmp_out_status\[465]
Removing Rhs of wire \enc:Cnt16:CounterUDB:status_1\[466] = \enc:Cnt16:CounterUDB:per_zero\[467]
Removing Rhs of wire \enc:Cnt16:CounterUDB:status_2\[468] = \enc:Cnt16:CounterUDB:overflow_status\[469]
Removing Rhs of wire \enc:Cnt16:CounterUDB:status_3\[470] = \enc:Cnt16:CounterUDB:underflow_status\[471]
Removing Lhs of wire \enc:Cnt16:CounterUDB:status_4\[472] = \enc:Cnt16:CounterUDB:hwCapture\[458]
Removing Rhs of wire \enc:Cnt16:CounterUDB:status_5\[473] = \enc:Cnt16:CounterUDB:fifo_full\[474]
Removing Rhs of wire \enc:Cnt16:CounterUDB:status_6\[475] = \enc:Cnt16:CounterUDB:fifo_nempty\[476]
Removing Rhs of wire \enc:Cnt16:CounterUDB:overflow\[478] = \enc:Cnt16:CounterUDB:per_FF\[479]
Removing Lhs of wire \enc:Cnt16:CounterUDB:underflow\[480] = \enc:Cnt16:CounterUDB:status_1\[466]
Removing Lhs of wire \enc:Cnt16:CounterUDB:tc_i\[483] = \enc:Cnt16:CounterUDB:reload_tc\[461]
Removing Rhs of wire \enc:Cnt16:CounterUDB:cmp_out_i\[485] = \enc:Cnt16:CounterUDB:cmp_equal\[486]
Removing Rhs of wire \enc:Net_1264\[489] = \enc:Cnt16:CounterUDB:cmp_out_reg_i\[488]
Removing Lhs of wire \enc:Cnt16:CounterUDB:dp_dir\[493] = \enc:Net_1251\[430]
Removing Lhs of wire \enc:Cnt16:CounterUDB:cs_addr_2\[494] = \enc:Net_1251\[430]
Removing Lhs of wire \enc:Cnt16:CounterUDB:cs_addr_1\[495] = \enc:Cnt16:CounterUDB:count_enable\[492]
Removing Lhs of wire \enc:Cnt16:CounterUDB:cs_addr_0\[496] = \enc:Cnt16:CounterUDB:reload\[459]
Removing Lhs of wire \enc:Net_1290\[573] = \enc:Net_1275\[426]
Removing Lhs of wire \enc:bQuadDec:index_filt\[596] = \enc:Net_1232\[597]
Removing Lhs of wire \enc:Net_1232\[597] = one[4]
Removing Rhs of wire \enc:bQuadDec:error\[599] = \enc:bQuadDec:state_3\[600]
Removing Lhs of wire \enc:bQuadDec:status_0\[603] = \enc:Net_530\[604]
Removing Lhs of wire \enc:bQuadDec:status_1\[605] = \enc:Net_611\[606]
Removing Lhs of wire \enc:bQuadDec:status_2\[607] = \enc:Net_1260\[460]
Removing Lhs of wire \enc:bQuadDec:status_3\[608] = \enc:bQuadDec:error\[599]
Removing Lhs of wire \enc:bQuadDec:status_4\[609] = zero[7]
Removing Lhs of wire \enc:bQuadDec:status_5\[610] = zero[7]
Removing Lhs of wire \enc:bQuadDec:status_6\[611] = zero[7]
Removing Lhs of wire \enc:Net_1229\[615] = one[4]
Removing Lhs of wire \enc:Net_1272\[616] = \enc:Net_1264\[489]
Removing Lhs of wire tmpOE__C1_net_0[619] = one[4]
Removing Lhs of wire tmpOE__C2_net_0[624] = one[4]
Removing Lhs of wire tmpOE__motora_net_0[630] = one[4]
Removing Rhs of wire Net_182[631] = \motorPwm:PWMUDB:pwm1_i_reg\[756]
Removing Lhs of wire \motorPwm:PWMUDB:ctrl_enable\[650] = \motorPwm:PWMUDB:control_7\[642]
Removing Lhs of wire \motorPwm:PWMUDB:hwCapture\[660] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:hwEnable\[661] = \motorPwm:PWMUDB:control_7\[642]
Removing Lhs of wire \motorPwm:PWMUDB:trig_out\[665] = one[4]
Removing Lhs of wire \motorPwm:PWMUDB:runmode_enable\\R\[667] = zero[7]
Removing Lhs of wire Net_221[668] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:runmode_enable\\S\[669] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:final_enable\[670] = \motorPwm:PWMUDB:runmode_enable\[666]
Removing Lhs of wire \motorPwm:PWMUDB:ltch_kill_reg\\R\[674] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:ltch_kill_reg\\S\[675] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:min_kill_reg\\R\[676] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:min_kill_reg\\S\[677] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:final_kill\[680] = one[4]
Removing Lhs of wire \motorPwm:PWMUDB:add_vi_vv_MODGEN_2_1\[684] = \motorPwm:PWMUDB:MODULE_2:g2:a0:s_1\[923]
Removing Lhs of wire \motorPwm:PWMUDB:add_vi_vv_MODGEN_2_0\[686] = \motorPwm:PWMUDB:MODULE_2:g2:a0:s_0\[924]
Removing Lhs of wire \motorPwm:PWMUDB:dith_count_1\\R\[687] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:dith_count_1\\S\[688] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:dith_count_0\\R\[689] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:dith_count_0\\S\[690] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:status_6\[693] = zero[7]
Removing Rhs of wire \motorPwm:PWMUDB:status_5\[694] = \motorPwm:PWMUDB:final_kill_reg\[709]
Removing Lhs of wire \motorPwm:PWMUDB:status_4\[695] = zero[7]
Removing Rhs of wire \motorPwm:PWMUDB:status_3\[696] = \motorPwm:PWMUDB:fifo_full\[716]
Removing Rhs of wire \motorPwm:PWMUDB:status_1\[698] = \motorPwm:PWMUDB:cmp2_status_reg\[708]
Removing Rhs of wire \motorPwm:PWMUDB:status_0\[699] = \motorPwm:PWMUDB:cmp1_status_reg\[707]
Removing Lhs of wire \motorPwm:PWMUDB:cmp1_status_reg\\R\[710] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:cmp1_status_reg\\S\[711] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:cmp2_status_reg\\R\[712] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:cmp2_status_reg\\S\[713] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:final_kill_reg\\R\[714] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:final_kill_reg\\S\[715] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:cs_addr_2\[717] = \motorPwm:PWMUDB:tc_i\[672]
Removing Lhs of wire \motorPwm:PWMUDB:cs_addr_1\[718] = \motorPwm:PWMUDB:runmode_enable\[666]
Removing Lhs of wire \motorPwm:PWMUDB:cs_addr_0\[719] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:compare1\[752] = \motorPwm:PWMUDB:cmp1_less\[723]
Removing Lhs of wire \motorPwm:PWMUDB:compare2\[753] = \motorPwm:PWMUDB:cmp2_less\[726]
Removing Rhs of wire Net_172[763] = \motorPwm:PWMUDB:pwm2_i_reg\[758]
Removing Lhs of wire \motorPwm:PWMUDB:pwm_temp\[764] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_23\[805] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_22\[806] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_21\[807] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_20\[808] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_19\[809] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_18\[810] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_17\[811] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_16\[812] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_15\[813] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_14\[814] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_13\[815] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_12\[816] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_11\[817] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_10\[818] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_9\[819] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_8\[820] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_7\[821] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_6\[822] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_5\[823] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_4\[824] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_3\[825] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_2\[826] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_1\[827] = \motorPwm:PWMUDB:MODIN2_1\[828]
Removing Lhs of wire \motorPwm:PWMUDB:MODIN2_1\[828] = \motorPwm:PWMUDB:dith_count_1\[683]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:a_0\[829] = \motorPwm:PWMUDB:MODIN2_0\[830]
Removing Lhs of wire \motorPwm:PWMUDB:MODIN2_0\[830] = \motorPwm:PWMUDB:dith_count_0\[685]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[962] = one[4]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[963] = one[4]
Removing Lhs of wire tmpOE__motorb_net_0[972] = one[4]
Removing Lhs of wire tmpOE__mag_net_0[978] = one[4]
Removing Lhs of wire \uart:Net_61\[985] = \uart:Net_9\[984]
Removing Lhs of wire Net_320[989] = zero[7]
Removing Lhs of wire \uart:BUART:tx_hd_send_break\[990] = zero[7]
Removing Lhs of wire \uart:BUART:HalfDuplexSend\[991] = zero[7]
Removing Lhs of wire \uart:BUART:FinalParityType_1\[992] = zero[7]
Removing Lhs of wire \uart:BUART:FinalParityType_0\[993] = zero[7]
Removing Lhs of wire \uart:BUART:FinalAddrMode_2\[994] = zero[7]
Removing Lhs of wire \uart:BUART:FinalAddrMode_1\[995] = zero[7]
Removing Lhs of wire \uart:BUART:FinalAddrMode_0\[996] = zero[7]
Removing Lhs of wire \uart:BUART:tx_ctrl_mark\[997] = zero[7]
Removing Rhs of wire \uart:BUART:tx_bitclk_enable_pre\[1009] = \uart:BUART:tx_bitclk_dp\[1045]
Removing Lhs of wire \uart:BUART:tx_counter_tc\[1055] = \uart:BUART:tx_counter_dp\[1046]
Removing Lhs of wire \uart:BUART:tx_status_6\[1056] = zero[7]
Removing Lhs of wire \uart:BUART:tx_status_5\[1057] = zero[7]
Removing Lhs of wire \uart:BUART:tx_status_4\[1058] = zero[7]
Removing Lhs of wire \uart:BUART:tx_status_1\[1060] = \uart:BUART:tx_fifo_empty\[1023]
Removing Lhs of wire \uart:BUART:tx_status_3\[1062] = \uart:BUART:tx_fifo_notfull\[1022]
Removing Lhs of wire \uart:BUART:rx_count7_bit8_wire\[1122] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[1130] = \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[1141]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[1132] = \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[1142]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[1133] = \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1158]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[1134] = \uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1172]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[1135] = \uart:BUART:sRX:s23Poll:MODIN3_1\[1136]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODIN3_1\[1136] = \uart:BUART:pollcount_1\[1128]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[1137] = \uart:BUART:sRX:s23Poll:MODIN3_0\[1138]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODIN3_0\[1138] = \uart:BUART:pollcount_0\[1131]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1144] = one[4]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1145] = one[4]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1146] = \uart:BUART:pollcount_1\[1128]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODIN4_1\[1147] = \uart:BUART:pollcount_1\[1128]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1148] = \uart:BUART:pollcount_0\[1131]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODIN4_0\[1149] = \uart:BUART:pollcount_0\[1131]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1150] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1151] = one[4]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1152] = \uart:BUART:pollcount_1\[1128]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1153] = \uart:BUART:pollcount_0\[1131]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1154] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1155] = one[4]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1160] = \uart:BUART:pollcount_1\[1128]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODIN5_1\[1161] = \uart:BUART:pollcount_1\[1128]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1162] = \uart:BUART:pollcount_0\[1131]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODIN5_0\[1163] = \uart:BUART:pollcount_0\[1131]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1164] = one[4]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1165] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1166] = \uart:BUART:pollcount_1\[1128]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1167] = \uart:BUART:pollcount_0\[1131]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1168] = one[4]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1169] = zero[7]
Removing Lhs of wire \uart:BUART:rx_status_1\[1176] = zero[7]
Removing Rhs of wire \uart:BUART:rx_status_2\[1177] = \uart:BUART:rx_parity_error_status\[1178]
Removing Rhs of wire \uart:BUART:rx_status_3\[1179] = \uart:BUART:rx_stop_bit_error\[1180]
Removing Lhs of wire \uart:BUART:sRX:cmp_vv_vv_MODGEN_6\[1190] = \uart:BUART:sRX:MODULE_6:g2:a0:lta_0\[1239]
Removing Lhs of wire \uart:BUART:sRX:cmp_vv_vv_MODGEN_7\[1194] = \uart:BUART:sRX:MODULE_7:g1:a0:xneq\[1261]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newa_6\[1195] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newa_5\[1196] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newa_4\[1197] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newa_3\[1198] = \uart:BUART:sRX:MODIN6_6\[1199]
Removing Lhs of wire \uart:BUART:sRX:MODIN6_6\[1199] = \uart:BUART:rx_count_6\[1117]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newa_2\[1200] = \uart:BUART:sRX:MODIN6_5\[1201]
Removing Lhs of wire \uart:BUART:sRX:MODIN6_5\[1201] = \uart:BUART:rx_count_5\[1118]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newa_1\[1202] = \uart:BUART:sRX:MODIN6_4\[1203]
Removing Lhs of wire \uart:BUART:sRX:MODIN6_4\[1203] = \uart:BUART:rx_count_4\[1119]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newa_0\[1204] = \uart:BUART:sRX:MODIN6_3\[1205]
Removing Lhs of wire \uart:BUART:sRX:MODIN6_3\[1205] = \uart:BUART:rx_count_3\[1120]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newb_6\[1206] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newb_5\[1207] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newb_4\[1208] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newb_3\[1209] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newb_2\[1210] = one[4]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newb_1\[1211] = one[4]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:newb_0\[1212] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1213] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1214] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1215] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1216] = \uart:BUART:rx_count_6\[1117]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1217] = \uart:BUART:rx_count_5\[1118]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1218] = \uart:BUART:rx_count_4\[1119]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1219] = \uart:BUART:rx_count_3\[1120]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:datab_6\[1220] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:datab_5\[1221] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:datab_4\[1222] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:datab_3\[1223] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:datab_2\[1224] = one[4]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:datab_1\[1225] = one[4]
Removing Lhs of wire \uart:BUART:sRX:MODULE_6:g2:a0:datab_0\[1226] = zero[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_7:g1:a0:newa_0\[1241] = \uart:BUART:rx_postpoll\[1076]
Removing Lhs of wire \uart:BUART:sRX:MODULE_7:g1:a0:newb_0\[1242] = \uart:BUART:rx_parity_bit\[1193]
Removing Lhs of wire \uart:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1243] = \uart:BUART:rx_postpoll\[1076]
Removing Lhs of wire \uart:BUART:sRX:MODULE_7:g1:a0:datab_0\[1244] = \uart:BUART:rx_parity_bit\[1193]
Removing Lhs of wire \uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1245] = \uart:BUART:rx_postpoll\[1076]
Removing Lhs of wire \uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1246] = \uart:BUART:rx_parity_bit\[1193]
Removing Lhs of wire \uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1248] = one[4]
Removing Lhs of wire \uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1249] = \uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1247]
Removing Lhs of wire \uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1250] = \uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1247]
Removing Lhs of wire tmpOE__Rx_1_net_0[1272] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[1277] = one[4]
Removing Lhs of wire \servoPwm:PWMUDB:min_kill_reg\\D\[1282] = one[4]
Removing Lhs of wire \servoPwm:PWMUDB:prevCapture\\D\[1283] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:trig_last\\D\[1284] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:ltch_kill_reg\\D\[1287] = one[4]
Removing Lhs of wire \servoPwm:PWMUDB:prevCompare1\\D\[1290] = \servoPwm:PWMUDB:cmp1\[68]
Removing Lhs of wire \servoPwm:PWMUDB:prevCompare2\\D\[1291] = \servoPwm:PWMUDB:cmp2\[71]
Removing Lhs of wire \servoPwm:PWMUDB:cmp1_status_reg\\D\[1292] = \servoPwm:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \servoPwm:PWMUDB:cmp2_status_reg\\D\[1293] = \servoPwm:PWMUDB:cmp2_status\[72]
Removing Lhs of wire \servoPwm:PWMUDB:pwm_i_reg\\D\[1295] = \servoPwm:PWMUDB:pwm_i\[169]
Removing Lhs of wire \servoPwm:PWMUDB:pwm1_i_reg\\D\[1296] = \servoPwm:PWMUDB:pwm1_i\[171]
Removing Lhs of wire \servoPwm:PWMUDB:pwm2_i_reg\\D\[1297] = \servoPwm:PWMUDB:pwm2_i\[173]
Removing Lhs of wire \servoPwm:PWMUDB:tc_i_reg\\D\[1298] = \servoPwm:PWMUDB:status_2\[63]
Removing Lhs of wire \enc:Cnt16:CounterUDB:prevCapture\\D\[1300] = zero[7]
Removing Lhs of wire \enc:Cnt16:CounterUDB:overflow_reg_i\\D\[1301] = \enc:Cnt16:CounterUDB:overflow\[478]
Removing Lhs of wire \enc:Cnt16:CounterUDB:underflow_reg_i\\D\[1302] = \enc:Cnt16:CounterUDB:status_1\[466]
Removing Lhs of wire \enc:Cnt16:CounterUDB:tc_reg_i\\D\[1303] = \enc:Cnt16:CounterUDB:reload_tc\[461]
Removing Lhs of wire \enc:Cnt16:CounterUDB:prevCompare\\D\[1304] = \enc:Cnt16:CounterUDB:cmp_out_i\[485]
Removing Lhs of wire \enc:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1305] = \enc:Cnt16:CounterUDB:cmp_out_i\[485]
Removing Lhs of wire \enc:Cnt16:CounterUDB:count_stored_i\\D\[1306] = \enc:Net_1203\[491]
Removing Lhs of wire \motorPwm:PWMUDB:min_kill_reg\\D\[1314] = one[4]
Removing Lhs of wire \motorPwm:PWMUDB:prevCapture\\D\[1315] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:trig_last\\D\[1316] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:ltch_kill_reg\\D\[1319] = one[4]
Removing Lhs of wire \motorPwm:PWMUDB:prevCompare1\\D\[1322] = \motorPwm:PWMUDB:cmp1\[702]
Removing Lhs of wire \motorPwm:PWMUDB:prevCompare2\\D\[1323] = \motorPwm:PWMUDB:cmp2\[705]
Removing Lhs of wire \motorPwm:PWMUDB:cmp1_status_reg\\D\[1324] = \motorPwm:PWMUDB:cmp1_status\[703]
Removing Lhs of wire \motorPwm:PWMUDB:cmp2_status_reg\\D\[1325] = \motorPwm:PWMUDB:cmp2_status\[706]
Removing Lhs of wire \motorPwm:PWMUDB:pwm_i_reg\\D\[1327] = \motorPwm:PWMUDB:pwm_i\[755]
Removing Lhs of wire \motorPwm:PWMUDB:pwm1_i_reg\\D\[1328] = \motorPwm:PWMUDB:pwm1_i\[757]
Removing Lhs of wire \motorPwm:PWMUDB:pwm2_i_reg\\D\[1329] = \motorPwm:PWMUDB:pwm2_i\[759]
Removing Lhs of wire \motorPwm:PWMUDB:tc_i_reg\\D\[1330] = \motorPwm:PWMUDB:status_2\[697]
Removing Lhs of wire \uart:BUART:reset_reg\\D\[1331] = zero[7]
Removing Lhs of wire \uart:BUART:rx_bitclk\\D\[1346] = \uart:BUART:rx_bitclk_pre\[1111]
Removing Lhs of wire \uart:BUART:rx_parity_error_pre\\D\[1355] = \uart:BUART:rx_parity_error_pre\[1188]
Removing Lhs of wire \uart:BUART:rx_break_status\\D\[1356] = zero[7]

------------------------------------------------------
Aliased 0 equations, 319 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:cmp1\' (cost = 0):
\servoPwm:PWMUDB:cmp1\ <= (\servoPwm:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:cmp2\' (cost = 0):
\servoPwm:PWMUDB:cmp2\ <= (\servoPwm:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\servoPwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \servoPwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\servoPwm:PWMUDB:dith_count_1\ and \servoPwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\enc:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\enc:Cnt16:CounterUDB:capt_either_edge\ <= (\enc:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\enc:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\enc:Cnt16:CounterUDB:reload_tc\ <= (\enc:Cnt16:CounterUDB:status_1\
	OR \enc:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\enc:bQuadDec:A_j\' (cost = 1):
\enc:bQuadDec:A_j\ <= ((\enc:bQuadDec:quad_A_delayed_0\ and \enc:bQuadDec:quad_A_delayed_1\ and \enc:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\enc:bQuadDec:A_k\' (cost = 3):
\enc:bQuadDec:A_k\ <= ((not \enc:bQuadDec:quad_A_delayed_0\ and not \enc:bQuadDec:quad_A_delayed_1\ and not \enc:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\enc:bQuadDec:B_j\' (cost = 1):
\enc:bQuadDec:B_j\ <= ((\enc:bQuadDec:quad_B_delayed_0\ and \enc:bQuadDec:quad_B_delayed_1\ and \enc:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\enc:bQuadDec:B_k\' (cost = 3):
\enc:bQuadDec:B_k\ <= ((not \enc:bQuadDec:quad_B_delayed_0\ and not \enc:bQuadDec:quad_B_delayed_1\ and not \enc:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\enc:Net_1151\' (cost = 0):
\enc:Net_1151\ <= (not \enc:Net_1251\);

Note:  Expanding virtual equation for '\enc:Net_1287\' (cost = 0):
\enc:Net_1287\ <= (not \enc:Net_1264\);

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:cmp1\' (cost = 0):
\motorPwm:PWMUDB:cmp1\ <= (\motorPwm:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:cmp2\' (cost = 0):
\motorPwm:PWMUDB:cmp2\ <= (\motorPwm:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\motorPwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \motorPwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\motorPwm:PWMUDB:dith_count_1\ and \motorPwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:rx_addressmatch\' (cost = 0):
\uart:BUART:rx_addressmatch\ <= (\uart:BUART:rx_addressmatch2\
	OR \uart:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\uart:BUART:rx_bitclk_pre\' (cost = 1):
\uart:BUART:rx_bitclk_pre\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:rx_bitclk_pre16x\' (cost = 0):
\uart:BUART:rx_bitclk_pre16x\ <= ((not \uart:BUART:rx_count_2\ and \uart:BUART:rx_count_1\ and \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:rx_poll_bit1\' (cost = 1):
\uart:BUART:rx_poll_bit1\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:rx_poll_bit2\' (cost = 1):
\uart:BUART:rx_poll_bit2\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:pollingrange\' (cost = 4):
\uart:BUART:pollingrange\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\uart:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \uart:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\uart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \uart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\uart:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\uart:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\uart:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\uart:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\uart:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\uart:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\uart:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\uart:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\uart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\uart:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\uart:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\uart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\uart:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_4\)
	OR (not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\uart:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\uart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\uart:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_4\)
	OR (not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\servoPwm:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \servoPwm:PWMUDB:dith_count_0\ and \servoPwm:PWMUDB:dith_count_1\)
	OR (not \servoPwm:PWMUDB:dith_count_1\ and \servoPwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\enc:Net_1248\' (cost = 2):
\enc:Net_1248\ <= ((not \enc:Net_1264\ and \enc:Net_1275\));

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\motorPwm:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \motorPwm:PWMUDB:dith_count_0\ and \motorPwm:PWMUDB:dith_count_1\)
	OR (not \motorPwm:PWMUDB:dith_count_1\ and \motorPwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \uart:BUART:pollcount_1\ and not \uart:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \uart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \uart:BUART:pollcount_0\ and \uart:BUART:pollcount_1\)
	OR (not \uart:BUART:pollcount_1\ and \uart:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:rx_postpoll\' (cost = 72):
\uart:BUART:rx_postpoll\ <= (\uart:BUART:pollcount_1\
	OR (Net_321 and \uart:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \uart:BUART:pollcount_1\ and not Net_321 and not \uart:BUART:rx_parity_bit\)
	OR (not \uart:BUART:pollcount_1\ and not \uart:BUART:pollcount_0\ and not \uart:BUART:rx_parity_bit\)
	OR (\uart:BUART:pollcount_1\ and \uart:BUART:rx_parity_bit\)
	OR (Net_321 and \uart:BUART:pollcount_0\ and \uart:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\uart:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \uart:BUART:pollcount_1\ and not Net_321 and not \uart:BUART:rx_parity_bit\)
	OR (not \uart:BUART:pollcount_1\ and not \uart:BUART:pollcount_0\ and not \uart:BUART:rx_parity_bit\)
	OR (\uart:BUART:pollcount_1\ and \uart:BUART:rx_parity_bit\)
	OR (Net_321 and \uart:BUART:pollcount_0\ and \uart:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 92 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \servoPwm:PWMUDB:final_capture\ to zero
Aliasing \servoPwm:PWMUDB:pwm_i\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \enc:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \motorPwm:PWMUDB:final_capture\ to zero
Aliasing \motorPwm:PWMUDB:pwm_i\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \uart:BUART:rx_status_0\ to zero
Aliasing \uart:BUART:rx_status_6\ to zero
Aliasing \servoPwm:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \motorPwm:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \uart:BUART:rx_markspace_status\\D\ to zero
Aliasing \uart:BUART:rx_parity_error_status\\D\ to zero
Aliasing \uart:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \servoPwm:PWMUDB:final_capture\[87] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:pwm_i\[169] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[348] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[358] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[368] = zero[7]
Removing Lhs of wire \enc:Cnt16:CounterUDB:hwCapture\[458] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:final_capture\[721] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:pwm_i\[755] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[933] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[943] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[953] = zero[7]
Removing Rhs of wire \uart:BUART:rx_bitclk_enable\[1075] = \uart:BUART:rx_bitclk\[1123]
Removing Lhs of wire \uart:BUART:rx_status_0\[1174] = zero[7]
Removing Lhs of wire \uart:BUART:rx_status_6\[1183] = zero[7]
Removing Lhs of wire \servoPwm:PWMUDB:runmode_enable\\D\[1285] = \servoPwm:PWMUDB:control_7\[8]
Removing Lhs of wire \servoPwm:PWMUDB:final_kill_reg\\D\[1294] = zero[7]
Removing Lhs of wire \motorPwm:PWMUDB:runmode_enable\\D\[1317] = \motorPwm:PWMUDB:control_7\[642]
Removing Lhs of wire \motorPwm:PWMUDB:final_kill_reg\\D\[1326] = zero[7]
Removing Lhs of wire \uart:BUART:tx_ctrl_mark_last\\D\[1338] = \uart:BUART:tx_ctrl_mark_last\[1066]
Removing Lhs of wire \uart:BUART:rx_markspace_status\\D\[1350] = zero[7]
Removing Lhs of wire \uart:BUART:rx_parity_error_status\\D\[1351] = zero[7]
Removing Lhs of wire \uart:BUART:rx_addr_match_status\\D\[1353] = zero[7]
Removing Lhs of wire \uart:BUART:rx_markspace_pre\\D\[1354] = \uart:BUART:rx_markspace_pre\[1187]
Removing Lhs of wire \uart:BUART:rx_parity_bit\\D\[1359] = \uart:BUART:rx_parity_bit\[1193]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\uart:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \uart:BUART:rx_parity_bit\ and Net_321 and \uart:BUART:pollcount_0\)
	OR (not \uart:BUART:pollcount_1\ and not \uart:BUART:pollcount_0\ and \uart:BUART:rx_parity_bit\)
	OR (not \uart:BUART:pollcount_1\ and not Net_321 and \uart:BUART:rx_parity_bit\)
	OR (not \uart:BUART:rx_parity_bit\ and \uart:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\FinalProject.cydsn\FinalProject.cyprj" -dcpsoc3 FinalProject.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.783ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Monday, 27 November 2017 16:49:56
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\FinalProject.cydsn\FinalProject.cyprj -d CY8C5888LTI-LP097 FinalProject.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \servoPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \motorPwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \servoPwm:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \servoPwm:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \servoPwm:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \servoPwm:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \enc:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \motorPwm:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \motorPwm:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \motorPwm:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \motorPwm:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_218
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_168
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_62
    Digital Clock 3: Automatic-assigning  clock 'uart_IntClock'. Fanout=1, Signal=\uart:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \servoPwm:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \enc:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \enc:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \enc:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \motorPwm:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \uart:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: uart_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: uart_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \enc:Net_1264\, Duplicate of \enc:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\enc:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \enc:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \uart:BUART:rx_parity_bit\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_parity_bit\ (fanout=0)

    Removing \uart:BUART:rx_address_detected\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_address_detected\ (fanout=0)

    Removing \uart:BUART:rx_parity_error_pre\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \uart:BUART:rx_markspace_pre\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_markspace_pre\ (fanout=0)

    Removing \uart:BUART:rx_state_1\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_state_1\ (fanout=8)

    Removing \uart:BUART:tx_parity_bit\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_parity_bit\ (fanout=0)

    Removing \uart:BUART:tx_mark\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Servo1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo1(0)__PA ,
            pin_input => Net_141 ,
            pad => Servo1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo2(0)__PA ,
            pin_input => Net_165 ,
            pad => Servo2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \lcd:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(0)\__PA ,
            pad => \lcd:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcd:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(1)\__PA ,
            pad => \lcd:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcd:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(2)\__PA ,
            pad => \lcd:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcd:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(3)\__PA ,
            pad => \lcd:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcd:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(4)\__PA ,
            pad => \lcd:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcd:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(5)\__PA ,
            pad => \lcd:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcd:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(6)\__PA ,
            pad => \lcd:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = C1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C1(0)__PA ,
            fb => Net_215 ,
            pad => C1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = C2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C2(0)__PA ,
            fb => Net_216 ,
            pad => C2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = motora(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => motora(0)__PA ,
            pin_input => Net_182 ,
            pad => motora(0)_PAD );
        Properties:
        {
        }

    Pin : Name = motorb(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => motorb(0)__PA ,
            pin_input => Net_172 ,
            pad => motorb(0)_PAD );
        Properties:
        {
        }

    Pin : Name = mag(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => mag(0)__PA ,
            pad => mag(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_321 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_190 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\enc:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\enc:Net_1260\ * \enc:Net_1203\ * \enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + \enc:bQuadDec:quad_A_filt\ * !\enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:Net_1203_split\ (fanout=1)

    MacroCell: Name=\servoPwm:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \servoPwm:PWMUDB:runmode_enable\ * \servoPwm:PWMUDB:tc_i\
        );
        Output = \servoPwm:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\enc:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\enc:Net_1260\ * !\enc:Cnt16:CounterUDB:status_1\ * 
              !\enc:Cnt16:CounterUDB:overflow\
        );
        Output = \enc:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\enc:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:cmp_out_i\ * 
              !\enc:Cnt16:CounterUDB:prevCompare\
        );
        Output = \enc:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\enc:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:overflow\ * 
              !\enc:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \enc:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\enc:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:status_1\ * 
              !\enc:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \enc:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\enc:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:control_7\ * 
              !\enc:Cnt16:CounterUDB:count_stored_i\ * \enc:Net_1203\
        );
        Output = \enc:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\enc:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Net_1275\ * \enc:Net_1251\ * 
              !\enc:Cnt16:CounterUDB:prevCompare\
        );
        Output = \enc:Net_530\ (fanout=1)

    MacroCell: Name=\enc:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Net_1275\ * !\enc:Net_1251\ * 
              !\enc:Cnt16:CounterUDB:prevCompare\
        );
        Output = \enc:Net_611\ (fanout=1)

    MacroCell: Name=\motorPwm:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPwm:PWMUDB:runmode_enable\ * \motorPwm:PWMUDB:tc_i\
        );
        Output = \motorPwm:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_190, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:txn\
        );
        Output = Net_190 (fanout=1)

    MacroCell: Name=\uart:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\
        );
        Output = \uart:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\uart:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_fifo_empty\ * 
              \uart:BUART:tx_state_2\
        );
        Output = \uart:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\uart:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_fifo_notfull\
        );
        Output = \uart:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\
        );
        Output = \uart:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart:BUART:pollcount_1\
            + Net_321 * \uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_load_fifo\ * \uart:BUART:rx_fifofull\
        );
        Output = \uart:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_fifonotempty\ * \uart:BUART:rx_state_stop1_reg\
        );
        Output = \uart:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\enc:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_215
        );
        Output = \enc:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\enc:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_A_delayed_0\
        );
        Output = \enc:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\enc:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_A_delayed_1\
        );
        Output = \enc:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\enc:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_216
        );
        Output = \enc:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\enc:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_B_delayed_0\
        );
        Output = \enc:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\enc:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_B_delayed_1\
        );
        Output = \enc:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\servoPwm:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \servoPwm:PWMUDB:control_7\
        );
        Output = \servoPwm:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\servoPwm:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \servoPwm:PWMUDB:cmp1_less\
        );
        Output = \servoPwm:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\servoPwm:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \servoPwm:PWMUDB:cmp2_less\
        );
        Output = \servoPwm:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\servoPwm:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\servoPwm:PWMUDB:prevCompare1\ * \servoPwm:PWMUDB:cmp1_less\
        );
        Output = \servoPwm:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\servoPwm:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\servoPwm:PWMUDB:prevCompare2\ * \servoPwm:PWMUDB:cmp2_less\
        );
        Output = \servoPwm:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_141, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \servoPwm:PWMUDB:runmode_enable\ * \servoPwm:PWMUDB:cmp1_less\
        );
        Output = Net_141 (fanout=1)

    MacroCell: Name=Net_165, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \servoPwm:PWMUDB:runmode_enable\ * \servoPwm:PWMUDB:cmp2_less\
        );
        Output = Net_165 (fanout=1)

    MacroCell: Name=\enc:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \enc:Net_1251\ * !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_0\
            + \enc:Net_1251\ * !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_0\
            + \enc:Net_1251\ * !\enc:Net_1260\ * !\enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_1\
            + \enc:Net_1251_split\
        );
        Output = \enc:Net_1251\ (fanout=6)

    MacroCell: Name=\enc:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:overflow\
        );
        Output = \enc:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\enc:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:status_1\
        );
        Output = \enc:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\enc:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\enc:Cnt16:CounterUDB:status_1\ * 
              !\enc:Cnt16:CounterUDB:overflow\
        );
        Output = \enc:Net_1275\ (fanout=2)

    MacroCell: Name=\enc:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \enc:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\enc:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \enc:Net_1251\ * !\enc:Net_1260\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\
            + \enc:Net_1251\ * !\enc:Net_1260\ * \enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + \enc:Net_1251\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + \enc:Net_1251\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:Net_1251_split\ (fanout=1)

    MacroCell: Name=\enc:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Net_1203\
        );
        Output = \enc:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\enc:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + \enc:Net_1203_split\
        );
        Output = \enc:Net_1203\ (fanout=3)

    MacroCell: Name=\enc:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\enc:bQuadDec:quad_A_delayed_0\ * 
              !\enc:bQuadDec:quad_A_delayed_1\ * 
              !\enc:bQuadDec:quad_A_delayed_2\ * \enc:bQuadDec:quad_A_filt\
            + \enc:bQuadDec:quad_A_delayed_0\ * 
              \enc:bQuadDec:quad_A_delayed_1\ * 
              \enc:bQuadDec:quad_A_delayed_2\ * !\enc:bQuadDec:quad_A_filt\
        );
        Output = \enc:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\enc:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\enc:bQuadDec:quad_B_delayed_0\ * 
              !\enc:bQuadDec:quad_B_delayed_1\ * 
              !\enc:bQuadDec:quad_B_delayed_2\ * \enc:bQuadDec:quad_B_filt\
            + \enc:bQuadDec:quad_B_delayed_0\ * 
              \enc:bQuadDec:quad_B_delayed_1\ * 
              \enc:bQuadDec:quad_B_delayed_2\ * !\enc:bQuadDec:quad_B_filt\
        );
        Output = \enc:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\enc:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\enc:Net_1260\ * !\enc:bQuadDec:error\
            + !\enc:Net_1260\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:Net_1260\ (fanout=10)

    MacroCell: Name=\enc:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + \enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\enc:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_1\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + \enc:bQuadDec:quad_A_filt\ * !\enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\enc:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_B_filt\ * 
              \enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + !\enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\motorPwm:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPwm:PWMUDB:control_7\
        );
        Output = \motorPwm:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\motorPwm:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPwm:PWMUDB:cmp1_less\
        );
        Output = \motorPwm:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\motorPwm:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPwm:PWMUDB:cmp2_less\
        );
        Output = \motorPwm:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\motorPwm:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorPwm:PWMUDB:prevCompare1\ * \motorPwm:PWMUDB:cmp1_less\
        );
        Output = \motorPwm:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\motorPwm:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorPwm:PWMUDB:prevCompare2\ * \motorPwm:PWMUDB:cmp2_less\
        );
        Output = \motorPwm:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_182, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPwm:PWMUDB:runmode_enable\ * \motorPwm:PWMUDB:cmp1_less\
        );
        Output = Net_182 (fanout=1)

    MacroCell: Name=Net_172, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPwm:PWMUDB:runmode_enable\ * \motorPwm:PWMUDB:cmp2_less\
        );
        Output = Net_172 (fanout=1)

    MacroCell: Name=\uart:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart:BUART:txn\ * \uart:BUART:tx_state_1\ * 
              !\uart:BUART:tx_bitclk\
            + \uart:BUART:txn\ * \uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\ * !\uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\ * 
              !\uart:BUART:tx_counter_dp\ * \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:txn\ (fanout=2)

    MacroCell: Name=\uart:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_counter_dp\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\uart:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * !\uart:BUART:tx_fifo_empty\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_fifo_empty\ * !\uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_fifo_empty\ * 
              \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\uart:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_counter_dp\ * \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\uart:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_state_2\
            + !\uart:BUART:tx_bitclk_enable_pre\
        );
        Output = \uart:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\uart:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\uart:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * !\uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * !Net_321
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * !\uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * 
              !\uart:BUART:pollcount_0\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\uart:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\uart:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\uart:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_2\
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * !Net_321 * 
              \uart:BUART:rx_last\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\uart:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !\uart:BUART:rx_count_0\
        );
        Output = \uart:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\uart:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\
        );
        Output = \uart:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\uart:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !\uart:BUART:pollcount_1\ * Net_321 * \uart:BUART:pollcount_0\
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              \uart:BUART:pollcount_1\ * !Net_321
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              \uart:BUART:pollcount_1\ * !\uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\uart:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * !Net_321 * 
              \uart:BUART:pollcount_0\
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * Net_321 * 
              !\uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\uart:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * !Net_321
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * 
              !\uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_321
        );
        Output = \uart:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\servoPwm:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_62 ,
            cs_addr_2 => \servoPwm:PWMUDB:tc_i\ ,
            cs_addr_1 => \servoPwm:PWMUDB:runmode_enable\ ,
            chain_out => \servoPwm:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \servoPwm:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\servoPwm:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_62 ,
            cs_addr_2 => \servoPwm:PWMUDB:tc_i\ ,
            cs_addr_1 => \servoPwm:PWMUDB:runmode_enable\ ,
            cl0_comb => \servoPwm:PWMUDB:cmp1_less\ ,
            z0_comb => \servoPwm:PWMUDB:tc_i\ ,
            cl1_comb => \servoPwm:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \servoPwm:PWMUDB:status_3\ ,
            chain_in => \servoPwm:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \servoPwm:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\enc:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_218 ,
            cs_addr_2 => \enc:Net_1251\ ,
            cs_addr_1 => \enc:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \enc:Cnt16:CounterUDB:reload\ ,
            chain_out => \enc:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\enc:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_218 ,
            cs_addr_2 => \enc:Net_1251\ ,
            cs_addr_1 => \enc:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \enc:Cnt16:CounterUDB:reload\ ,
            z0_comb => \enc:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \enc:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \enc:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \enc:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \enc:Cnt16:CounterUDB:status_5\ ,
            chain_in => \enc:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\motorPwm:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_168 ,
            cs_addr_2 => \motorPwm:PWMUDB:tc_i\ ,
            cs_addr_1 => \motorPwm:PWMUDB:runmode_enable\ ,
            cl0_comb => \motorPwm:PWMUDB:cmp1_less\ ,
            z0_comb => \motorPwm:PWMUDB:tc_i\ ,
            cl1_comb => \motorPwm:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \motorPwm:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \uart:Net_9\ ,
            cs_addr_2 => \uart:BUART:tx_state_1\ ,
            cs_addr_1 => \uart:BUART:tx_state_0\ ,
            cs_addr_0 => \uart:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \uart:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \uart:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \uart:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \uart:Net_9\ ,
            cs_addr_0 => \uart:BUART:counter_load_not\ ,
            ce0_reg => \uart:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \uart:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \uart:Net_9\ ,
            cs_addr_2 => \uart:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \uart:BUART:rx_state_0\ ,
            cs_addr_0 => \uart:BUART:rx_bitclk_enable\ ,
            route_si => \uart:BUART:rx_postpoll\ ,
            f0_load => \uart:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \uart:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \uart:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\servoPwm:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_62 ,
            status_3 => \servoPwm:PWMUDB:status_3\ ,
            status_2 => \servoPwm:PWMUDB:status_2\ ,
            status_1 => \servoPwm:PWMUDB:status_1\ ,
            status_0 => \servoPwm:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\enc:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \enc:Net_1260\ ,
            clock => Net_218 ,
            status_6 => \enc:Cnt16:CounterUDB:status_6\ ,
            status_5 => \enc:Cnt16:CounterUDB:status_5\ ,
            status_3 => \enc:Cnt16:CounterUDB:status_3\ ,
            status_2 => \enc:Cnt16:CounterUDB:status_2\ ,
            status_1 => \enc:Cnt16:CounterUDB:status_1\ ,
            status_0 => \enc:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\enc:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_218 ,
            status_3 => \enc:bQuadDec:error\ ,
            status_2 => \enc:Net_1260\ ,
            status_1 => \enc:Net_611\ ,
            status_0 => \enc:Net_530\ ,
            interrupt => Net_219 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\motorPwm:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_168 ,
            status_3 => \motorPwm:PWMUDB:status_3\ ,
            status_2 => \motorPwm:PWMUDB:status_2\ ,
            status_1 => \motorPwm:PWMUDB:status_1\ ,
            status_0 => \motorPwm:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart:BUART:sTX:TxSts\
        PORT MAP (
            clock => \uart:Net_9\ ,
            status_3 => \uart:BUART:tx_fifo_notfull\ ,
            status_2 => \uart:BUART:tx_status_2\ ,
            status_1 => \uart:BUART:tx_fifo_empty\ ,
            status_0 => \uart:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart:BUART:sRX:RxSts\
        PORT MAP (
            clock => \uart:Net_9\ ,
            status_5 => \uart:BUART:rx_status_5\ ,
            status_4 => \uart:BUART:rx_status_4\ ,
            status_3 => \uart:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\servoPwm:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_62 ,
            control_7 => \servoPwm:PWMUDB:control_7\ ,
            control_6 => \servoPwm:PWMUDB:control_6\ ,
            control_5 => \servoPwm:PWMUDB:control_5\ ,
            control_4 => \servoPwm:PWMUDB:control_4\ ,
            control_3 => \servoPwm:PWMUDB:control_3\ ,
            control_2 => \servoPwm:PWMUDB:control_2\ ,
            control_1 => \servoPwm:PWMUDB:control_1\ ,
            control_0 => \servoPwm:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\enc:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_218 ,
            control_7 => \enc:Cnt16:CounterUDB:control_7\ ,
            control_6 => \enc:Cnt16:CounterUDB:control_6\ ,
            control_5 => \enc:Cnt16:CounterUDB:control_5\ ,
            control_4 => \enc:Cnt16:CounterUDB:control_4\ ,
            control_3 => \enc:Cnt16:CounterUDB:control_3\ ,
            control_2 => \enc:Cnt16:CounterUDB:control_2\ ,
            control_1 => \enc:Cnt16:CounterUDB:control_1\ ,
            control_0 => \enc:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\motorPwm:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_168 ,
            control_7 => \motorPwm:PWMUDB:control_7\ ,
            control_6 => \motorPwm:PWMUDB:control_6\ ,
            control_5 => \motorPwm:PWMUDB:control_5\ ,
            control_4 => \motorPwm:PWMUDB:control_4\ ,
            control_3 => \motorPwm:PWMUDB:control_3\ ,
            control_2 => \motorPwm:PWMUDB:control_2\ ,
            control_1 => \motorPwm:PWMUDB:control_1\ ,
            control_0 => \motorPwm:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\uart:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \uart:Net_9\ ,
            load => \uart:BUART:rx_counter_load\ ,
            count_6 => \uart:BUART:rx_count_6\ ,
            count_5 => \uart:BUART:rx_count_5\ ,
            count_4 => \uart:BUART:rx_count_4\ ,
            count_3 => \uart:BUART:rx_count_3\ ,
            count_2 => \uart:BUART:rx_count_2\ ,
            count_1 => \uart:BUART:rx_count_1\ ,
            count_0 => \uart:BUART:rx_count_0\ ,
            tc => \uart:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\enc:isr\
        PORT MAP (
            interrupt => Net_219 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   19 :   29 :   48 : 39.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   68 :  124 :  192 : 35.42 %
  Unique P-terms              :  113 :  271 :  384 : 29.43 %
  Total P-terms               :  128 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    6 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.095ms
Tech Mapping phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : C1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : C2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Servo1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Servo2(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \lcd:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \lcd:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \lcd:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \lcd:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \lcd:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \lcd:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \lcd:LCDPort(6)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : mag(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : motora(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : motorb(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.282ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.21
                   Pterms :            5.04
               Macrocells :            2.83
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.056ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       9.08 :       5.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\uart:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\
        );
        Output = \uart:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !\uart:BUART:rx_count_0\
        );
        Output = \uart:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\enc:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_215
        );
        Output = \enc:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_190, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:txn\
        );
        Output = Net_190 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart:BUART:txn\ * \uart:BUART:tx_state_1\ * 
              !\uart:BUART:tx_bitclk\
            + \uart:BUART:txn\ * \uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\ * !\uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\ * 
              !\uart:BUART:tx_counter_dp\ * \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_counter_dp\ * \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_counter_dp\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\uart:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \uart:Net_9\ ,
        cs_addr_0 => \uart:BUART:counter_load_not\ ,
        ce0_reg => \uart:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \uart:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_fifo_empty\ * 
              \uart:BUART:tx_state_2\
        );
        Output = \uart:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * !\uart:BUART:tx_fifo_empty\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_fifo_empty\ * !\uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_fifo_empty\ * 
              \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_fifo_notfull\
        );
        Output = \uart:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\
        );
        Output = \uart:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_state_2\
            + !\uart:BUART:tx_bitclk_enable_pre\
        );
        Output = \uart:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\uart:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \uart:Net_9\ ,
        cs_addr_2 => \uart:BUART:tx_state_1\ ,
        cs_addr_1 => \uart:BUART:tx_state_0\ ,
        cs_addr_0 => \uart:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \uart:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \uart:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \uart:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\uart:BUART:sTX:TxSts\
    PORT MAP (
        clock => \uart:Net_9\ ,
        status_3 => \uart:BUART:tx_fifo_notfull\ ,
        status_2 => \uart:BUART:tx_status_2\ ,
        status_1 => \uart:BUART:tx_fifo_empty\ ,
        status_0 => \uart:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\enc:Net_1251\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \enc:Net_1251\ * !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_0\
            + \enc:Net_1251\ * !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_0\
            + \enc:Net_1251\ * !\enc:Net_1260\ * !\enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_1\
            + \enc:Net_1251_split\
        );
        Output = \enc:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_1\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + \enc:bQuadDec:quad_A_filt\ * !\enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\enc:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \enc:Net_1251\ * !\enc:Net_1260\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\
            + \enc:Net_1251\ * !\enc:Net_1260\ * \enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + \enc:Net_1251\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + \enc:Net_1251\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\enc:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_218 ,
        cs_addr_2 => \enc:Net_1251\ ,
        cs_addr_1 => \enc:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \enc:Cnt16:CounterUDB:reload\ ,
        chain_out => \enc:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\servoPwm:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_62 ,
        status_3 => \servoPwm:PWMUDB:status_3\ ,
        status_2 => \servoPwm:PWMUDB:status_2\ ,
        status_1 => \servoPwm:PWMUDB:status_1\ ,
        status_0 => \servoPwm:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\motorPwm:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorPwm:PWMUDB:prevCompare2\ * \motorPwm:PWMUDB:cmp2_less\
        );
        Output = \motorPwm:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motorPwm:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPwm:PWMUDB:cmp2_less\
        );
        Output = \motorPwm:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_172, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPwm:PWMUDB:runmode_enable\ * \motorPwm:PWMUDB:cmp2_less\
        );
        Output = Net_172 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motorPwm:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPwm:PWMUDB:control_7\
        );
        Output = \motorPwm:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\motorPwm:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPwm:PWMUDB:runmode_enable\ * \motorPwm:PWMUDB:tc_i\
        );
        Output = \motorPwm:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_182, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPwm:PWMUDB:runmode_enable\ * \motorPwm:PWMUDB:cmp1_less\
        );
        Output = Net_182 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\motorPwm:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPwm:PWMUDB:cmp1_less\
        );
        Output = \motorPwm:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motorPwm:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorPwm:PWMUDB:prevCompare1\ * \motorPwm:PWMUDB:cmp1_less\
        );
        Output = \motorPwm:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\motorPwm:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_168 ,
        cs_addr_2 => \motorPwm:PWMUDB:tc_i\ ,
        cs_addr_1 => \motorPwm:PWMUDB:runmode_enable\ ,
        cl0_comb => \motorPwm:PWMUDB:cmp1_less\ ,
        z0_comb => \motorPwm:PWMUDB:tc_i\ ,
        cl1_comb => \motorPwm:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \motorPwm:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\motorPwm:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_168 ,
        status_3 => \motorPwm:PWMUDB:status_3\ ,
        status_2 => \motorPwm:PWMUDB:status_2\ ,
        status_1 => \motorPwm:PWMUDB:status_1\ ,
        status_0 => \motorPwm:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\motorPwm:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_168 ,
        control_7 => \motorPwm:PWMUDB:control_7\ ,
        control_6 => \motorPwm:PWMUDB:control_6\ ,
        control_5 => \motorPwm:PWMUDB:control_5\ ,
        control_4 => \motorPwm:PWMUDB:control_4\ ,
        control_3 => \motorPwm:PWMUDB:control_3\ ,
        control_2 => \motorPwm:PWMUDB:control_2\ ,
        control_1 => \motorPwm:PWMUDB:control_1\ ,
        control_0 => \motorPwm:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\servoPwm:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\servoPwm:PWMUDB:prevCompare1\ * \servoPwm:PWMUDB:cmp1_less\
        );
        Output = \servoPwm:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\servoPwm:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \servoPwm:PWMUDB:runmode_enable\ * \servoPwm:PWMUDB:tc_i\
        );
        Output = \servoPwm:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\servoPwm:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\servoPwm:PWMUDB:prevCompare2\ * \servoPwm:PWMUDB:cmp2_less\
        );
        Output = \servoPwm:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\servoPwm:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \servoPwm:PWMUDB:cmp2_less\
        );
        Output = \servoPwm:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\servoPwm:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \servoPwm:PWMUDB:cmp1_less\
        );
        Output = \servoPwm:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\servoPwm:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_62 ,
        cs_addr_2 => \servoPwm:PWMUDB:tc_i\ ,
        cs_addr_1 => \servoPwm:PWMUDB:runmode_enable\ ,
        chain_out => \servoPwm:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \servoPwm:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * !\uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * !Net_321
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * !\uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * 
              !\uart:BUART:pollcount_0\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_321
        );
        Output = \uart:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_2\
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * !Net_321 * 
              \uart:BUART:rx_last\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * !Net_321
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * 
              !\uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\uart:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \uart:Net_9\ ,
        load => \uart:BUART:rx_counter_load\ ,
        count_6 => \uart:BUART:rx_count_6\ ,
        count_5 => \uart:BUART:rx_count_5\ ,
        count_4 => \uart:BUART:rx_count_4\ ,
        count_3 => \uart:BUART:rx_count_3\ ,
        count_2 => \uart:BUART:rx_count_2\ ,
        count_1 => \uart:BUART:rx_count_1\ ,
        count_0 => \uart:BUART:rx_count_0\ ,
        tc => \uart:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !\uart:BUART:pollcount_1\ * Net_321 * \uart:BUART:pollcount_0\
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              \uart:BUART:pollcount_1\ * !Net_321
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              \uart:BUART:pollcount_1\ * !\uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart:BUART:pollcount_1\
            + Net_321 * \uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * !Net_321 * 
              \uart:BUART:pollcount_0\
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * Net_321 * 
              !\uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_load_fifo\ * \uart:BUART:rx_fifofull\
        );
        Output = \uart:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\
        );
        Output = \uart:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_fifonotempty\ * \uart:BUART:rx_state_stop1_reg\
        );
        Output = \uart:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\uart:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \uart:Net_9\ ,
        cs_addr_2 => \uart:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \uart:BUART:rx_state_0\ ,
        cs_addr_0 => \uart:BUART:rx_bitclk_enable\ ,
        route_si => \uart:BUART:rx_postpoll\ ,
        f0_load => \uart:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \uart:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \uart:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\uart:BUART:sRX:RxSts\
    PORT MAP (
        clock => \uart:Net_9\ ,
        status_5 => \uart:BUART:rx_status_5\ ,
        status_4 => \uart:BUART:rx_status_4\ ,
        status_3 => \uart:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\enc:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + \enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\enc:bQuadDec:quad_A_delayed_0\ * 
              !\enc:bQuadDec:quad_A_delayed_1\ * 
              !\enc:bQuadDec:quad_A_delayed_2\ * \enc:bQuadDec:quad_A_filt\
            + \enc:bQuadDec:quad_A_delayed_0\ * 
              \enc:bQuadDec:quad_A_delayed_1\ * 
              \enc:bQuadDec:quad_A_delayed_2\ * !\enc:bQuadDec:quad_A_filt\
        );
        Output = \enc:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\enc:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_A_delayed_1\
        );
        Output = \enc:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\enc:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_A_delayed_0\
        );
        Output = \enc:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\enc:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_216
        );
        Output = \enc:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\enc:bQuadDec:quad_B_delayed_0\ * 
              !\enc:bQuadDec:quad_B_delayed_1\ * 
              !\enc:bQuadDec:quad_B_delayed_2\ * \enc:bQuadDec:quad_B_filt\
            + \enc:bQuadDec:quad_B_delayed_0\ * 
              \enc:bQuadDec:quad_B_delayed_1\ * 
              \enc:bQuadDec:quad_B_delayed_2\ * !\enc:bQuadDec:quad_B_filt\
        );
        Output = \enc:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\enc:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_B_delayed_1\
        );
        Output = \enc:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\enc:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_B_delayed_0\
        );
        Output = \enc:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\servoPwm:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_62 ,
        control_7 => \servoPwm:PWMUDB:control_7\ ,
        control_6 => \servoPwm:PWMUDB:control_6\ ,
        control_5 => \servoPwm:PWMUDB:control_5\ ,
        control_4 => \servoPwm:PWMUDB:control_4\ ,
        control_3 => \servoPwm:PWMUDB:control_3\ ,
        control_2 => \servoPwm:PWMUDB:control_2\ ,
        control_1 => \servoPwm:PWMUDB:control_1\ ,
        control_0 => \servoPwm:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\enc:Net_1260\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\enc:Net_1260\ * !\enc:bQuadDec:error\
            + !\enc:Net_1260\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_B_filt\ * 
              \enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + !\enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\enc:Net_1203\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + \enc:Net_1203_split\
        );
        Output = \enc:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\enc:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\enc:Net_1260\ * \enc:Net_1203\ * \enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + \enc:bQuadDec:quad_A_filt\ * !\enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\enc:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_218 ,
        cs_addr_2 => \enc:Net_1251\ ,
        cs_addr_1 => \enc:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \enc:Cnt16:CounterUDB:reload\ ,
        z0_comb => \enc:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \enc:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \enc:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \enc:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \enc:Cnt16:CounterUDB:status_5\ ,
        chain_in => \enc:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\enc:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:control_7\ * 
              !\enc:Cnt16:CounterUDB:count_stored_i\ * \enc:Net_1203\
        );
        Output = \enc:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:Net_1275\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\enc:Cnt16:CounterUDB:status_1\ * 
              !\enc:Cnt16:CounterUDB:overflow\
        );
        Output = \enc:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\enc:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:status_1\
        );
        Output = \enc:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\enc:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Net_1203\
        );
        Output = \enc:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\servoPwm:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \servoPwm:PWMUDB:control_7\
        );
        Output = \servoPwm:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_141, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \servoPwm:PWMUDB:runmode_enable\ * \servoPwm:PWMUDB:cmp1_less\
        );
        Output = Net_141 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_165, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \servoPwm:PWMUDB:runmode_enable\ * \servoPwm:PWMUDB:cmp2_less\
        );
        Output = Net_165 (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\enc:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_218 ,
        status_3 => \enc:bQuadDec:error\ ,
        status_2 => \enc:Net_1260\ ,
        status_1 => \enc:Net_611\ ,
        status_0 => \enc:Net_530\ ,
        interrupt => Net_219 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\enc:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_218 ,
        control_7 => \enc:Cnt16:CounterUDB:control_7\ ,
        control_6 => \enc:Cnt16:CounterUDB:control_6\ ,
        control_5 => \enc:Cnt16:CounterUDB:control_5\ ,
        control_4 => \enc:Cnt16:CounterUDB:control_4\ ,
        control_3 => \enc:Cnt16:CounterUDB:control_3\ ,
        control_2 => \enc:Cnt16:CounterUDB:control_2\ ,
        control_1 => \enc:Cnt16:CounterUDB:control_1\ ,
        control_0 => \enc:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\enc:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:overflow\
        );
        Output = \enc:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \enc:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\enc:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\enc:Net_1260\ * !\enc:Cnt16:CounterUDB:status_1\ * 
              !\enc:Cnt16:CounterUDB:overflow\
        );
        Output = \enc:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\enc:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:cmp_out_i\ * 
              !\enc:Cnt16:CounterUDB:prevCompare\
        );
        Output = \enc:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\enc:Net_530\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Net_1275\ * \enc:Net_1251\ * 
              !\enc:Cnt16:CounterUDB:prevCompare\
        );
        Output = \enc:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:Net_611\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Net_1275\ * !\enc:Net_1251\ * 
              !\enc:Cnt16:CounterUDB:prevCompare\
        );
        Output = \enc:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\enc:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:status_1\ * 
              !\enc:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \enc:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\enc:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:overflow\ * 
              !\enc:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \enc:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\servoPwm:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_62 ,
        cs_addr_2 => \servoPwm:PWMUDB:tc_i\ ,
        cs_addr_1 => \servoPwm:PWMUDB:runmode_enable\ ,
        cl0_comb => \servoPwm:PWMUDB:cmp1_less\ ,
        z0_comb => \servoPwm:PWMUDB:tc_i\ ,
        cl1_comb => \servoPwm:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \servoPwm:PWMUDB:status_3\ ,
        chain_in => \servoPwm:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \servoPwm:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\enc:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \enc:Net_1260\ ,
        clock => Net_218 ,
        status_6 => \enc:Cnt16:CounterUDB:status_6\ ,
        status_5 => \enc:Cnt16:CounterUDB:status_5\ ,
        status_3 => \enc:Cnt16:CounterUDB:status_3\ ,
        status_2 => \enc:Cnt16:CounterUDB:status_2\ ,
        status_1 => \enc:Cnt16:CounterUDB:status_1\ ,
        status_0 => \enc:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\enc:isr\
        PORT MAP (
            interrupt => Net_219 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = mag(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => mag(0)__PA ,
        pad => mag(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = motorb(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => motorb(0)__PA ,
        pin_input => Net_172 ,
        pad => motorb(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = motora(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => motora(0)__PA ,
        pin_input => Net_182 ,
        pad => motora(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Servo2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo2(0)__PA ,
        pin_input => Net_165 ,
        pad => Servo2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = C2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C2(0)__PA ,
        fb => Net_216 ,
        pad => C2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = C1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C1(0)__PA ,
        fb => Net_215 ,
        pad => C1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Servo1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo1(0)__PA ,
        pin_input => Net_141 ,
        pad => Servo1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \lcd:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(0)\__PA ,
        pad => \lcd:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \lcd:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(1)\__PA ,
        pad => \lcd:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \lcd:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(2)\__PA ,
        pad => \lcd:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \lcd:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(3)\__PA ,
        pad => \lcd:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \lcd:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(4)\__PA ,
        pad => \lcd:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \lcd:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(5)\__PA ,
        pad => \lcd:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \lcd:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(6)\__PA ,
        pad => \lcd:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_321 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_190 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_218 ,
            dclk_0 => Net_218_local ,
            dclk_glb_1 => Net_168 ,
            dclk_1 => Net_168_local ,
            dclk_glb_2 => Net_62 ,
            dclk_2 => Net_62_local ,
            dclk_glb_3 => \uart:Net_9\ ,
            dclk_3 => \uart:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   0 |   6 |     * |      NONE |         CMOS_OUT |           mag(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |        motorb(0) | In(Net_172)
-----+-----+-------+-----------+------------------+------------------+------------
   1 |   2 |     * |      NONE |         CMOS_OUT |        motora(0) | In(Net_182)
     |   4 |     * |      NONE |         CMOS_OUT |        Servo2(0) | In(Net_165)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |            C2(0) | FB(Net_216)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |            C1(0) | FB(Net_215)
     |   7 |     * |      NONE |         CMOS_OUT |        Servo1(0) | In(Net_141)
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_321)
     |   7 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_190)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.045ms
Digital Placement phase: Elapsed time ==> 1s.727ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "FinalProject_r.vh2" --pcf-path "FinalProject.pco" --des-name "FinalProject" --dsf-path "FinalProject.dsf" --sdc-path "FinalProject.sdc" --lib-path "FinalProject_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.939ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in FinalProject_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.424ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.128ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.130ms
API generation phase: Elapsed time ==> 1s.388ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.001ms
