INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_tb
INFO: [VRFC 10-2458] undeclared symbol CS0, assumed default net type wire [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:63]
INFO: [VRFC 10-2458] undeclared symbol CS1, assumed default net type wire [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:64]
INFO: [VRFC 10-2458] undeclared symbol D, assumed default net type wire [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:73]
INFO: [VRFC 10-2458] undeclared symbol STCP, assumed default net type wire [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/LR2_IVS/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
