<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
	<head>
		<meta http-equiv="content-type" content="text/html; charset=utf-8" />
		<meta name="description" content="Home Page of Thomas C. P. Chau" />
		<meta name="keywords" content="Thomas Chun Pong Chau, Thomas C. P. Chau, Thomas Chau, &#21608;&#20426;&#37030;, Custom Computing, Department of Computing, Imperial College London, Reconfigurable technology, field programmable gate array, FPGA, structured ASIC, SASIC, Maxeler, Intel, Altera, Xilinx, sequential Monte Carlo, SMC, proximity query, PQ" />
		<meta name="author" content="Thomas Chun Pong Chau" />
		<link rel="stylesheet" type="text/css" href="cpchau.css" media="screen,projection" />
		<title>Thomas C. P. Chau</title>
		<script type="text/javascript">

			var _gaq = _gaq || [];
			_gaq.push(['_setAccount', 'UA-19664380-4']);
			_gaq.push(['_trackPageview']);

			(function() {
			 var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
			 ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
			 var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
			 })();

		 </script>
	 </head>

	 <body>
		 <div id="wrap">

			 <div id="header">
				 <h1><a href="index.html">Thomas Chun Pong CHAU</a></h1>
				 <a href="index.html">About Me</a> &middot; 
				 <a href="publications.html">Publications</a> &middot; 
				 <a href="projects.html">Projects</a> &middot; 
				 <a href="resources.html">Resources</a> &middot; 
				 <a href="links.html">Links</a> &middot; 
			 </div>

			 <img id="frontphoto" src="img/header.jpg" width="760" height="272" alt="London skyline" />

			 <div id="leftside">
				 <h2 class="hide">Menu:</h2>

				 <ul class="avmenu">
					 <li><a href="index.html">About Me</a></li>
					 <li><a class="current" href="publications.html">Publications</a></li>
					 <li><a href="projects.html">Projects</a></li>
					 <li><a href="resources.html">Resources</a></li>
					 <li><a href="links.html">Links</a>
				 </ul>
			 </div>

			 <div id="contentwide">
				 <p>&nbsp;</p>

				 <h3>Publications (<a href="http://www.informatik.uni-trier.de/~ley/pers/hd/c/Chau:Thomas_C=_P=.html" target="_blank">DBLP list</a>, <a href="http://scholar.google.com/citations?user=S1ijDzAAAAAJ" target="_blank">Google Scholar Citations</a>)</h3>
				 <h4>PhD Thesis: </h4>
				 <p align="justify"><strong>Thomas C.P. Chau</strong>, &quot;Optimising Reconfigurable Systems for Real-time Applications,&quot; 2015. <a href="publications/15/Chau-TCP-2015-PhD-Thesis.pdf" target="_blank">[pdf]</a></p>
				 
				 <h4>Book Chapters: </h4>
				 <p align="justify">[1] <strong>Thomas Chau</strong>, Pavel Burovskiy, Michael Flynn and Wayne Luk, “Advances in Dataflow Systems,” In Ali R. Hurson, Veljko Milutinović, editors: Advances in Computers, Vol 106, ADCOM, UK: Academic Press, 2017, pp. 21-62.</p>
				 
				 <h4>Journal Articles: </h4>
				 <p align="justify">[1] Xinyu Niu, <strong>Thomas C.P. Chau</strong>, Qiwei Jin, Wayne Luk, Qiang Liu and Oliver Pell, &quot;Automating Elimination of Idle Functions by Runtime Reconfiguration,&quot; ACM Transactions on Reconfigurable Technology and Systems, vol. 8, no. 3, 2015.</p>
				 <p align="justify">[2] <strong>Thomas C.P. Chau</strong>, Xinyu Niu, Alison Eele, Jan Maciejowski, Peter Y.K. Cheung and Wayne Luk, &quot;Mapping Adaptive Particle Filters to Heterogeneous Reconfigurable Systems,&quot; ACM Transactions on Reconfigurable Technology and Systems, vol. 7, no. 4, 2015. <a href="publications/15/trets15tc.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[3] Ka-Wai Kwok, Gary C.T. Chow, <strong>Thomas C.P. Chau</strong>, Yue Chen, Shelley H. Zhang, Wayne Luk, Ehud J. Schmidt, Zion T.H. Tse, &quot;FPGA-based Acceleration of MRI Registration: An Enabling Technique for Improving MRI-guided Cardiac Therapy,&quot; Journal of Cardiovascular Magnetic Resonance, vol. 16, Suppl 1, pp. W11, 2014. <a href="publications/14/jcmr14kk2.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[4] Ka-Wai Kwok, Yue Chen, <strong>Thomas C.P. Chau</strong>, Wayne Luk, Kent R. Nilsson, Ehud J. Schmidt, Zion T.H. Tse, &quot;MRI-based Visual and Haptic Catheter Feedback: Simulating a Novel System's Contribution to Efficient and Safe MRI-guided Cardiac Electrophysiology Procedures,&quot; Journal of Cardiovascular Magnetic Resonance, vol. 16, Suppl 1, pp. W11, 2014. <a href="publications/14/jcmr14kk1.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[5] <strong>Thomas C.P. Chau</strong>, James Targett, Marlon Wijeyasinghe, Wayne Luk, Peter Y.K. Cheung, Benjamin Cope, Alison Eele and Jan Maciejowski, &quot;Accelerating Sequential Monte Carlo Method for Real-time Air Traffic Management,&quot; ACM SIGARCH Computer Architecture News, vol. 41, no. 5, pp. 35-40, 2013. <a href="publications/13/sigarch13tc.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[6] Man-Ho Ho, Yan-Qing Ai, <strong>Thomas C.P. Chau</strong>, Steve C.L. Yuen, Chiu-Sing Choy, Philip H.W. Leong and Kong-Pang Pun, &quot;Architecture and Design Flow for a Highly Efficient Structured ASIC,&quot; IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 3, pp. 424-433, 2013. <a href="publications/13/tvlsi13sh.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[7] <strong>Thomas C.P. Chau</strong>, Wayne Luk and Peter Y.K. Cheung, &quot;Roberts: Reconfigurable Platform for Benchmarking Real-time Systems,&quot; ACM SIGARCH Computer Architecture News, vol. 40, no. 5, pp. 10-15, 2012. <a href="publications/12/sigarch12tc.pdf" target="_blank">[pdf]</a></p>

				 <h4>Conference papers: </h4>
				 <p align="justify">[1] Hongxiang Fan, <strong>Thomas C.P. Chau</strong>, Stylianos Venieris, Royson Lee, Alexandros Kouris, Wayne Luk, Nicholas D. Lane, Mohamed S. Abdelfattah, &quot;Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design,&quot; in Proc. International Symposium on Microarchitecture (MICRO), 2022. </p>
				 <p align="justify">[2] Abhinav Mehrotra, Alberto Gil C. P. Ramos, Sourav Bhattacharya, Lukasz Dudziak, Ravichander Vipperla, <strong>Thomas C. P. Chau</strong>, Mohamed S. Abdelfattah, Samin Ishtiaq, Nicholas Donald Lane, &quot;NAS-Bench-ASR: Reproducible Neural Architecture Search for Speech Recognition,&quot; in Proc. International Conference on Learning Representations (ICLR), 2021. <a href="https://openreview.net/pdf?id=CU0APx9LMaL" target="_blank">[link]</a></p>
				 <p align="justify">[3] Lukasz Dudziak, <strong>Thomas C. P. Chau</strong>, Mohamed S. Abdelfattah, Royson Lee, Hyeji Kim, Nicholas D. Lane, &quot;BRP-NAS: Prediction-based NAS using GCNs,&quot; in Proc. Conference on Neural Information Processing Systems (NeurIPS), 2020. <a href="https://proceedings.neurips.cc/paper/2020/file/768e78024aa8fdb9b8fe87be86f64745-Paper.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[4] Mohamed S. Abdelfattah, Lukasz Dudziak, <strong>Thomas C. P. Chau</strong>, Royson Lee, Hyeji Kim, Nicholas D. Lane, &quot;Best of Both Worlds: AutoML Codesign of a CNN and its Hardware Accelerator,&quot; Design Automation Conference (DAC), pp. 1-6, 2020. <a href="https://proceedings.neurips.cc/paper/2020/file/768e78024aa8fdb9b8fe87be86f64745-Paper.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[5] Jessica Vandebon, José Gabriel F. Coutinho, Wayne Luk, <strong>Thomas C. P. Chau</strong>, &quot;Transparent Heterogeneous Cloud Acceleration,&quot; in Proc. International Conference on Application-specific Systems, Architectures and Processors (ASAP), 2019. </p>
				 <p align="justify">[6] Shengjia Shao, Jason Tsai, Michal Mysior, Wayne Luk, <strong>Thomas Chau</strong>, Alexander Warren, Ben Jeppesen, &quot;Towards Hardware Accelerated Reinforcement Learning for Application-Specific Robotic Control,&quot; in Proc. International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp. 1-8, 2018. </p>
				 <p align="justify">[7] Paolo Romano, <strong>Thomas Chau</strong>, Ben Jeppesen, Mario Paolone, Elias Ahmed, &quot;A high-performance, low-cost PMU prototype for distribution networks based on FPGA,&quot; in Proc. PES PowerTech Conference, 2017. </p>
				 <p align="justify">[8] Ben Jeppesen, Andrew Crosland, <strong>Thomas Chau</strong>, &quot;An FPGA-based platform for integrated power and motion control,&quot; in Proc. Annual Conference of IEEE Industrial Electronics Society (IECON), 2016. </p>
				 <p align="justify">[9] Rocco Morello, Federico Baronti, Xiang Tian, <strong>Thomas Chau</strong>, Roberto Di Rienzo, Roberto Roncella, Ben Jeppesen, Will H. Lee, Tak Ikushima, Roberto Saletti, &quot;Hardware-in-the-Loop Simulation of FPGA-based State Estimators for Electric Vehicle Batteries,&quot; in Proc. International Symposium on Industrial Electronics (ISIE), 2016. </p>
				 <p align="justify">[10] Shengjia Shao, Liucheng Guo, Ce Guo, <strong>Thomas C. P. Chau</strong>, David B. Thomas, Wayne Luk, Stephen Weston, &quot;Recursive pipelined genetic propagation for bilevel optimisation,&quot; in Proc. International Conference on Field Programmable Logic and Applications (FPL), pp. 1-6, 2015. </p>
				 <p align="justify">[11] <strong>Thomas C.P. Chau</strong>, Maciej Kurek, James Stanley Targett, Jake Humphrey, Georgios Skouroupathis, Alison Eele, Jan Maciejowski, Benjamin Cope, Kathryn Cobden, Philip Leong, Peter Y.K. Cheung and Wayne Luk, &quot;SMCGen: Generating Reconfigurable Design for Sequential Monte Carlo Applications,&quot; in Proc. International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 141-148, 2014. <a href="publications/14/fccm14tc.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[12] Maciej Kurek, Tobias Becker, <strong>Thomas C.P. Chau</strong> and Wayne Luk, &quot;Automating Optimization of Reconfigurable Designs,&quot; in Proc. International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 201-213, 2014. <a href="publications/14/fccm14mk.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[13] <strong>Thomas C.P. Chau</strong>, Ka-Wai Kwok, Gary C.T. Chow, Kuen Hung Tsoi, Zion Tse, Peter Y.K. Cheung and Wayne Luk, &quot;Acceleration of Real-time Proximity Query for Dynamic Active Constraints,&quot; in Proc. International Conference on Field-Programmable Technology (FPT), pp. 206-213, 2013. <a href="publications/13/fpt13tc.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[14] Alison Eele, Jan Maciejowski, <strong>Thomas C.P. Chau</strong> and Wayne Luk, &quot;Parallelisation of Sequential Monte Carlo for Real-Time Control in Air Traffic Management,&quot; in Proc. IEEE Conference on Decision and Control, 2013. <a href="publications/13/cdc13ae.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[15] Alison Eele, Jan Maciejowski, <strong>Thomas C.P. Chau</strong> and Wayne Luk, &quot;Control of Aircraft in the Terminal Manoeuvring Area using Parallelised Sequential Monte Carlo,&quot; in Proc. AIAA Conference on Guidance, Navigation, and Control, 2013. <a href="publications/13/gnc13ae.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[16] <strong>Thomas C.P. Chau</strong>, James Targett, Marlon Wijeyasinghe, Wayne Luk, Peter Y.K. Cheung, Benjamin Cope, Alison Eele and Jan Maciejowski, &quot;Accelerating Sequential Monte Carlo Method for Real-time Air Traffic Management,&quot; in Proc. International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART), 2013. <strong>Best Paper Award Candidate</strong>. <a href="publications/13/heart13tc.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[17] Xinyu Niu, <strong>Thomas C.P. Chau</strong>, Qiwei Jin, Wayne Luk and Qiang Liu, &quot;Automating Elimination of Idle Functions by Run-Time Reconfiguration,&quot; in Proc. International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 97-104, 2013. <a href="publications/13/fccm13xn.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[18] <strong>Thomas C.P. Chau</strong>, Xinyu Niu, Alison Eele, Wayne Luk, Peter Y.K. Cheung and Jan Maciejowski, &quot;Heterogeneous Reconfigurable System for Adaptive Particle Filters in Real-Time Applications,&quot; in Proc. International Symposium on Applied Reconfigurable Computing (ARC), pp. 1-12, 2013. <a href="publications/13/arc13tc.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[19] Xinyu Niu, <strong>Thomas C.P. Chau</strong>, Qiwei Jin, Wayne Luk and Qiang Liu, &quot;Automating Resource Optimisation in Reconfigurable Design,&quot; in Proc. International Symposium on Field Programmable Gate Arrays (FPGA), pp. 275, 2013.</p>
				 <p align="justify">[20] <strong>Thomas C.P. Chau</strong>, Wayne Luk, Peter Y.K. Cheung, Alison Eele and Jan Maciejowski, &quot;Adaptive Sequential Monte Carlo Approach for Real-time Applications,&quot; in Proc. International Conference on Field Programmable Logic and Applications (FPL), pp. 527-530, 2012. <a href="publications/12/fpl12tc.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[21] <strong>Thomas C.P. Chau</strong>, Wayne Luk and Peter Y.K. Cheung, &quot;Roberts: Reconfigurable Platform for Benchmarking Real-time Systems,&quot; in Proc. International Workshop on Highly Efficient Accelerators and Reconfigurable Technologies (HEART), 2012. <strong>Best Paper Award Candidate</strong>. <a href="publications/12/heart12tc.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[22] Sam M.H. Ho, Steve C.L. Yuen, Hiu Ching Poon, <strong>Thomas C.P. Chau</strong>, Yan-Qing Ai, Philip H.W. Leong, Oliver C.S. Choy and Kong-Pang Pun, &quot;Structured ASIC:Methodology and Comparison,&quot; in Proc. International Conference on Field-Programmable Technology (FPT), pp. 377-380, 2010. <a href="publications/10/fpt10sh.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[23] <strong>Thomas C.P. Chau</strong>, David W.L. Wu, Yan-Qing Ai, Brian P.W. Chan, Sam M.H. Ho, Oscar K.L. Lau, Kong-Pang Pun, Oliver C.S. Choy, Philip H.W. Leong, &quot;Design of a Single Layer Programmable Structured ASIC Library,&quot; in Proc. International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 32-35, 2010. <a href="publications/10/ddecs10tc.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[24] Steve C.L. Yuen, Yan-Qing Ai, Brian P.W. Chan, <strong>Thomas C.P. Chau</strong>, Sam M.H. Ho, Oscar K.L. Lau, Kong-Pang Pun, Philip H.W. Leong, Oliver C.S. Choy, &quot;Rapid Prototyping on a Structured ASIC Fabric,&quot; in Proc. Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 379 - 380, 2010. <a href="publications/10/aspdac10sy.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[25] Eddie Hung, Steve Wilton, Haile Yu, <strong>Thomas C.P. Chau</strong>, and Philip H.W. Leong, &quot;A Detailed Delay Path Model for FPGAs,&quot; in Proc. International Conference on Field Programmable Technology (FPT), pp. 96-103, 2009. <a href="publications/09/fpt09eh.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[26] <strong>Thomas C.P. Chau</strong>, Sam M.H. Ho, Philip H.W. Leong, Peter Zipf, and Manfred Glesner, &quot;Generation of Synthetic Floating-point Benchmark Circuits,&quot; in Proc. International Symposium on Parallel and Distributed Processing (IPDPS), pp. 1-9, 2009. <a href="publications/09/raw09tc.pdf" target="_blank">[pdf]</a></p>
				 <p align="justify">[27] <strong>Thomas C.P. Chau</strong>, Philip H.W. Leong, Sam M.H. Ho, Brian P.W. Chan, Steve C.L. Yuen, Kong-Pang Pun, Oliver C.S. Choy, and Xinan Wang, &quot;A Comparison of Via-programmable Gate Array Logic Cell Circuits,&quot; in Proc. International Symposium on Field-Programmable Gate Arrays (FPGA), pp. 53-61, 2009. <a href="publications/09/fpga09tc.pdf" target="_blank">[pdf]</a><br />
				 <br />
				 </p>
				 
				 <h4>White papers: </h4>
				 <p align="justify">[1] <strong>Thomas Chau</strong>, Ben Jeppesen, Kevin Smith, Andrew Crosland, and Stefano J. Zammattio, &quot;Motor Control Designs with an Integrated FPGA Design Flow,&quot; Altera white paper, 2016. <a href="https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/wp/wp-01162-motor-control-toolflow.pdf" target="_blank">[pdf]</a></p>
			 </div>

			 <div id="footer">
				 <p><span>&copy; 2016 Thomas Chun Pong CHAU</span><br />
				 Original design by <a href="http://andreasviklund.com/">Andreas Viklund</a></p>
			 </div>

		 </div>
	 </body>
 </html>
