<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::ScheduleDAGSDNodes Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1ScheduleDAGSDNodes-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ScheduleDAGSDNodes Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html" title="ScheduleDAGSDNodes - A ScheduleDAG for scheduling SDNode-based DAGs.">ScheduleDAGSDNodes</a> - A <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> for scheduling SDNode-based DAGs.  
 <a href="classllvm_1_1ScheduleDAGSDNodes.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="ScheduleDAGSDNodes_8h_source.html">CodeGen/SelectionDAG/ScheduleDAGSDNodes.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ScheduleDAGSDNodes:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGSDNodes__inherit__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGSDNodes_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ScheduleDAGSDNodes:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGSDNodes__coll__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGSDNodes_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">RegDefIter</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html" title="RegDefIter - In place iteration over the values defined by an SUnit.">RegDefIter</a> - In place iteration over the values defined by an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <a href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ad73652eab6e03e092e32bde82040c8c7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#ad73652eab6e03e092e32bde82040c8c7">ScheduleDAGSDNodes</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ad73652eab6e03e092e32bde82040c8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70000f67618d7404d40977cff48ebc1f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a70000f67618d7404d40977cff48ebc1f">~ScheduleDAGSDNodes</a> () override=default</td></tr>
<tr class="separator:a70000f67618d7404d40977cff48ebc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00d73e05dee6c2701209bac3d7786b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#aa00d73e05dee6c2701209bac3d7786b8">Run</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *dag, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="lib_2Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a>)</td></tr>
<tr class="memdesc:aa00d73e05dee6c2701209bac3d7786b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Run - perform scheduling.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#aa00d73e05dee6c2701209bac3d7786b8">More...</a><br /></td></tr>
<tr class="separator:aa00d73e05dee6c2701209bac3d7786b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c0200b4b6e12b97d270fbea215443e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a15c0200b4b6e12b97d270fbea215443e">newSUnit</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a15c0200b4b6e12b97d270fbea215443e"><td class="mdescLeft">&#160;</td><td class="mdescRight">NewSUnit - Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#a15c0200b4b6e12b97d270fbea215443e">More...</a><br /></td></tr>
<tr class="separator:a15c0200b4b6e12b97d270fbea215443e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb309c4ecf566e6daf86db0edbb0dbc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#abb309c4ecf566e6daf86db0edbb0dbc5">Clone</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *Old)</td></tr>
<tr class="memdesc:abb309c4ecf566e6daf86db0edbb0dbc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clone - Creates a clone of the specified <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#abb309c4ecf566e6daf86db0edbb0dbc5">More...</a><br /></td></tr>
<tr class="separator:abb309c4ecf566e6daf86db0edbb0dbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8023c7b2043559d1c3641efdfe3873"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a8f8023c7b2043559d1c3641efdfe3873">BuildSchedGraph</a> (<a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *AA)</td></tr>
<tr class="memdesc:a8f8023c7b2043559d1c3641efdfe3873"><td class="mdescLeft">&#160;</td><td class="mdescRight">BuildSchedGraph - Build the <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> graph from the selection dag that we are input.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#a8f8023c7b2043559d1c3641efdfe3873">More...</a><br /></td></tr>
<tr class="separator:a8f8023c7b2043559d1c3641efdfe3873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e19da5240e1c311814f574bb0c235a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a9e19da5240e1c311814f574bb0c235a4">InitNumRegDefsLeft</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a9e19da5240e1c311814f574bb0c235a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">InitNumRegDefsLeft - Determine the # of regs defined by this node.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#a9e19da5240e1c311814f574bb0c235a4">More...</a><br /></td></tr>
<tr class="separator:a9e19da5240e1c311814f574bb0c235a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab45d1027ab01be9c371634c49d077b"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6ab45d1027ab01be9c371634c49d077b">computeLatency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a6ab45d1027ab01be9c371634c49d077b"><td class="mdescLeft">&#160;</td><td class="mdescRight">computeLatency - Compute node latency.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#a6ab45d1027ab01be9c371634c49d077b">More...</a><br /></td></tr>
<tr class="separator:a6ab45d1027ab01be9c371634c49d077b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e825d2af275c631d66e063c4eff615"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#ae7e825d2af275c631d66e063c4eff615">computeOperandLatency</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Def, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1Use.html">Use</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx, <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;dep) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae7e825d2af275c631d66e063c4eff615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6730dde277dec2e2f901917520c8b3cc"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6730dde277dec2e2f901917520c8b3cc">Schedule</a> ()=0</td></tr>
<tr class="memdesc:a6730dde277dec2e2f901917520c8b3cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Schedule - Order nodes according to selected style, filling in the Sequence member.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#a6730dde277dec2e2f901917520c8b3cc">More...</a><br /></td></tr>
<tr class="separator:a6730dde277dec2e2f901917520c8b3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8c5a6f17aa50ecc8f64f74d4ba5e47"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a4b8c5a6f17aa50ecc8f64f74d4ba5e47">VerifyScheduledSequence</a> (bool isBottomUp)</td></tr>
<tr class="memdesc:a4b8c5a6f17aa50ecc8f64f74d4ba5e47"><td class="mdescLeft">&#160;</td><td class="mdescRight">VerifyScheduledSequence - Verify that all SUnits are scheduled and consistent with the Sequence of scheduled instructions.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#a4b8c5a6f17aa50ecc8f64f74d4ba5e47">More...</a><br /></td></tr>
<tr class="separator:a4b8c5a6f17aa50ecc8f64f74d4ba5e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f60ed03227dbeb711a3ae9b1f0238e9"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6f60ed03227dbeb711a3ae9b1f0238e9">EmitSchedule</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;InsertPos)</td></tr>
<tr class="memdesc:a6f60ed03227dbeb711a3ae9b1f0238e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EmitSchedule - Insert MachineInstrs into the <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> according to the order specified in Sequence.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#a6f60ed03227dbeb711a3ae9b1f0238e9">More...</a><br /></td></tr>
<tr class="separator:a6f60ed03227dbeb711a3ae9b1f0238e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34667f1d218ea0b6566dd8f861dfe93"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#ab34667f1d218ea0b6566dd8f861dfe93">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab34667f1d218ea0b6566dd8f861dfe93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd9b18c4caf8c84e5bf1e9912f44022"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#aacd9b18c4caf8c84e5bf1e9912f44022">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aacd9b18c4caf8c84e5bf1e9912f44022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f08e38b6a51a322e450fc0cb6351f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#ad8f08e38b6a51a322e450fc0cb6351f9">dumpSchedule</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad8f08e38b6a51a322e450fc0cb6351f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbdb500ba4abd11fd23de4e7a020a2d"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a8cbdb500ba4abd11fd23de4e7a020a2d">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a8cbdb500ba4abd11fd23de4e7a020a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> node in a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#a8cbdb500ba4abd11fd23de4e7a020a2d">More...</a><br /></td></tr>
<tr class="separator:a8cbdb500ba4abd11fd23de4e7a020a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b08a15af6f0a05a50270e7848c259c3"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6b08a15af6f0a05a50270e7848c259c3">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a6b08a15af6f0a05a50270e7848c259c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the basic block label.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#a6b08a15af6f0a05a50270e7848c259c3">More...</a><br /></td></tr>
<tr class="separator:a6b08a15af6f0a05a50270e7848c259c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0923f09dc063b0d957449c45c562ca08"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a0923f09dc063b0d957449c45c562ca08">getCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;GW) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0923f09dc063b0d957449c45c562ca08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a40f40bf3808799abdd4411ba209215dc">~ScheduleDAG</a> ()</td></tr>
<tr class="separator:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DAG state (between regions).  <a href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">More...</a><br /></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9435502e1ea0e4e191f241086f20d989 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a9435502e1ea0e4e191f241086f20d989">getInstrDesc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9435502e1ea0e4e191f241086f20d989 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the <a class="el" href="classllvm_1_1MCInstrDesc.html" title="Describe properties that are true of each instruction in the target description file.">MCInstrDesc</a> of this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <a href="classllvm_1_1ScheduleDAG.html#a9435502e1ea0e4e191f241086f20d989">More...</a><br /></td></tr>
<tr class="separator:a9435502e1ea0e4e191f241086f20d989 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a209b615edbcad3e1a7afd7411ce4eae2">viewGraph</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;Name, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;Title)</td></tr>
<tr class="memdesc:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pops up a GraphViz/gv window with the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> rendered using 'dot'.  <a href="classllvm_1_1ScheduleDAG.html#a209b615edbcad3e1a7afd7411ce4eae2">More...</a><br /></td></tr>
<tr class="separator:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a7e726201ecf499acd7f87ac1d4ff610e">viewGraph</a> ()</td></tr>
<tr class="memdesc:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <a href="classllvm_1_1ScheduleDAG.html#a7e726201ecf499acd7f87ac1d4ff610e">More...</a><br /></td></tr>
<tr class="separator:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ac464b0883162724583f0f124c8be8157">dumpNodeName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab73bd59791820601925b8535b61fba66">addCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds custom features for a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>.  <a href="classllvm_1_1ScheduleDAG.html#ab73bd59791820601925b8535b61fba66">More...</a><br /></td></tr>
<tr class="separator:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (bool isBottomUp)</td></tr>
<tr class="memdesc:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies that all SUnits were scheduled and that their state is consistent.  <a href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">More...</a><br /></td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a901a96fb8eb2598eed200755554567c0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a901a96fb8eb2598eed200755554567c0">isPassiveNode</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>)</td></tr>
<tr class="memdesc:a901a96fb8eb2598eed200755554567c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">isPassiveNode - Return true if the node is a non-scheduled leaf.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#a901a96fb8eb2598eed200755554567c0">More...</a><br /></td></tr>
<tr class="separator:a901a96fb8eb2598eed200755554567c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a9f718397926caadcb301ca1e00aaf68c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a9f718397926caadcb301ca1e00aaf68c">BB</a> = nullptr</td></tr>
<tr class="separator:a9f718397926caadcb301ca1e00aaf68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dbfb92f74a3067ce823a76e3266b0e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a2dbfb92f74a3067ce823a76e3266b0e0">DAG</a> = nullptr</td></tr>
<tr class="separator:a2dbfb92f74a3067ce823a76e3266b0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91db1a13eaa5f8a8ac8ac78b5a60791b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a91db1a13eaa5f8a8ac8ac78b5a60791b">InstrItins</a></td></tr>
<tr class="separator:a91db1a13eaa5f8a8ac8ac78b5a60791b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9bf8e61a41a12bd87df9f4c671b2c2"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a9e9bf8e61a41a12bd87df9f4c671b2c2">Sequence</a></td></tr>
<tr class="memdesc:a9e9bf8e61a41a12bd87df9f4c671b2c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The schedule. Null SUnit*'s represent noop instructions.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#a9e9bf8e61a41a12bd87df9f4c671b2c2">More...</a><br /></td></tr>
<tr class="separator:a9e9bf8e61a41a12bd87df9f4c671b2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pub_attribs_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a11e4c75a86f0b68953904db71681803c">TM</a></td></tr>
<tr class="memdesc:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor.  <a href="classllvm_1_1ScheduleDAG.html#a11e4c75a86f0b68953904db71681803c">More...</a><br /></td></tr>
<tr class="separator:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="memdesc:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> instruction information.  <a href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">More...</a><br /></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="memdesc:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor register info.  <a href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">More...</a><br /></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="memdesc:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Machine function.  <a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">More...</a><br /></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="memdesc:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual/real register map.  <a href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">More...</a><br /></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="memdesc:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">The scheduling units.  <a href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">More...</a><br /></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="memdesc:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region entry.  <a href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">More...</a><br /></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="memdesc:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region exit.  <a href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">More...</a><br /></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a730a3e9cea2f0a6383aacbb13b40dd10"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a730a3e9cea2f0a6383aacbb13b40dd10">forceUnitLatencies</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a730a3e9cea2f0a6383aacbb13b40dd10"><td class="mdescLeft">&#160;</td><td class="mdescRight">ForceUnitLatencies - Return true if all scheduling edges should be given a latency value of one.  <a href="classllvm_1_1ScheduleDAGSDNodes.html#a730a3e9cea2f0a6383aacbb13b40dd10">More...</a><br /></td></tr>
<tr class="separator:a730a3e9cea2f0a6383aacbb13b40dd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a917f4d40ed0bbdaf4ab50e5df4de067b">dumpNodeAll</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html" title="ScheduleDAGSDNodes - A ScheduleDAG for scheduling SDNode-based DAGs.">ScheduleDAGSDNodes</a> - A <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> for scheduling SDNode-based DAGs. </p>
<p>Edges between SUnits are initially based on edges in the <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a>, and additional edges can be added by the schedulers as heuristics. SDNodes such as Constants, Registers, and a few others that are not interesting to schedulers are not allocated SUnits.</p>
<p>SDNodes with <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a> operands are grouped along with the flagged nodes into a single <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> so that they are scheduled together.</p>
<p>SDNode-based scheduling graphs do not use <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e" title="A register anti-dependence (aka WAR).">SDep::Anti</a> or <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36" title="A register output-dependence (aka WAW).">SDep::Output</a> edges. Physical register dependence information is not carried in the DAG and must be handled explicitly by schedulers. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00046">46</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ad73652eab6e03e092e32bde82040c8c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73652eab6e03e092e32bde82040c8c7">&#9670;&nbsp;</a></span>ScheduleDAGSDNodes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ScheduleDAGSDNodes::ScheduleDAGSDNodes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>mf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00049">49</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

</div>
</div>
<a id="a70000f67618d7404d40977cff48ebc1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70000f67618d7404d40977cff48ebc1f">&#9670;&nbsp;</a></span>~ScheduleDAGSDNodes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::ScheduleDAGSDNodes::~ScheduleDAGSDNodes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a8f8023c7b2043559d1c3641efdfe3873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8023c7b2043559d1c3641efdfe3873">&#9670;&nbsp;</a></span>BuildSchedGraph()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::BuildSchedGraph </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td>
          <td class="paramname"><em>AA</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BuildSchedGraph - Build the <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> graph from the selection dag that we are input. </p>
<p>This <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> graph is similar to the <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a>, but excludes nodes that aren't interesting to scheduling, and represents flagged together nodes with a single <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.</p>
<p>This <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> graph is similar to the <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a>, but excludes nodes that aren't interesting to scheduling, and represents glued together nodes with a single <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00538">538</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

</div>
</div>
<a id="abb309c4ecf566e6daf86db0edbb0dbc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb309c4ecf566e6daf86db0edbb0dbc5">&#9670;&nbsp;</a></span>Clone()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * ScheduleDAGSDNodes::Clone </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>Old</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clone - Creates a clone of the specified <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>. </p>
<p>It does not copy the predecessors / successors info nor the temporary scheduling states. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">89</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00281">llvm::SUnit::hasPhysRegClobbers</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00280">llvm::SUnit::hasPhysRegDefs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::isCall</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::isCallOp</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00287">llvm::SUnit::isCloned</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00278">llvm::SUnit::isCommutable</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00285">llvm::SUnit::isScheduleHigh</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00286">llvm::SUnit::isScheduleLow</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00277">llvm::SUnit::isTwoAddress</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00274">llvm::SUnit::isVRegCycle</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00273">llvm::SUnit::Latency</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00068">newSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00250">llvm::SUnit::OrigNode</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00290">llvm::SUnit::SchedulingPref</a>.</p>

</div>
</div>
<a id="a6ab45d1027ab01be9c371634c49d077b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ab45d1027ab01be9c371634c49d077b">&#9670;&nbsp;</a></span>computeLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::computeLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>computeLatency - Compute node latency. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00615">615</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00173">forceUnitLatencies()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01284">llvm::TargetInstrInfo::getInstrLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp.html#ac65564ccc778cf1e43e5ed4284508a6f">HighLatencyCycles</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00050">InstrItins</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00126">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01688">llvm::TargetInstrInfo::isHighLatencyDef()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00273">llvm::SUnit::Latency</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00557">llvm::ScheduleDAG::TII</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>.</p>

</div>
</div>
<a id="ae7e825d2af275c631d66e063c4eff615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e825d2af275c631d66e063c4eff615">&#9670;&nbsp;</a></span>computeOperandLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::computeOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Def</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Use</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>dep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00649">649</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00048">BB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00203">llvm::ISD::CopyToReg</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00053">llvm::SDep::Data</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00173">forceUnitLatencies()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00063">llvm::MCInstrInfo::get()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00486">llvm::SDep::getKind()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00247">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01222">llvm::TargetInstrInfo::getOperandLatency()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00050">InstrItins</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00034">llvm::Latency</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00147">llvm::SDep::setLatency()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00388">llvm::MachineBasicBlock::succ_empty()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00557">llvm::ScheduleDAG::TII</a>.</p>

</div>
</div>
<a id="aacd9b18c4caf8c84e5bf1e9912f44022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd9b18c4caf8c84e5bf1e9912f44022">&#9670;&nbsp;</a></span>dump()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::dump </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a782a4cf20870adb67a4c687ad380bbe7">llvm::ScheduleDAG</a>.</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00700">700</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8cpp_source.html#l00365">llvm::ScheduleDAG::dumpNodeAll()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::EntrySU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::SUnits</a>.</p>

</div>
</div>
<a id="ab34667f1d218ea0b6566dd8f861dfe93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34667f1d218ea0b6566dd8f861dfe93">&#9670;&nbsp;</a></span>dumpNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::dumpNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#ab76956099f6e90537cfde4b7762289fb">llvm::ScheduleDAG</a>.</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00676">676</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00049">DAG</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00554">llvm::SDNode::dump()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00356">llvm::ScheduleDAG::dumpNodeName()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00956">llvm::SDNode::getGluedNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00712">dumpSchedule()</a>.</p>

</div>
</div>
<a id="ad8f08e38b6a51a322e450fc0cb6351f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8f08e38b6a51a322e450fc0cb6351f9">&#9670;&nbsp;</a></span>dumpSchedule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::dumpSchedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00712">712</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00676">dumpNode()</a>, and <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00053">Sequence</a>.</p>

</div>
</div>
<a id="a6f60ed03227dbeb711a3ae9b1f0238e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f60ed03227dbeb711a3ae9b1f0238e9">&#9670;&nbsp;</a></span>EmitSchedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * ScheduleDAGSDNodes::EmitSchedule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertPos</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>EmitSchedule - Insert MachineInstrs into the <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> according to the order specified in Sequence. </p>
<p>EmitSchedule - Emit the machine code in scheduled order.</p>
<p>Return the new InsertPos and <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> that contains this insertion point. <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html" title="ScheduleDAGSDNodes - A ScheduleDAG for scheduling SDNode-based DAGs.">ScheduleDAGSDNodes</a> holds a BB pointer for convenience, but this does not necessarily refer to returned BB. The emitter may split blocks. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00850">850</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00048">BB</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00049">DAG</a>, <a class="el" href="DXContainerGlobals_8cpp_source.html#l00108">Emitter</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getTarget()</a>, and <a class="el" href="SelectionDAG_8h_source.html#l01874">llvm::SelectionDAG::hasDebugValues()</a>.</p>

</div>
</div>
<a id="a730a3e9cea2f0a6383aacbb13b40dd10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730a3e9cea2f0a6383aacbb13b40dd10">&#9670;&nbsp;</a></span>forceUnitLatencies()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::ScheduleDAGSDNodes::forceUnitLatencies </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ForceUnitLatencies - Return true if all scheduling edges should be given a latency value of one. </p>
<p>The default is to return false; schedulers may override this as needed. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00173">173</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00615">computeLatency()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00649">computeOperandLatency()</a>.</p>

</div>
</div>
<a id="a0923f09dc063b0d957449c45c562ca08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0923f09dc063b0d957449c45c562ca08">&#9670;&nbsp;</a></span>getCustomGraphFeatures()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::getCustomGraphFeatures </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>GW</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00305">305</a> of file <a class="el" href="SelectionDAGPrinter_8cpp_source.html">SelectionDAGPrinter.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00049">DAG</a>, <a class="el" href="GraphWriter_8h_source.html#l00333">llvm::GraphWriter&lt; GraphType &gt;::emitEdge()</a>, <a class="el" href="GraphWriter_8h_source.html#l00310">llvm::GraphWriter&lt; GraphType &gt;::emitSimpleNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00547">llvm::SelectionDAG::getRoot()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::SUnits</a>.</p>

</div>
</div>
<a id="a6b08a15af6f0a05a50270e7848c259c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b08a15af6f0a05a50270e7848c259c3">&#9670;&nbsp;</a></span>getDAGName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ScheduleDAGSDNodes::getDAGName </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the basic block label. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a36e088128012e4d48af65feb75f84c5c">llvm::ScheduleDAG</a>.</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l01084">1084</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00048">BB</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00324">llvm::MachineBasicBlock::getFullName()</a>.</p>

</div>
</div>
<a id="a8cbdb500ba4abd11fd23de4e7a020a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cbdb500ba4abd11fd23de4e7a020a2d">&#9670;&nbsp;</a></span>getGraphNodeLabel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ScheduleDAGSDNodes::getGraphNodeLabel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a label for an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> node in a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a2a6534084b1d6332aeb1cf22cba39c2a">llvm::ScheduleDAG</a>.</p>

<p class="definition">Definition at line <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00284">284</a> of file <a class="el" href="SelectionDAGPrinter_8cpp_source.html">SelectionDAGPrinter.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00049">DAG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00277">llvm::RISCVFenceField::O</a>, and <a class="el" href="lib_2Target_2README_8txt_source.html#l00370">s</a>.</p>

</div>
</div>
<a id="a9e19da5240e1c311814f574bb0c235a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e19da5240e1c311814f574bb0c235a4">&#9670;&nbsp;</a></span>InitNumRegDefsLeft()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::InitNumRegDefsLeft </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>InitNumRegDefsLeft - Determine the # of regs defined by this node. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00607">607</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00272">llvm::SUnit::NumRegDefsLeft</a>.</p>

</div>
</div>
<a id="a901a96fb8eb2598eed200755554567c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901a96fb8eb2598eed200755554567c0">&#9670;&nbsp;</a></span>isPassiveNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::ScheduleDAGSDNodes::isPassiveNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isPassiveNode - Return true if the node is a non-scheduled leaf. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00065">65</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00047">llvm::ISD::EntryToken</a>.</p>

</div>
</div>
<a id="a15c0200b4b6e12b97d270fbea215443e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15c0200b4b6e12b97d270fbea215443e">&#9670;&nbsp;</a></span>newSUnit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * ScheduleDAGSDNodes::newSUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NewSUnit - Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00068">68</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00049">DAG</a>, <a class="el" href="TargetLowering_8h_source.html#l00878">llvm::TargetLoweringBase::getSchedulingPreference()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8h_source.html#l00099">llvm::Sched::None</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00290">llvm::SUnit::SchedulingPref</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::SUnits</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">Clone()</a>.</p>

</div>
</div>
<a id="aa00d73e05dee6c2701209bac3d7786b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00d73e05dee6c2701209bac3d7786b8">&#9670;&nbsp;</a></span>Run()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::Run </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td>
          <td class="paramname"><em>dag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>bb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Run - perform scheduling. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">54</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00048">BB</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00978">bb</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00064">llvm::ScheduleDAG::clearDAG()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00049">DAG</a>, <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6730dde277dec2e2f901917520c8b3cc">Schedule()</a>, and <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00053">Sequence</a>.</p>

</div>
</div>
<a id="a6730dde277dec2e2f901917520c8b3cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6730dde277dec2e2f901917520c8b3cc">&#9670;&nbsp;</a></span>Schedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::ScheduleDAGSDNodes::Schedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Schedule - Order nodes according to selected style, filling in the Sequence member. </p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">Run()</a>.</p>

</div>
</div>
<a id="a4b8c5a6f17aa50ecc8f64f74d4ba5e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8c5a6f17aa50ecc8f64f74d4ba5e47">&#9670;&nbsp;</a></span>VerifyScheduledSequence()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGSDNodes::VerifyScheduledSequence </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isBottomUp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VerifyScheduledSequence - Verify that all SUnits are scheduled and consistent with the Sequence of scheduled instructions. </p>
<p>VerifyScheduledSequence - Verify that all SUnits were scheduled and that their state is consistent with the nodes listed in Sequence. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00726">726</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01896">llvm::count()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00053">Sequence</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00392">llvm::ScheduleDAG::VerifyScheduledDAG()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a9f718397926caadcb301ca1e00aaf68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f718397926caadcb301ca1e00aaf68c">&#9670;&nbsp;</a></span>BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* llvm::ScheduleDAGSDNodes::BB = nullptr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00048">48</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00649">computeOperandLatency()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00850">EmitSchedule()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l01084">getDAGName()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00736">ProcessSDDbgValues()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">Run()</a>.</p>

</div>
</div>
<a id="a2dbfb92f74a3067ce823a76e3266b0e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dbfb92f74a3067ce823a76e3266b0e0">&#9670;&nbsp;</a></span>DAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a>* llvm::ScheduleDAGSDNodes::DAG = nullptr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00049">49</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00676">dumpNode()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00850">EmitSchedule()</a>, <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00305">getCustomGraphFeatures()</a>, <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00284">getGraphNodeLabel()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00068">newSUnit()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00736">ProcessSDDbgValues()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00782">ProcessSourceNode()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">Run()</a>.</p>

</div>
</div>
<a id="a91db1a13eaa5f8a8ac8ac78b5a60791b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91db1a13eaa5f8a8ac8ac78b5a60791b">&#9670;&nbsp;</a></span>InstrItins</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a>* llvm::ScheduleDAGSDNodes::InstrItins</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00050">50</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00615">computeLatency()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00649">computeOperandLatency()</a>.</p>

</div>
</div>
<a id="a9e9bf8e61a41a12bd87df9f4c671b2c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e9bf8e61a41a12bd87df9f4c671b2c2">&#9670;&nbsp;</a></span>Sequence</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a>*&gt; llvm::ScheduleDAGSDNodes::Sequence</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The schedule. Null SUnit*'s represent noop instructions. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00053">53</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00712">dumpSchedule()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">Run()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00726">VerifyScheduledSequence()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/CodeGen/SelectionDAG/<a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a></li>
<li>lib/CodeGen/SelectionDAG/<a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a></li>
<li>lib/CodeGen/SelectionDAG/<a class="el" href="SelectionDAGPrinter_8cpp_source.html">SelectionDAGPrinter.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:44:48 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
