============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:08:43 am
  Module:                 UART
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock RX_CLK)                launch                                     0 R 
U0_UART_RX
  U0_edge_bit_counter
    edge_count_reg[5]/CK                                 100    +0       0 R 
    edge_count_reg[5]/Q       DFFRHQX1HVT       10  2.5   91  +446     446 R 
    g1228__2346/B                                               +0     446   
    g1228__2346/Y             XNOR2X1HVT         1  0.2   36  +200     645 F 
    g1227__2883/C0                                              +0     645   
    g1227__2883/Y             AOI211XLHVT        1  0.3  125  +111     756 R 
    g1224__6161/C0                                              +0     756   
    g1224__6161/Y             OAI211X1HVT        1  0.2  185  +223     979 F 
    g1223__4733/C0                                              +0     979   
    g1223__4733/Y             AOI211XLHVT        2  0.5  157  +213    1192 R 
    g1221__5115/B                                               +0    1192   
    g1221__5115/Y             NAND2X1HVT         5  1.2  184  +215    1406 F 
    g1220/A                                                     +0    1406   
    g1220/Y                   INVXLHVT           1  0.2   47  +144    1551 R 
    g1212__2802/A1N                                             +0    1551   
    g1212__2802/Y             OAI2BB1X1HVT       2  0.6   84  +208    1759 R 
    g1202__8428/B                                               +0    1759   
    g1202__8428/Y             NAND2X1HVT         1  0.3   91  +118    1877 F 
    g1199__4319/B0                                              +0    1877   
    g1199__4319/Y             OAI31X1HVT         1  0.2  100   +77    1954 R 
    bit_count_reg[2]/D   <<<  DFFRX1HVT                         +0    1954   
    bit_count_reg[2]/CK       setup                      100  +215    2169 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock RX_CLK)                capture                                 2500 R 
                              uncertainty                      -10    2490 R 
-----------------------------------------------------------------------------
Cost Group   : 'RX_CLK' (path_group 'RX_CLK')
Timing slack :     321ps 
Start-point  : U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK
End-point    : U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D

