

================================================================
== Vivado HLS Report for 'sha512_update_32'
================================================================
* Date:           Thu Sep 28 12:41:21 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.17|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+------+------+------+------+---------+
        |                                 |                      |   Latency   |   Interval  | Pipeline|
        |             Instance            |        Module        |  min |  max |  min |  max |   Type  |
        +---------------------------------+----------------------+------+------+------+------+---------+
        |grp_sha512_compress_32_1_fu_352  |sha512_compress_32_1  |  1279|  1279|  1279|  1279|   none  |
        |grp_sha512_compress_128_fu_364   |sha512_compress_128   |  1199|  1199|  1199|  1199|   none  |
        +---------------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + Loop 1.2  |  256|  256|         2|          -|          -|   128|    no    |
        | + Loop 1.3  |  256|  256|         2|          -|          -|   128|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|     394|     331|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       20|      -|    3000|   14494|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     504|    -|
|Register         |        -|      -|     662|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       21|      0|    4056|   15329|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |       5|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+------+------+
    |grp_sha512_compress_128_fu_364   |sha512_compress_128   |       10|      0|  1450|  7210|
    |grp_sha512_compress_32_1_fu_352  |sha512_compress_32_1  |       10|      0|  1550|  7284|
    +---------------------------------+----------------------+---------+-------+------+------+
    |Total                            |                      |       20|      0|  3000| 14494|
    +---------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |temp_buf_U  |sha512_update_32_hbi  |        1|  0|   0|   128|    8|     1|         1024|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |        1|  0|   0|   128|    8|     1|         1024|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+-----+----+------------+------------+
    |   Variable Name   | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+-----+----+------------+------------+
    |grp_fu_228_p2      |     +    |      0|  197|  70|          64|          64|
    |grp_fu_305_p2      |     -    |      0|  197|  70|          64|          64|
    |or_cond_fu_392_p2  |    and   |      0|    0|   2|           1|           1|
    |grp_fu_330_p2      |   icmp   |      0|    0|  32|          64|          64|
    |icmp_fu_336_p2     |   icmp   |      0|    0|  29|          57|           1|
    |tmp_7_fu_341_p2    |   icmp   |      0|    0|  32|          64|          64|
    |tmp_fu_324_p2      |   icmp   |      0|    0|  32|          64|           8|
    |n_fu_397_p3        |  select  |      0|    0|  64|           1|          64|
    +-------------------+----------+-------+-----+----+------------+------------+
    |Total              |          |      0|  394| 331|         379|         330|
    +-------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  89|         18|    1|         18|
    |grp_fu_228_p0         |  55|         10|   64|        640|
    |grp_fu_228_p1         |  49|          9|   64|        576|
    |grp_fu_305_p0         |  13|          3|   64|        192|
    |grp_fu_305_p1         |  13|          3|   64|        192|
    |grp_fu_330_p0         |  33|          7|   64|        448|
    |grp_fu_330_p1         |  25|          5|   64|        320|
    |i_reg_184             |   9|          2|   64|        128|
    |in_r_address0         |  13|          3|    5|         15|
    |in_r_ce0              |  13|          3|    1|          3|
    |inlen_fu_80           |  13|          3|   64|        192|
    |md_buf_address0       |  17|          4|    7|         28|
    |md_buf_d0             |  13|          3|    8|         24|
    |md_curlen_o           |  13|          3|   64|        192|
    |md_length_o           |   9|          2|   64|        128|
    |md_state_address0     |  13|          3|    3|          9|
    |md_state_ce0          |  13|          3|    1|          3|
    |md_state_d0           |  13|          3|   64|        192|
    |md_state_we0          |  13|          3|    1|          3|
    |p_01_idx_reg_172      |   9|          2|   64|        128|
    |p_pn_reg_217          |   9|          2|   64|        128|
    |temp_buf_address0     |  17|          4|    7|         28|
    |temp_buf_ce0          |  13|          3|    1|          3|
    |temp_buf_ce1          |   9|          2|    1|          2|
    |temp_index_1_reg_206  |   9|          2|    8|         16|
    |temp_index_reg_195    |   9|          2|    8|         16|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 504|        107|  884|       3624|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  17|   0|   17|          0|
    |ap_reg_grp_sha512_compress_128_fu_364_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_sha512_compress_32_1_fu_352_ap_start  |   1|   0|    1|          0|
    |i_1_reg_241                                      |  64|   0|   64|          0|
    |i_reg_184                                        |  64|   0|   64|          0|
    |inlen_2_reg_290                                  |  64|   0|   64|          0|
    |inlen_fu_80                                      |  64|   0|   64|          0|
    |inlen_load_reg_464                               |  64|   0|   64|          0|
    |md_curlen_read_7_reg_476                         |  64|   0|   64|          0|
    |n_reg_489                                        |  64|   0|   64|          0|
    |p_01_idx_reg_172                                 |  64|   0|   64|          0|
    |p_pn_reg_217                                     |  64|   0|   64|          0|
    |temp_index_1_reg_206                             |   8|   0|    8|          0|
    |temp_index_2_reg_252                             |   8|   0|    8|          0|
    |temp_index_3_reg_255                             |   8|   0|    8|          0|
    |temp_index_reg_195                               |   8|   0|    8|          0|
    |tmp_11_reg_535                                   |   8|   0|   64|         56|
    |tmp_22_reg_497                                   |   9|   0|    9|          0|
    |tmp_23_reg_502                                   |   7|   0|    7|          0|
    |tmp_2_reg_481                                    |   1|   0|    1|          0|
    |tmp_9_reg_522                                    |   8|   0|   64|         56|
    |tmp_reg_452                                      |   1|   0|    1|          0|
    |tmp_s_reg_515                                    |   1|   0|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 662|   0|  774|        112|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | sha512_update_32 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | sha512_update_32 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | sha512_update_32 | return value |
|ap_done             | out |    1| ap_ctrl_hs | sha512_update_32 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | sha512_update_32 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | sha512_update_32 | return value |
|md_length_i         |  in |   64|   ap_ovld  |     md_length    |    pointer   |
|md_length_o         | out |   64|   ap_ovld  |     md_length    |    pointer   |
|md_length_o_ap_vld  | out |    1|   ap_ovld  |     md_length    |    pointer   |
|md_state_address0   | out |    3|  ap_memory |     md_state     |     array    |
|md_state_ce0        | out |    1|  ap_memory |     md_state     |     array    |
|md_state_we0        | out |    1|  ap_memory |     md_state     |     array    |
|md_state_d0         | out |   64|  ap_memory |     md_state     |     array    |
|md_state_q0         |  in |   64|  ap_memory |     md_state     |     array    |
|md_curlen_i         |  in |   64|   ap_ovld  |     md_curlen    |    pointer   |
|md_curlen_o         | out |   64|   ap_ovld  |     md_curlen    |    pointer   |
|md_curlen_o_ap_vld  | out |    1|   ap_ovld  |     md_curlen    |    pointer   |
|md_buf_address0     | out |    7|  ap_memory |      md_buf      |     array    |
|md_buf_ce0          | out |    1|  ap_memory |      md_buf      |     array    |
|md_buf_we0          | out |    1|  ap_memory |      md_buf      |     array    |
|md_buf_d0           | out |    8|  ap_memory |      md_buf      |     array    |
|md_buf_q0           |  in |    8|  ap_memory |      md_buf      |     array    |
|in_r_address0       | out |    5|  ap_memory |       in_r       |     array    |
|in_r_ce0            | out |    1|  ap_memory |       in_r       |     array    |
|in_r_q0             |  in |    8|  ap_memory |       in_r       |     array    |
+--------------------+-----+-----+------------+------------------+--------------+

