#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 30 07:42:22 2025
# Process ID: 18716
# Current directory: D:/MNIST-CNN-FPGA-main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19040 D:\MNIST-CNN-FPGA-main\MNIST_CNN_FPGA.xpr
# Log file: D:/MNIST-CNN-FPGA-main/vivado.log
# Journal file: D:/MNIST-CNN-FPGA-main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo/myMNIST_CNN_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 826.422 ; gain = 164.512
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  7 21:33:55 2025...
ltlib [current_fileset]
set_property top_file D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -protoinst "protoinst_files/bd_6f02.protoinst" -view {D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg} -view {D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

Time resolution is 1 ps
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 937.762 ; gain = 0.000
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg
WARNING: Simulation object /tb_top_cnn/clk was not found in the design.
WARNING: Simulation object /tb_top_cnn/start_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/done_intr_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/done_led_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_wr_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_data was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_top_cnn/IN_IMG_NUM was not found in the design.
WARNING: Simulation object /tb_top_cnn/Y_BUF_DATA_WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/Y_BUF_ADDR_WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/RBAW was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/clk was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/wen was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/addr was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/din was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/dout was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/mem was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/DEPTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/ADDR_WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/INIT_FILE was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/done was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/all_clear was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF1_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF1_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF1_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/FIFO_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/FIFO_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/FIFO_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/MAX_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/MAX_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/MAX_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF2_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF2_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF2_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/clk_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/rstn_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/Layer_change_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/valid_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/clear_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/acc_wr_en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/acc_rd_en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/bias_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/pe_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/pe_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/pe_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_sum1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_sum2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_sum3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/PE_Slice1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/PE_Slice2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/PE_Slice3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Layer_change was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Weight_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Weight_packed_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch1_packed was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch2_packed was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch3_packed was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/weight_row_counter was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/clk_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/rstn_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/clear_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/weight_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/bias_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/data_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/valid_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/done_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/matmul_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/result was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/clk was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/rst_n was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/buf_wr_start was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_data was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_done was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/buf_addr was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1228.562 ; gain = 295.391
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1228.562 ; gain = 310.656
run 10 us
% y_buf: addr=1, data=0 at time 7335000 ns
run 10 us
% y_buf: addr=2, data=1 at time 14645000 ns
run 10 us
% y_buf: addr=3, data=2 at time 21955000 ns
% y_buf: addr=4, data=3 at time 29265000 ns
run 10 us
% y_buf: addr=5, data=4 at time 36575000 ns
run 10 us
% y_buf: addr=6, data=5 at time 43885000 ns
run 10 us
% y_buf: addr=7, data=6 at time 51195000 ns
% y_buf: addr=8, data=7 at time 58505000 ns
run 10 us
% y_buf: addr=9, data=8 at time 65815000 ns
run 10 us
% y_buf: addr=10, data=9 at time 73125000 ns
% Simulation: processed all 10 images at time 73135000 ns
$finish called at time : 73165 ns : File "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top.sv" Line 60
set_property top top [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top.v [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -protoinst "protoinst_files/bd_6f02.protoinst" -view {D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg} -view {D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

Time resolution is 1 ps
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1421.047 ; gain = 0.000
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg
WARNING: Simulation object /tb_top_cnn/clk was not found in the design.
WARNING: Simulation object /tb_top_cnn/start_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/done_intr_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/done_led_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_wr_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_data was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_top_cnn/IN_IMG_NUM was not found in the design.
WARNING: Simulation object /tb_top_cnn/Y_BUF_DATA_WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/Y_BUF_ADDR_WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/RBAW was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/clk was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/wen was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/addr was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/din was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/dout was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/mem was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/DEPTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/ADDR_WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/INIT_FILE was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/done was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/all_clear was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF1_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF1_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF1_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/FIFO_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/FIFO_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/FIFO_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/MAX_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/MAX_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/MAX_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF2_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF2_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF2_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/clk_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/rstn_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/Layer_change_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/valid_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/clear_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/acc_wr_en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/acc_rd_en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/bias_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/pe_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/pe_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/pe_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_sum1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_sum2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_sum3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/PE_Slice1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/PE_Slice2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/PE_Slice3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Layer_change was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Weight_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Weight_packed_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch1_packed was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch2_packed was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch3_packed was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/weight_row_counter was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/clk_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/rstn_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/clear_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/weight_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/bias_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/data_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/valid_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/done_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/matmul_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/result was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/clk was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/rst_n was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/buf_wr_start was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_data was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_done was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/buf_addr was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.047 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1421.047 ; gain = 0.000
run 10 us
% y_buf: addr=1, data=0 at time 7335000 ns
run 10 us
% y_buf: addr=2, data=1 at time 14645000 ns
run 10 us
% y_buf: addr=3, data=2 at time 21955000 ns
% y_buf: addr=4, data=3 at time 29265000 ns
run 10 us
% y_buf: addr=5, data=4 at time 36575000 ns
run 10 us
% y_buf: addr=6, data=5 at time 43885000 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1900.961 ; gain = 0.000
run 10 us
% y_buf: addr=1, data=0 at time 7335000 ns
run 10 us
% y_buf: addr=2, data=1 at time 14645000 ns
run 10 us
% y_buf: addr=3, data=2 at time 21955000 ns
% y_buf: addr=4, data=3 at time 29265000 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1900.961 ; gain = 0.000
run 10 us
% y_buf: addr=1, data=0 at time 7335000 ns
save_wave_config {D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  7 21:32:35 2025...
