#
# FX2 Interface Constraints for use by Xilinx ISE
#
# Board: ZTEX USB-FPGA 1.15
#   http://www.ztex.de/usb-fpga-1/usb-fpga-1.15.d.html
#
NET "fx2_ifclk" LOC = "K20" | IOSTANDARD = LVCMOS33;
NET "fx2_ifclk" TNM_NET = "fx2_ifclk";
TIMESPEC TS_fx2_ifclk = PERIOD fx2_ifclk 30 MHz HIGH 50 %;

NET "fx2_com_rst"   LOC = "G20" | IOSTANDARD = LVCMOS33;
NET "fx2_logic_rst" LOC = "T20" | IOSTANDARD = LVCMOS33;

NET "fx2_sloe_n"   LOC = "U15" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
NET "fx2_slrd_n"   LOC = "N22" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
NET "fx2_slwr_n"   LOC = "M22" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
NET "fx2_pktend_n" LOC = "AB5" | IOSTANDARD = LVCMOS33 | DRIVE = 12;

NET "fx2_fifoadr[0]" LOC = "W17" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
NET "fx2_fifoadr[1]" LOC = "Y18" | IOSTANDARD = LVCMOS33 | DRIVE = 12;

NET "fx2_flaga_n" LOC = "F20"  | IOSTANDARD = LVCMOS33;
NET "fx2_flagb_n" LOC = "F19"  | IOSTANDARD = LVCMOS33;
NET "fx2_flagc_n" LOC = "F18"  | IOSTANDARD = LVCMOS33;
NET "fx2_flagd_n" LOC = "AB17" | IOSTANDARD = LVCMOS33;

NET "fx2_fd[0]"  LOC = "Y17" | IOSTANDARD = LVCMOS33;
NET "fx2_fd[1]"  LOC = "V13" | IOSTANDARD = LVCMOS33;
NET "fx2_fd[2]"  LOC = "W13" | IOSTANDARD = LVCMOS33;
NET "fx2_fd[3]"  LOC = "AA8" | IOSTANDARD = LVCMOS33;
NET "fx2_fd[4]"  LOC = "AB8" | IOSTANDARD = LVCMOS33;
NET "fx2_fd[5]"  LOC = "W6"  | IOSTANDARD = LVCMOS33;
NET "fx2_fd[6]"  LOC = "Y6"  | IOSTANDARD = LVCMOS33;
NET "fx2_fd[7]"  LOC = "Y9"  | IOSTANDARD = LVCMOS33;
NET "fx2_fd[8]"  LOC = "V21" | IOSTANDARD = LVCMOS33;
NET "fx2_fd[9]"  LOC = "V22" | IOSTANDARD = LVCMOS33;
NET "fx2_fd[10]" LOC = "U20" | IOSTANDARD = LVCMOS33;
NET "fx2_fd[11]" LOC = "U22" | IOSTANDARD = LVCMOS33;
NET "fx2_fd[12]" LOC = "R20" | IOSTANDARD = LVCMOS33;
NET "fx2_fd[13]" LOC = "R22" | IOSTANDARD = LVCMOS33;
NET "fx2_fd[14]" LOC = "P18" | IOSTANDARD = LVCMOS33;
NET "fx2_fd[15]" LOC = "P19" | IOSTANDARD = LVCMOS33;
