-- generated by newgenasym Mon Jun 26 19:00:52 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity at25f1024n is
    port (    
	\cs*\:     IN     STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	\hold*\:   IN     STD_LOGIC;    
	SCK:       IN     STD_LOGIC;    
	SI:        IN     STD_LOGIC;    
	SO:        OUT    STD_LOGIC;    
	VCC:       IN     STD_LOGIC;    
	\wp*\:     IN     STD_LOGIC);
end at25f1024n;
