// Seed: 3526726015
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  bit id_3, id_4;
  wire id_5;
  reg  id_6;
  assign id_2 = !1'b0;
  assign id_4 = 1;
  wire id_7;
  initial id_6 <= id_4;
  assign module_1.id_6 = 0;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7 (id_2),
        .id_8 (1),
        .id_9 (id_8),
        .id_10(id_5),
        .id_11(-1),
        .id_12(id_6)
    )
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_13 = -1;
  always id_10 = id_5;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
