verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/c923" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/b2d0/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/122e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/6887/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/9623/hdl/verilog" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_clk_wiz_0_0/Fast_IP_Clock_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_clk_wiz_0_0/Fast_IP_Clock_clk_wiz_0_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_lmb_bram_0/sim/Fast_IP_Clock_lmb_bram_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_xlconcat_0_0/sim/Fast_IP_Clock_xlconcat_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_buf_r_m_axi.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_gmem_m_axi.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_in_parms_s_axi.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_mul_12ns_40sfYi.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_mul_40s_40s_cud.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_mul_40s_41s_dEe.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_mul_41s_40s_bkb.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_sdiv_41ns_13eOg.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/mandel_calc.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/pretest.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_calc_0_0/sim/Fast_IP_Clock_calc_0_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_xlconstant_0_0/sim/Fast_IP_Clock_xlconstant_0_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_xlconstant_0_1/sim/Fast_IP_Clock_xlconstant_0_1.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/sim/bd_bb61.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_bb61_one_0.v" \

sv xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/c923" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/b2d0/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/122e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/6887/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/9623/hdl/verilog" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_bb61_arsw_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_bb61_rsw_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_bb61_awsw_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_bb61_wsw_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_bb61_bsw_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_bb61_s00mmu_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_bb61_s00tr_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_bb61_s00sic_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_bb61_s00a2s_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_bb61_sarn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_bb61_srn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_bb61_sawn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_bb61_swn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_bb61_sbn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_bb61_s01mmu_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_bb61_s01tr_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_bb61_s01sic_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_bb61_s01a2s_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_bb61_sarn_1.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_bb61_srn_1.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_bb61_sawn_1.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_bb61_swn_1.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_bb61_sbn_1.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_bb61_m00s2a_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_bb61_m00arn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_bb61_m00rn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_bb61_m00awn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_bb61_m00wn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_bb61_m00bn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_bb61_m00e_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_bb61_m01s2a_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_bb61_m01arn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_bb61_m01rn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_bb61_m01awn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_bb61_m01wn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_bb61_m01bn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_bb61_m01e_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_bb61_m02s2a_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_bb61_m02arn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_bb61_m02rn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_bb61_m02awn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_bb61_m02wn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_46/sim/bd_bb61_m02bn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_47/sim/bd_bb61_m02e_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_48/sim/bd_bb61_m03s2a_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_49/sim/bd_bb61_m03arn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_50/sim/bd_bb61_m03rn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_51/sim/bd_bb61_m03awn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_52/sim/bd_bb61_m03wn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_53/sim/bd_bb61_m03bn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_54/sim/bd_bb61_m03e_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_55/sim/bd_bb61_m04s2a_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_56/sim/bd_bb61_m04arn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_57/sim/bd_bb61_m04rn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_58/sim/bd_bb61_m04awn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_59/sim/bd_bb61_m04wn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_60/sim/bd_bb61_m04bn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_61/sim/bd_bb61_m04e_0.sv" \

verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/c923" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/b2d0/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/122e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/6887/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/9623/hdl/verilog" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/sim/Fast_IP_Clock_smartconnect_0_0.v" \
"../../../bd/Fast_IP_Clock/ipshared/5bdf/hdl/SevenSegController_v1_0_S00_AXI.v" \
"../../../bd/Fast_IP_Clock/ipshared/5bdf/hdl/binary_to_bcd.v" \
"../../../bd/Fast_IP_Clock/ipshared/5bdf/hdl/SevenSegController_v1_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_SevenSegController_0_1/sim/Fast_IP_Clock_SevenSegController_0_1.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_axi_clock_converter_0_0_1/sim/Fast_IP_Clock_axi_clock_converter_0_0.v" \
"../../../bd/Fast_IP_Clock/sim/Fast_IP_Clock.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/sim/bd_731d.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/ip/ip_0/sim/bd_731d_ila_lib_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/ip/ip_1/bd_731d_g_inst_0_gigantic_mux.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/ip/ip_1/sim/bd_731d_g_inst_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/ip/ip_2/sim/bd_731d_slot_0_aw_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/ip/ip_3/sim/bd_731d_slot_0_w_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/ip/ip_4/sim/bd_731d_slot_0_b_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/ip/ip_5/sim/bd_731d_slot_0_ar_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/ip/ip_6/sim/bd_731d_slot_0_r_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/ip/ip_7/sim/bd_731d_slot_1_aw_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/ip/ip_8/sim/bd_731d_slot_1_w_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/ip/ip_9/sim/bd_731d_slot_1_b_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/ip/ip_10/sim/bd_731d_slot_1_ar_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/bd_0/ip/ip_11/sim/bd_731d_slot_1_r_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_system_ila_0_0/sim/Fast_IP_Clock_system_ila_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
