
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.19 source latency mem[5][28]$_DFFE_PP_/CK ^
  -0.21 target latency ext_data_reg[28]$_SDFFE_PP0P_/CK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: mem_rdata[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1   34.86    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.02    0.02    0.22 ^ _2154_/A (CLKBUF_X3)
     8   21.22    0.02    0.05    0.27 ^ _2154_/Z (CLKBUF_X3)
                                         _0632_ (net)
                  0.02    0.00    0.27 ^ _3517_/A1 (NAND3_X1)
     1    1.67    0.01    0.02    0.29 v _3517_/ZN (NAND3_X1)
                                         _1440_ (net)
                  0.01    0.00    0.29 v _3526_/A (OAI221_X1)
     1    1.55    0.01    0.02    0.31 ^ _3526_/ZN (OAI221_X1)
                                         _0556_ (net)
                  0.01    0.00    0.31 ^ mem_rdata[0]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.31   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   57.57    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.02    0.02 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   49.85    0.04    0.07    0.09 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.09 ^ clkbuf_3_0__f_clk/A (CLKBUF_X3)
    10   31.30    0.03    0.06    0.15 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
                                         clknet_3_0__leaf_clk (net)
                  0.03    0.00    0.15 ^ clkbuf_leaf_12_clk/A (CLKBUF_X3)
     8   10.70    0.01    0.04    0.20 ^ clkbuf_leaf_12_clk/Z (CLKBUF_X3)
                                         clknet_leaf_12_clk (net)
                  0.01    0.00    0.20 ^ mem_rdata[0]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    0.20   clock reconvergence pessimism
                          0.01    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   57.57    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.02    0.02 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   49.85    0.04    0.07    0.09 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.09 ^ clkbuf_3_3__f_clk/A (CLKBUF_X3)
    11   37.58    0.03    0.07    0.16 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
                                         clknet_3_3__leaf_clk (net)
                  0.03    0.00    0.16 ^ clkbuf_leaf_6_clk/A (CLKBUF_X3)
     7    9.70    0.01    0.04    0.20 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
                                         clknet_leaf_6_clk (net)
                  0.01    0.00    0.20 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5    9.41    0.02    0.12    0.33 ^ rd_ptr[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.33 ^ _3618_/A (HA_X1)
     2    5.27    0.02    0.04    0.37 ^ _3618_/CO (HA_X1)
                                         _2096_ (net)
                  0.02    0.00    0.37 ^ _2127_/A (INV_X2)
     2    6.80    0.01    0.01    0.38 v _2127_/ZN (INV_X2)
                                         _2093_ (net)
                  0.01    0.00    0.38 v _3617_/A (FA_X1)
     2    6.51    0.02    0.08    0.47 v _3617_/CO (FA_X1)
                                         _2094_ (net)
                  0.02    0.00    0.47 v _2116_/B (XOR2_X2)
     4    9.35    0.02    0.07    0.53 v _2116_/Z (XOR2_X2)
                                         _0597_ (net)
                  0.02    0.00    0.53 v _2117_/A1 (OR3_X4)
     2    3.59    0.01    0.06    0.59 v _2117_/ZN (OR3_X4)
                                         _0598_ (net)
                  0.01    0.00    0.59 v _2140_/B (AOI211_X4)
     8   77.62    0.04    0.14    0.73 ^ _2140_/ZN (AOI211_X4)
                                         net71 (net)
                  0.07    0.05    0.78 ^ output71/A (BUF_X4)
     1    0.71    0.01    0.02    0.80 ^ output71/Z (BUF_X4)
                                         ext_empty (net)
                  0.01    0.00    0.80 ^ ext_empty (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   57.57    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.02    0.02 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   49.85    0.04    0.07    0.09 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.09 ^ clkbuf_3_3__f_clk/A (CLKBUF_X3)
    11   37.58    0.03    0.07    0.16 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
                                         clknet_3_3__leaf_clk (net)
                  0.03    0.00    0.16 ^ clkbuf_leaf_6_clk/A (CLKBUF_X3)
     7    9.70    0.01    0.04    0.20 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
                                         clknet_leaf_6_clk (net)
                  0.01    0.00    0.20 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5    9.41    0.02    0.12    0.33 ^ rd_ptr[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.33 ^ _3618_/A (HA_X1)
     2    5.27    0.02    0.04    0.37 ^ _3618_/CO (HA_X1)
                                         _2096_ (net)
                  0.02    0.00    0.37 ^ _2127_/A (INV_X2)
     2    6.80    0.01    0.01    0.38 v _2127_/ZN (INV_X2)
                                         _2093_ (net)
                  0.01    0.00    0.38 v _3617_/A (FA_X1)
     2    6.51    0.02    0.08    0.47 v _3617_/CO (FA_X1)
                                         _2094_ (net)
                  0.02    0.00    0.47 v _2116_/B (XOR2_X2)
     4    9.35    0.02    0.07    0.53 v _2116_/Z (XOR2_X2)
                                         _0597_ (net)
                  0.02    0.00    0.53 v _2117_/A1 (OR3_X4)
     2    3.59    0.01    0.06    0.59 v _2117_/ZN (OR3_X4)
                                         _0598_ (net)
                  0.01    0.00    0.59 v _2140_/B (AOI211_X4)
     8   77.62    0.04    0.14    0.73 ^ _2140_/ZN (AOI211_X4)
                                         net71 (net)
                  0.07    0.05    0.78 ^ output71/A (BUF_X4)
     1    0.71    0.01    0.02    0.80 ^ output71/Z (BUF_X4)
                                         ext_empty (net)
                  0.01    0.00    0.80 ^ ext_empty (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.11845080554485321

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5966

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
11.928367614746094

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8638

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.09    0.09 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.16 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
   0.04    0.20 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
   0.00    0.20 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.12    0.33 ^ rd_ptr[0]$_SDFFE_PP0P_/Q (DFF_X2)
   0.04    0.37 ^ _3618_/CO (HA_X1)
   0.01    0.38 v _2127_/ZN (INV_X2)
   0.08    0.47 v _3617_/CO (FA_X1)
   0.07    0.53 v _2116_/Z (XOR2_X2)
   0.06    0.59 v _2117_/ZN (OR3_X4)
   0.14    0.73 ^ _2140_/ZN (AOI211_X4)
   0.05    0.78 ^ _2833_/ZN (OR2_X1)
   0.03    0.81 ^ _2834_/Z (BUF_X8)
   0.04    0.85 ^ _3270_/Z (BUF_X4)
   0.03    0.87 v _3309_/ZN (NAND2_X1)
   0.03    0.91 ^ _3310_/ZN (AOI21_X1)
   0.00    0.91 ^ ext_data_reg[29]$_SDFFE_PP0P_/D (DFF_X2)
           0.91   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.09    1.09 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    1.15 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
   0.04    1.20 ^ clkbuf_leaf_1_clk/Z (CLKBUF_X3)
   0.00    1.20 ^ ext_data_reg[29]$_SDFFE_PP0P_/CK (DFF_X2)
   0.00    1.20   clock reconvergence pessimism
  -0.03    1.16   library setup time
           1.16   data required time
---------------------------------------------------------
           1.16   data required time
          -0.91   data arrival time
---------------------------------------------------------
           0.26   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.09    0.09 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.16 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
   0.04    0.20 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
   0.00    0.20 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.07    0.28 ^ rd_ptr[0]$_SDFFE_PP0P_/QN (DFF_X2)
   0.01    0.29 v _3494_/ZN (NAND2_X1)
   0.03    0.32 ^ _3495_/ZN (AOI21_X1)
   0.00    0.32 ^ rd_ptr[0]$_SDFFE_PP0P_/D (DFF_X2)
           0.32   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.09    0.09 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.16 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
   0.04    0.20 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
   0.00    0.20 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.00    0.20   clock reconvergence pessimism
   0.01    0.21   library hold time
           0.21   data required time
---------------------------------------------------------
           0.21   data required time
          -0.32   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1970

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1979

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.8045

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.0045

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-0.559354

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.71e-03   1.02e-03   4.79e-05   6.78e-03  44.8%
Combinational          2.93e-03   2.60e-03   6.59e-05   5.59e-03  37.0%
Clock                  1.27e-03   1.49e-03   4.19e-06   2.76e-03  18.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.90e-03   5.11e-03   1.18e-04   1.51e-02 100.0%
                          65.5%      33.8%       0.8%
