<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Processeur.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BANC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BANC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BANC.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BANC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LC_ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LC_ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LC_ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LC_MEM_RE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LC_MEM_RE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LC_MEM_RE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMOIRE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEMOIRE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEMOIRE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memoire_instruct.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memoire_instruct.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memoire_instruct.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Memoire_instruct_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pipeline.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Pipeline.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Pipeline.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Processeur.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Processeur.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Processeur.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Processeur.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processeur.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Processeur.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Processeur.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Processeur.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Processeur_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Processeur_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Processeur_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Processeur_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Processeur_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_Processeur_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Processeur_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/ALU_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/ALU_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1590453226" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1590453226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590477481" xil_pn:in_ck="5941694190809782835" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1590477481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="BANC.vhd"/>
      <outfile xil_pn:name="LC_ALU.vhd"/>
      <outfile xil_pn:name="LC_DATA.vhd"/>
      <outfile xil_pn:name="LC_MEM_RE.vhd"/>
      <outfile xil_pn:name="MEMOIRE.vhd"/>
      <outfile xil_pn:name="Memoire_instruct.vhd"/>
      <outfile xil_pn:name="Pipeline.vhd"/>
      <outfile xil_pn:name="Processeur.vhd"/>
      <outfile xil_pn:name="Test_ALU.vhd"/>
      <outfile xil_pn:name="Test_Processeur.vhd"/>
      <outfile xil_pn:name="Test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1590455465" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7559041904206128576" xil_pn:start_ts="1590455465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590455465" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6804684546776204738" xil_pn:start_ts="1590455465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590453226" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="958634788020320215" xil_pn:start_ts="1590453226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590477481" xil_pn:in_ck="5941694190809782835" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1590477481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="BANC.vhd"/>
      <outfile xil_pn:name="LC_ALU.vhd"/>
      <outfile xil_pn:name="LC_DATA.vhd"/>
      <outfile xil_pn:name="LC_MEM_RE.vhd"/>
      <outfile xil_pn:name="MEMOIRE.vhd"/>
      <outfile xil_pn:name="Memoire_instruct.vhd"/>
      <outfile xil_pn:name="Pipeline.vhd"/>
      <outfile xil_pn:name="Processeur.vhd"/>
      <outfile xil_pn:name="Test_ALU.vhd"/>
      <outfile xil_pn:name="Test_Processeur.vhd"/>
      <outfile xil_pn:name="Test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1590477536" xil_pn:in_ck="5941694190809782835" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5324405600013276640" xil_pn:start_ts="1590477530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_Processeur_beh.prj"/>
      <outfile xil_pn:name="Test_Processeur_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1590477536" xil_pn:in_ck="3939773170808127090" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5166671224543179405" xil_pn:start_ts="1590477536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_Processeur_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1590437447" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1590437447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590437447" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9165857583174715476" xil_pn:start_ts="1590437447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590437447" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="958634788020320215" xil_pn:start_ts="1590437447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590437447" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1590437447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590437447" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2058222396827868590" xil_pn:start_ts="1590437447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590437447" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1590437447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590437447" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4646372104427040673" xil_pn:start_ts="1590437447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590458148" xil_pn:in_ck="4674122308027859352" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7961554144601666416" xil_pn:start_ts="1590458117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1589877343" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4430542598098999773" xil_pn:start_ts="1589877343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590436407" xil_pn:in_ck="-4466168239956408231" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="4970755762611512576" xil_pn:start_ts="1590436404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
