
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.53

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency counter[1]$_SDFFE_PN0P_/CK ^
  -0.07 target latency duty_reg[5]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: duty_reg[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: duty_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    15   21.26    0.02    0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ duty_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
     1    1.58    0.01    0.09    0.16 v duty_reg[2]$_SDFFE_PN0P_/Q (DFF_X1)
                                         duty_reg[2] (net)
                  0.01    0.00    0.16 v _262_/A1 (NAND2_X1)
     1    1.72    0.01    0.01    0.17 ^ _262_/ZN (NAND2_X1)
                                         _089_ (net)
                  0.01    0.00    0.17 ^ _263_/B2 (AOI21_X1)
     1    1.37    0.01    0.01    0.18 v _263_/ZN (AOI21_X1)
                                         _010_ (net)
                  0.01    0.00    0.18 v duty_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    15   21.26    0.02    0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ duty_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: period_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    15   21.26    0.02    0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X2)
     3   12.86    0.02    0.13    0.20 ^ counter[7]$_SDFFE_PN0P_/Q (DFF_X2)
                                         counter[7] (net)
                  0.02    0.00    0.20 ^ _323_/A (HA_X1)
     3    9.42    0.06    0.09    0.29 ^ _323_/S (HA_X1)
                                         _155_ (net)
                  0.06    0.00    0.29 ^ _207_/A1 (NAND4_X4)
     7   18.26    0.03    0.05    0.34 v _207_/ZN (NAND4_X4)
                                         _044_ (net)
                  0.03    0.00    0.34 v _253_/A1 (OR2_X1)
     1    1.76    0.01    0.05    0.40 v _253_/ZN (OR2_X1)
                                         _082_ (net)
                  0.01    0.00    0.40 v _254_/A (BUF_X2)
     7   14.45    0.01    0.03    0.43 v _254_/Z (BUF_X2)
                                         _083_ (net)
                  0.01    0.00    0.43 v _255_/A (BUF_X4)
    10   20.38    0.01    0.03    0.46 v _255_/Z (BUF_X4)
                                         _084_ (net)
                  0.01    0.00    0.46 v _279_/A2 (NAND2_X1)
     1    2.08    0.01    0.02    0.48 ^ _279_/ZN (NAND2_X1)
                                         _100_ (net)
                  0.01    0.00    0.48 ^ _281_/A2 (NAND3_X1)
     1    1.24    0.01    0.02    0.50 v _281_/ZN (NAND3_X1)
                                         _016_ (net)
                  0.01    0.00    0.50 v period_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.50   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.85    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    11   17.25    0.02    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ period_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: period_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    15   21.26    0.02    0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X2)
     3   12.86    0.02    0.13    0.20 ^ counter[7]$_SDFFE_PN0P_/Q (DFF_X2)
                                         counter[7] (net)
                  0.02    0.00    0.20 ^ _323_/A (HA_X1)
     3    9.42    0.06    0.09    0.29 ^ _323_/S (HA_X1)
                                         _155_ (net)
                  0.06    0.00    0.29 ^ _207_/A1 (NAND4_X4)
     7   18.26    0.03    0.05    0.34 v _207_/ZN (NAND4_X4)
                                         _044_ (net)
                  0.03    0.00    0.34 v _253_/A1 (OR2_X1)
     1    1.76    0.01    0.05    0.40 v _253_/ZN (OR2_X1)
                                         _082_ (net)
                  0.01    0.00    0.40 v _254_/A (BUF_X2)
     7   14.45    0.01    0.03    0.43 v _254_/Z (BUF_X2)
                                         _083_ (net)
                  0.01    0.00    0.43 v _255_/A (BUF_X4)
    10   20.38    0.01    0.03    0.46 v _255_/Z (BUF_X4)
                                         _084_ (net)
                  0.01    0.00    0.46 v _279_/A2 (NAND2_X1)
     1    2.08    0.01    0.02    0.48 ^ _279_/ZN (NAND2_X1)
                                         _100_ (net)
                  0.01    0.00    0.48 ^ _281_/A2 (NAND3_X1)
     1    1.24    0.01    0.02    0.50 v _281_/ZN (NAND3_X1)
                                         _016_ (net)
                  0.01    0.00    0.50 v period_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.50   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.85    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    11   17.25    0.02    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ period_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.14216433465480804

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7161

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
8.657894134521484

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8268

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: period_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.20 ^ counter[7]$_SDFFE_PN0P_/Q (DFF_X2)
   0.09    0.29 ^ _323_/S (HA_X1)
   0.05    0.34 v _207_/ZN (NAND4_X4)
   0.06    0.40 v _253_/ZN (OR2_X1)
   0.03    0.43 v _254_/Z (BUF_X2)
   0.03    0.46 v _255_/Z (BUF_X4)
   0.02    0.48 ^ _279_/ZN (NAND2_X1)
   0.02    0.50 v _281_/ZN (NAND3_X1)
   0.00    0.50 v period_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
           0.50   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ period_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.04    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: duty_reg[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: duty_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ duty_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.16 v duty_reg[2]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.17 ^ _262_/ZN (NAND2_X1)
   0.01    0.18 v _263_/ZN (AOI21_X1)
   0.00    0.18 v duty_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ duty_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0710

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0710

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4972

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5349

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
107.582462

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.72e-04   3.48e-06   2.21e-06   1.78e-04  59.4%
Combinational          1.55e-05   1.54e-05   4.66e-06   3.55e-05  11.9%
Clock                  3.43e-05   5.19e-05   1.20e-07   8.63e-05  28.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.22e-04   7.07e-05   6.99e-06   3.00e-04 100.0%
                          74.1%      23.6%       2.3%
