VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml assignment3.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/raghavendra/qorc-sdk/assignment3/build/assignment3_dummy.sdc --route

Using up to 1 parallel worker(s)

Architecture file: /home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: assignment3

# Loading Architecture Description
# Loading Architecture Description took 0.32 seconds (max_rss 31.2 MiB, delta_rss +25.1 MiB)
# Building complex block graph
# Building complex block graph took 0.06 seconds (max_rss 40.0 MiB, delta_rss +8.7 MiB)
# Load circuit
# Load circuit took 0.01 seconds (max_rss 41.1 MiB, delta_rss +1.1 MiB)
# Clean circuit
Absorbed 834 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   37 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 143
# Clean circuit took 0.00 seconds (max_rss 41.9 MiB, delta_rss +0.8 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 41.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 41.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 116
    .input    :       2
    .output   :       2
    ASSP      :       1
    BIDIR_CELL:       4
    C_FRAG    :      13
    F_FRAG    :       1
    GND       :       1
    Q_FRAG    :      29
    T_FRAG    :      62
    VCC       :       1
  Nets  : 114
    Avg Fanout:     8.6
    Max Fanout:   459.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source clock_dffe_Q.QZ[0] for netlist clock $auto$clkbufmap.cc:247:execute$2058 (possibly data used as clock)
  Timing Graph Nodes: 1098
  Timing Graph Edges: 1742
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 41.9 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock '$auto$clkbufmap.cc:247:execute$2058' Fanout: 3 pins (0.3%), 3 blocks (2.6%)
  Netlist Clock 'clk' Fanout: 28 pins (2.6%), 28 blocks (24.1%)
# Load Timing Constraints

SDC file '/home/raghavendra/qorc-sdk/assignment3/build/assignment3_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock '$auto$clkbufmap.cc:247:execute$2058' Source: 'clock_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 41.9 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: assignment3.net
Circuit placement file: assignment3.place
Circuit routing file: assignment3.route
Circuit SDC file: /home/raghavendra/qorc-sdk/assignment3/build/assignment3_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'assignment3.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.021912 seconds).
# Load Packing took 0.02 seconds (max_rss 43.3 MiB, delta_rss +1.4 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #49 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #50 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 84
Netlist num_blocks: 51
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 4.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 44.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 2
Netlist output pins: 10


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 4
   BIDIR            : 4
    INPUT           : 2
     bidir          : 2
     inpad          : 2
    OUTPUT          : 2
     bidir          : 2
     outpad         : 2
  PB-ASSP           : 1
   ASSP             : 1
  PB-LOGIC          : 44
   LOGIC            : 44
    FRAGS           : 44
     c_frag_modes   : 44
      SINGLE        : 13
       c_frag       : 13
      SPLIT         : 31
       b_frag       : 31
       t_frag       : 31
     f_frag         : 1
     q_frag_modes   : 29
      INT           : 26
       q_frag       : 26
      EXT           : 3
       q_frag       : 3
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		4	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		44	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.04 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.05 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.12 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 43.5 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.45 seconds (max_rss 351.3 MiB, delta_rss +307.9 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 0.89 seconds (max_rss 354.6 MiB, delta_rss +311.2 MiB)

# Load Placement
Reading assignment3.place.

Successfully read assignment3.place.

# Load Placement took 0.00 seconds (max_rss 354.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 15.05 seconds (max_rss 354.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 354.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 15.05 seconds (max_rss 354.6 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 622 ( 67.4%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   1 (  0.1%) |
[      0.3:      0.4)  53 (  5.7%) |****
[      0.4:      0.5)  28 (  3.0%) |**
[      0.5:      0.6)  16 (  1.7%) |*
[      0.6:      0.7)  27 (  2.9%) |**
[      0.7:      0.8)  46 (  5.0%) |***
[      0.8:      0.9)  27 (  2.9%) |**
[      0.9:        1) 103 ( 11.2%) |********
## Initializing router criticalities took 0.00 seconds (max_rss 404.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    4.9     0.0    0 2.7e+07      84     923    1175 ( 0.084%)   22516 ( 1.6%)   56.705     -1381.    -56.705      0.000      0.000      N/A
   2    3.7     4.0    0 1.8e+07      69     550     557 ( 0.040%)   23304 ( 1.6%)   56.760     -1382.    -56.760      0.000      0.000      N/A
   3    3.5     5.2    0 1.7e+07      52     394     378 ( 0.027%)   23500 ( 1.7%)   56.880     -1386.    -56.880      0.000      0.000      N/A
   4    2.6     6.8    0 1.2e+07      43     294     240 ( 0.017%)   23634 ( 1.7%)   56.736     -1384.    -56.736      0.000      0.000      N/A
   5    1.6     8.8    0 7935341      34     223     135 ( 0.010%)   23586 ( 1.7%)   56.736     -1385.    -56.736      0.000      0.000      N/A
   6    1.5    11.4    0 7145431      25     153     105 ( 0.008%)   23892 ( 1.7%)   56.647     -1386.    -56.647      0.000      0.000      N/A
   7    1.3    14.9    0 6484135      18     111      55 ( 0.004%)   23982 ( 1.7%)   56.647     -1387.    -56.647      0.000      0.000      N/A
   8    1.1    19.3    0 5029094      12      58      51 ( 0.004%)   24056 ( 1.7%)   56.647     -1388.    -56.647      0.000      0.000      N/A
   9    0.7    25.1    0 3355837      11      61      12 ( 0.001%)   24218 ( 1.7%)   56.846     -1388.    -56.846      0.000      0.000      N/A
  10    0.2    32.6    0  668301       4       7       6 ( 0.000%)   24228 ( 1.7%)   56.846     -1388.    -56.846      0.000      0.000       14
  11    0.1    42.4    0  562502       3       9       3 ( 0.000%)   24211 ( 1.7%)   56.846     -1388.    -56.846      0.000      0.000       13
  12    0.0    55.1    0   78817       2       2       3 ( 0.000%)   24216 ( 1.7%)   56.846     -1388.    -56.846      0.000      0.000       13
  13    0.1    71.7    0  337283       2       2       3 ( 0.000%)   24213 ( 1.7%)   56.846     -1388.    -56.846      0.000      0.000       13
  14    0.1    93.2    0  458833       2       2       3 ( 0.000%)   24214 ( 1.7%)   56.846     -1388.    -56.846      0.000      0.000       14
  15    0.0   121.1    0  163679       2       2       0 ( 0.000%)   24243 ( 1.7%)   56.846     -1390.    -56.846      0.000      0.000       15
Restoring best routing
Critical path: 56.8463 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 622 ( 67.4%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   1 (  0.1%) |
[      0.3:      0.4)  56 (  6.1%) |****
[      0.4:      0.5)  25 (  2.7%) |**
[      0.5:      0.6)  15 (  1.6%) |*
[      0.6:      0.7)  31 (  3.4%) |**
[      0.7:      0.8)  45 (  4.9%) |***
[      0.8:      0.9)  30 (  3.3%) |**
[      0.9:        1)  98 ( 10.6%) |*******
Router Stats: total_nets_routed: 363 total_connections_routed: 2791 total_heap_pushes: 106588186 total_heap_pops: 93589046
# Routing took 21.97 seconds (max_rss 404.1 MiB, delta_rss +49.5 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1342804684
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 16 in 0.000246715 sec
Full Max Req/Worst Slack updates 3 in 1.4715e-05 sec
Incr Max Req/Worst Slack updates 13 in 9.5982e-05 sec
Incr Criticality updates 9 in 0.00018718 sec
Full Criticality updates 7 in 0.000223055 sec

Average number of bends per net: 235.857  Maximum # of bends: 5473

Number of global nets: 0
Number of routed nets (nonglobal): 84
Wire length results (in units of 1 clb segments)...
	Total wirelength: 22998, average net length: 273.786
	Maximum net length: 7449

Wire length results in terms of physical segments...
	Total wiring segments used: 20390, average wire segments per net: 242.738
	Maximum segments used by a net: 5732
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   46 (  1.8%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    6 (  0.2%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    6 (  0.2%) |
[      0.2:      0.3)   62 (  2.4%) |*
[      0.1:      0.2)   48 (  1.9%) |*
[        0:      0.1) 2416 ( 93.5%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.026        2
                         1     161  10.026      221
                         2       0   0.000        0
                         3      83  17.308      635
                         4      69   2.667      623
                         5      70   2.154      658
                         6      77   2.231      623
                         7      76   2.846      623
                         8      28   1.462      623
                         9       8   0.564      623
                        10      10   1.051      665
                        11      64   2.718      623
                        12      76   3.538      647
                        13     166  14.026      623
                        14     188  15.846      623
                        15     195  18.359      623
                        16     219  34.231      623
                        17     230  27.949      623
                        18     223  31.154      725
                        19     217  35.667      623
                        20     207  30.333      623
                        21     183  17.103      623
                        22     166  11.179      623
                        23       0   0.000      623
                        24      11   0.282      623
                        25       0   0.000      657
                        26       7   0.179      634
                        27      12   1.000      623
                        28      12   0.667      623
                        29       0   0.000      624
                        30       0   0.000      625
                        31       7   0.179      626
                        32      30   1.872      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1      47   4.057      287
                         2       1   0.029        4
                         3     179  55.343      848
                         4      37   6.371      874
                         5      46   2.457      819
                         6      23   4.943      760
                         7      46   4.257      761
                         8      12   2.029      761
                         9      46   5.657      761
                        10      16   2.657      757
                        11      11   1.657      775
                        12     208  14.629      757
                        13      50   4.286      761
                        14     145  11.400      761
                        15     213  26.514      761
                        16     206  48.400      761
                        17     226  49.857      761
                        18     207  41.457      761
                        19     192  25.286      816
                        20     168  20.171      761
                        21      23   2.000      883
                        22      30   3.143      761
                        23       0   0.000      761
                        24       0   0.000      761
                        25       0   0.000      761
                        26       0   0.000      757
                        27       0   0.000      775
                        28       0   0.000      757
                        29       0   0.000      761
                        30       0   0.000      761
                        31       0   0.000      761
                        32       0   0.000      761
                        33       0   0.000      763
                        34       0   0.000      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 705000

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2       0.013
                                   vcc    3      0.0958
                                   gnd    4       0.107
                                  hop1    5      0.0161
                                  hop2    6      0.0243
                                  hop3    7           0
                                  hop4    8      0.0165
                                 clock    9           0
                               special   10      0.0828

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0136
                              2      0.0243
                              3           0
                              4      0.0165


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.5e-09:  6.2e-09)  1 (  3.6%) |***
[  6.2e-09:  7.9e-09)  6 ( 21.4%) |*****************
[  7.9e-09:  9.6e-09) 17 ( 60.7%) |************************************************
[  9.6e-09:  1.1e-08)  1 (  3.6%) |***
[  1.1e-08:  1.3e-08)  1 (  3.6%) |***
[  1.3e-08:  1.5e-08)  1 (  3.6%) |***
[  1.5e-08:  1.6e-08)  0 (  0.0%) |
[  1.6e-08:  1.8e-08)  0 (  0.0%) |
[  1.8e-08:    2e-08)  0 (  0.0%) |
[    2e-08:  2.2e-08)  1 (  3.6%) |***

Final intra-domain worst hold slacks per constraint:
  clk to clk worst hold slack: 4.50261 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2058 worst hold slack: 13.1865 ns
  $auto$clkbufmap.cc:247:execute$2058 to virtual_io_clock worst hold slack: 21.6201 ns

Final critical path delay (least slack): 56.8323 ns
Final setup Worst Negative Slack (sWNS): -56.8323 ns
Final setup Total Negative Slack (sTNS): -1389.16 ns

Final setup slack histogram:
[ -5.7e-08: -5.3e-08)  7 ( 25.0%) |******************
[ -5.3e-08: -4.8e-08) 19 ( 67.9%) |************************************************
[ -4.8e-08: -4.4e-08)  0 (  0.0%) |
[ -4.4e-08:   -4e-08)  0 (  0.0%) |
[   -4e-08: -3.6e-08)  0 (  0.0%) |
[ -3.6e-08: -3.2e-08)  0 (  0.0%) |
[ -3.2e-08: -2.7e-08)  0 (  0.0%) |
[ -2.7e-08: -2.3e-08)  0 (  0.0%) |
[ -2.3e-08: -1.9e-08)  1 (  3.6%) |***
[ -1.9e-08: -1.5e-08)  1 (  3.6%) |***

Final intra-domain critical path delays (CPDs):
  clk to clk CPD: 56.8323 ns (17.5956 MHz)

Final inter-domain critical path delays (CPDs):
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2058 CPD: 14.8782 ns (67.2125 MHz)
  $auto$clkbufmap.cc:247:execute$2058 to virtual_io_clock CPD: 22.0118 ns (45.4301 MHz)

Final intra-domain worst setup slacks per constraint:
  clk to clk worst setup slack: -56.8323 ns

Final inter-domain worst setup slacks per constraint:
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2058 worst setup slack: -14.8782 ns
  $auto$clkbufmap.cc:247:execute$2058 to virtual_io_clock worst setup slack: -22.0118 ns

Final geomean non-virtual intra-domain period: 56.8323 ns (17.5956 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 56.8323 ns (17.5956 MHz)

Incr Slack updates 1 in 2.0457e-05 sec
Full Max Req/Worst Slack updates 1 in 4.896e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.4412e-05 sec
Flow timing analysis took 0.00938365 seconds (0.00806072 STA, 0.00132294 slack) (17 full updates: 0 setup, 0 hold, 17 combined).
VPR succeeded
The entire flow of VPR took 38.42 seconds (max_rss 404.1 MiB)
