{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 03 13:41:40 2018 " "Info: Processing started: Tue Apr 03 13:41:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Train -c Train " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Train -c Train" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "train.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file train.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 train-behavior " "Info: Found design unit 1: train-behavior" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 train " "Info: Found entity 1: train" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tcontrol.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tcontrol-behaviour " "Info: Found design unit 1: Tcontrol-behaviour" {  } { { "Tcontrol.vhd" "" { Text "C:/My_Projects/Tcontrol/Tcontrol.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Tcontrol " "Info: Found entity 1: Tcontrol" {  } { { "Tcontrol.vhd" "" { Text "C:/My_Projects/Tcontrol/Tcontrol.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Info: Found design unit 1: video_pll-SYN" {  } { { "video_PLL.vhd" "" { Text "C:/My_Projects/Tcontrol/video_PLL.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Info: Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "C:/My_Projects/Tcontrol/video_PLL.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Train " "Info: Elaborating entity \"Train\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4xA Train.vhd(118) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(118): object \"R4xA\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4xB Train.vhd(119) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(119): object \"R4xB\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "track1 Train.vhd(127) " "Warning (10541): VHDL Signal Declaration warning at Train.vhd(127): used implicit default value for signal \"track1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "track2 Train.vhd(127) " "Warning (10541): VHDL Signal Declaration warning at Train.vhd(127): used implicit default value for signal \"track2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "track3 Train.vhd(127) " "Warning (10541): VHDL Signal Declaration warning at Train.vhd(127): used implicit default value for signal \"track3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "track4 Train.vhd(127) " "Warning (10541): VHDL Signal Declaration warning at Train.vhd(127): used implicit default value for signal \"track4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_sensor1 Train.vhd(129) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(129): object \"o_sensor1\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_sensor2 Train.vhd(129) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(129): object \"o_sensor2\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_sensor3 Train.vhd(129) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(129): object \"o_sensor3\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_sensor4 Train.vhd(129) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(129): object \"o_sensor4\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_switch1 Train.vhd(130) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(130): object \"o_switch1\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_switch2 Train.vhd(130) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(130): object \"o_switch2\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_switch3 Train.vhd(130) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(130): object \"o_switch3\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_dirA1 Train.vhd(131) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(131): object \"o_dirA1\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_dirA0 Train.vhd(131) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(131): object \"o_dirA0\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_dirB1 Train.vhd(131) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(131): object \"o_dirB1\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_dirB0 Train.vhd(131) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(131): object \"o_dirB0\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_track1 Train.vhd(132) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(132): object \"o_track1\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_track2 Train.vhd(132) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(132): object \"o_track2\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_track3 Train.vhd(132) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(132): object \"o_track3\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_track4 Train.vhd(132) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(132): object \"o_track4\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_clock Train.vhd(133) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(133): object \"o_clock\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_reset Train.vhd(133) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(133): object \"o_reset\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PBSWITCH_7_Single_Pulse Train.vhd(153) " "Warning (10036): Verilog HDL or VHDL warning at Train.vhd(153): object \"PBSWITCH_7_Single_Pulse\" assigned a value but never read" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL video_PLL:video_PLL_inst " "Info: Elaborating entity \"video_PLL\" for hierarchy \"video_PLL:video_PLL_inst\"" {  } { { "Train.vhd" "video_PLL_inst" { Text "C:/My_Projects/Tcontrol/Train.vhd" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "C:/My_Projects/Tcontrol/video_PLL.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "" { Text "C:/My_Projects/Tcontrol/video_PLL.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "video_PLL.vhd" "" { Text "C:/My_Projects/Tcontrol/video_PLL.vhd" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:back_rom " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:back_rom\"" {  } { { "Train.vhd" "back_rom" { Text "C:/My_Projects/Tcontrol/Train.vhd" 174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:back_rom " "Info: Elaborated megafunction instantiation \"LPM_ROM:back_rom\"" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 174 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:back_rom " "Info: Instantiated megafunction \"LPM_ROM:back_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 12 " "Info: Parameter \"LPM_WIDTHAD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE train.mif " "Info: Parameter \"LPM_FILE\" = \"train.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 174 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:back_rom\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:back_rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:back_rom\|altrom:srom LPM_ROM:back_rom " "Info: Elaborated megafunction instantiation \"LPM_ROM:back_rom\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:back_rom\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 174 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:back_rom\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:back_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:back_rom\|altrom:srom\|altsyncram:rom_block LPM_ROM:back_rom " "Info: Elaborated megafunction instantiation \"LPM_ROM:back_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:back_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 174 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o401.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o401 " "Info: Found entity 1: altsyncram_o401" {  } { { "db/altsyncram_o401.tdf" "" { Text "C:/My_Projects/Tcontrol/db/altsyncram_o401.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o401 LPM_ROM:back_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_o401:auto_generated " "Info: Elaborating entity \"altsyncram_o401\" for hierarchy \"LPM_ROM:back_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_o401:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tcontrol Tcontrol:CONTROL " "Info: Elaborating entity \"Tcontrol\" for hierarchy \"Tcontrol:CONTROL\"" {  } { { "Train.vhd" "CONTROL" { Text "C:/My_Projects/Tcontrol/Train.vhd" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:back_rom\|otri\[0\] " "Warning: Converted tri-state buffer \"lpm_rom:back_rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 45 -1 0 } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1724 -1 0 } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 339 -1 0 } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "old_trainBcol\[0\] " "Info: Register \"old_trainBcol\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "old_trainAcol\[0\] " "Info: Register \"old_trainAcol\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "495 " "Info: Implemented 495 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "467 " "Info: Implemented 467 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Info: Implemented 1 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Info: Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 03 13:41:45 2018 " "Info: Processing ended: Tue Apr 03 13:41:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 03 13:41:46 2018 " "Info: Processing started: Tue Apr 03 13:41:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Train -c Train " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Train -c Train" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Train EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Train" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 1186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "Critical Warning: No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[0\] " "Info: Pin DATA_BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[0] } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 47 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[1\] " "Info: Pin DATA_BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[1] } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 47 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 99 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[2\] " "Info: Pin DATA_BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[2] } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 47 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[3\] " "Info: Pin DATA_BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[3] } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 47 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 97 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[4\] " "Info: Pin DATA_BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[4] } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 47 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 96 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[5\] " "Info: Pin DATA_BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[5] } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 47 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 95 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[6\] " "Info: Pin DATA_BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[6] } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 47 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 94 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[7\] " "Info: Pin DATA_BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[7] } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 47 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 93 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_Red " "Info: Pin VGA_Red not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_Red } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 41 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Red } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_Green " "Info: Pin VGA_Green not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_Green } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 41 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Green } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_Blue " "Info: Pin VGA_Blue not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_Blue } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 41 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Blue } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_HSync " "Info: Pin VGA_HSync not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_HSync } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 42 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_HSync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 418 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_VSync " "Info: Pin VGA_VSync not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_VSync } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 42 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_VSync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 416 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Video_blank_out " "Info: Pin Video_blank_out not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Video_blank_out } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 43 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_blank_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 424 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Video_clock_out " "Info: Pin Video_clock_out not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Video_clock_out } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 43 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_clock_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 425 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_RS " "Info: Pin LCD_RS not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { LCD_RS } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 45 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 361 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_E " "Info: Pin LCD_E not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { LCD_E } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 45 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 411 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_RW " "Info: Pin LCD_RW not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { LCD_RW } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 46 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 430 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_ON " "Info: Pin LCD_ON not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { LCD_ON } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 46 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 431 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock_50Mhz " "Info: Pin Clock_50Mhz not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Clock_50Mhz } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 423 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW8 " "Info: Pin SW8 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SW8 } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 422 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIPSwitch_1 " "Info: Pin DIPSwitch_1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DIPSwitch_1 } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIPSwitch_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 426 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIPSwitch_2 " "Info: Pin DIPSwitch_2 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DIPSwitch_2 } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIPSwitch_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 427 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIPSwitch_3 " "Info: Pin DIPSwitch_3 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DIPSwitch_3 } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIPSwitch_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 428 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIPSwitch_4 " "Info: Pin DIPSwitch_4 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DIPSwitch_4 } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIPSwitch_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 429 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PBSWITCH_7 " "Info: Pin PBSWITCH_7 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PBSWITCH_7 } } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBSWITCH_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 421 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "video_PLL:video_PLL_inst\|altpll:altpll_component\|pll Enhanced PLL " "Info: Implemented PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_6) " "Info: Automatically promoted node video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_6)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X21_Y0_N9 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X21_Y0_N9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 28 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Debounce_clock  " "Info: Automatically promoted node Debounce_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Debounce_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 415 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_400HZ  " "Info: Automatically promoted node CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_400HZ~0 " "Info: Destination node CLK_400HZ~0" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 99 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_400HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 877 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 99 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 354 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Info: Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VSync~reg0 " "Info: Destination node VGA_VSync~reg0" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 0 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_VSync~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 417 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_HSync~reg0 " "Info: Destination node VGA_HSync~reg0" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 0 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_HSync~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 419 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_400HZ " "Info: Destination node CLK_400HZ" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 99 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 354 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "col_address\[1\] " "Info: Destination node col_address\[1\]" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { col_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "col_address\[2\] " "Info: Destination node col_address\[2\]" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { col_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "col_address\[3\] " "Info: Destination node col_address\[3\]" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { col_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "col_address\[4\] " "Info: Destination node col_address\[4\]" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { col_address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 237 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "col_address\[5\] " "Info: Destination node col_address\[5\]" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { col_address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "col_address\[6\] " "Info: Destination node col_address\[6\]" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { col_address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "col_address\[0\] " "Info: Destination node col_address\[0\]" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { col_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOVE_TRAINA~7  " "Info: Automatically promoted node MOVE_TRAINA~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOVE_TRAINA~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 557 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOVE_TRAINB~2  " "Info: Automatically promoted node MOVE_TRAINB~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOVE_TRAINB~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/My_Projects/Tcontrol/" 0 { } { { 0 { 0 ""} 0 570 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 6 10 8 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 6 input, 10 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 42 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use 3.3V 1 5 " "Info: I/O bank number 10 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.252 ns register register " "Info: Estimated most critical path is register to register delay of 4.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns old_trainBcol\[4\] 1 REG LAB_X22_Y19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y19; Fanout = 2; REG Node = 'old_trainBcol\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { old_trainBcol[4] } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.272 ns) 1.038 ns TRAIN_DISPLAY~4 2 COMB LAB_X18_Y22 1 " "Info: 2: + IC(0.766 ns) + CELL(0.272 ns) = 1.038 ns; Loc. = LAB_X18_Y22; Fanout = 1; COMB Node = 'TRAIN_DISPLAY~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { old_trainBcol[4] TRAIN_DISPLAY~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.053 ns) 2.073 ns TRAIN_DISPLAY~5 3 COMB LAB_X22_Y19 2 " "Info: 3: + IC(0.982 ns) + CELL(0.053 ns) = 2.073 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'TRAIN_DISPLAY~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { TRAIN_DISPLAY~4 TRAIN_DISPLAY~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.378 ns) 3.079 ns Red_Display_Data~3 4 COMB LAB_X19_Y22 1 " "Info: 4: + IC(0.628 ns) + CELL(0.378 ns) = 3.079 ns; Loc. = LAB_X19_Y22; Fanout = 1; COMB Node = 'Red_Display_Data~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { TRAIN_DISPLAY~5 Red_Display_Data~3 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.272 ns) 4.097 ns Red_Display_Data~6 5 COMB LAB_X22_Y19 1 " "Info: 5: + IC(0.746 ns) + CELL(0.272 ns) = 4.097 ns; Loc. = LAB_X22_Y19; Fanout = 1; COMB Node = 'Red_Display_Data~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { Red_Display_Data~3 Red_Display_Data~6 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.252 ns Red_Display_Data 6 REG LAB_X22_Y19 1 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 4.252 ns; Loc. = LAB_X22_Y19; Fanout = 1; REG Node = 'Red_Display_Data'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Red_Display_Data~6 Red_Display_Data } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.130 ns ( 26.58 % ) " "Info: Total cell delay = 1.130 ns ( 26.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.122 ns ( 73.42 % ) " "Info: Total interconnect delay = 3.122 ns ( 73.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.252 ns" { old_trainBcol[4] TRAIN_DISPLAY~4 TRAIN_DISPLAY~5 Red_Display_Data~3 Red_Display_Data~6 Red_Display_Data } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Warning: Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Info: Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Info: Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Info: Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Info: Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Info: Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Info: Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Info: Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Info: Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Red 0 " "Info: Pin \"VGA_Red\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Green 0 " "Info: Pin \"VGA_Green\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Blue 0 " "Info: Pin \"VGA_Blue\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HSync 0 " "Info: Pin \"VGA_HSync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VSync 0 " "Info: Pin \"VGA_VSync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Video_blank_out 0 " "Info: Pin \"Video_blank_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Video_clock_out 0 " "Info: Pin \"Video_clock_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Info: Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/My_Projects/Tcontrol/Train.fit.smsg " "Info: Generated suppressed messages file C:/My_Projects/Tcontrol/Train.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Info: Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 03 13:41:51 2018 " "Info: Processing ended: Tue Apr 03 13:41:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 03 13:41:52 2018 " "Info: Processing started: Tue Apr 03 13:41:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Train -c Train " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Train -c Train" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 03 13:41:54 2018 " "Info: Processing ended: Tue Apr 03 13:41:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 03 13:41:56 2018 " "Info: Processing started: Tue Apr 03 13:41:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Train -c Train --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Train -c Train --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Debounce_clock " "Info: Detected ripple clock \"Debounce_clock\" as buffer" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Debounce_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK_400HZ " "Info: Detected ripple clock \"CLK_400HZ\" as buffer" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 99 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register old_trainBcol\[4\] register Red_Display_Data 31.72 ns " "Info: Slack time is 31.72 ns for clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"old_trainBcol\[4\]\" and destination register \"Red_Display_Data\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "120.77 MHz 8.28 ns " "Info: Fmax is 120.77 MHz (period= 8.28 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.962 ns + Largest register register " "Info: + Largest register to register requirement is 36.962 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.770 ns " "Info: + Latch edge is 37.770 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.230 ns  50 " "Info: Clock period of Destination clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.230 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.230 ns " "Info: - Launch edge is -2.230 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.230 ns  50 " "Info: Clock period of Source clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.230 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.854 ns + Largest " "Info: + Largest clock skew is -2.854 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.564 ns + Shortest register " "Info: + Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.564 ns Red_Display_Data 3 REG LCFF_X22_Y19_N19 1 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.564 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 1; REG Node = 'Red_Display_Data'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Red_Display_Data } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 24.10 % ) " "Info: Total cell delay = 0.618 ns ( 24.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.946 ns ( 75.90 % ) " "Info: Total interconnect delay = 1.946 ns ( 75.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Red_Display_Data } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Red_Display_Data {} } { 0.000ns 1.303ns 0.643ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 5.418 ns - Longest register " "Info: - Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 5.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.712 ns) 2.643 ns Debounce_clock 3 REG LCFF_X19_Y19_N21 1 " "Info: 3: + IC(0.628 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X19_Y19_N21; Fanout = 1; REG Node = 'Debounce_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.000 ns) 4.163 ns Debounce_clock~clkctrl 4 COMB CLKCTRL_G15 121 " "Info: 4: + IC(1.520 ns) + CELL(0.000 ns) = 4.163 ns; Loc. = CLKCTRL_G15; Fanout = 121; COMB Node = 'Debounce_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { Debounce_clock Debounce_clock~clkctrl } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 5.418 ns old_trainBcol\[4\] 5 REG LCFF_X22_Y19_N7 2 " "Info: 5: + IC(0.637 ns) + CELL(0.618 ns) = 5.418 ns; Loc. = LCFF_X22_Y19_N7; Fanout = 2; REG Node = 'old_trainBcol\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { Debounce_clock~clkctrl old_trainBcol[4] } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 24.55 % ) " "Info: Total cell delay = 1.330 ns ( 24.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.088 ns ( 75.45 % ) " "Info: Total interconnect delay = 4.088 ns ( 75.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old_trainBcol[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old_trainBcol[4] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.637ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Red_Display_Data } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Red_Display_Data {} } { 0.000ns 1.303ns 0.643ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old_trainBcol[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old_trainBcol[4] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.637ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 143 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Red_Display_Data } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Red_Display_Data {} } { 0.000ns 1.303ns 0.643ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old_trainBcol[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old_trainBcol[4] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.637ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.242 ns - Longest register register " "Info: - Longest register to register delay is 5.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns old_trainBcol\[4\] 1 REG LCFF_X22_Y19_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y19_N7; Fanout = 2; REG Node = 'old_trainBcol\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { old_trainBcol[4] } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.346 ns) 1.448 ns TRAIN_DISPLAY~4 2 COMB LCCOMB_X18_Y22_N24 1 " "Info: 2: + IC(1.102 ns) + CELL(0.346 ns) = 1.448 ns; Loc. = LCCOMB_X18_Y22_N24; Fanout = 1; COMB Node = 'TRAIN_DISPLAY~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { old_trainBcol[4] TRAIN_DISPLAY~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.053 ns) 2.571 ns TRAIN_DISPLAY~5 3 COMB LCCOMB_X22_Y19_N0 2 " "Info: 3: + IC(1.070 ns) + CELL(0.053 ns) = 2.571 ns; Loc. = LCCOMB_X22_Y19_N0; Fanout = 2; COMB Node = 'TRAIN_DISPLAY~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { TRAIN_DISPLAY~4 TRAIN_DISPLAY~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.357 ns) 3.807 ns Red_Display_Data~3 4 COMB LCCOMB_X19_Y22_N28 1 " "Info: 4: + IC(0.879 ns) + CELL(0.357 ns) = 3.807 ns; Loc. = LCCOMB_X19_Y22_N28; Fanout = 1; COMB Node = 'Red_Display_Data~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { TRAIN_DISPLAY~5 Red_Display_Data~3 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.378 ns) 5.087 ns Red_Display_Data~6 5 COMB LCCOMB_X22_Y19_N18 1 " "Info: 5: + IC(0.902 ns) + CELL(0.378 ns) = 5.087 ns; Loc. = LCCOMB_X22_Y19_N18; Fanout = 1; COMB Node = 'Red_Display_Data~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { Red_Display_Data~3 Red_Display_Data~6 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.242 ns Red_Display_Data 6 REG LCFF_X22_Y19_N19 1 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 5.242 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 1; REG Node = 'Red_Display_Data'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Red_Display_Data~6 Red_Display_Data } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.289 ns ( 24.59 % ) " "Info: Total cell delay = 1.289 ns ( 24.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.953 ns ( 75.41 % ) " "Info: Total interconnect delay = 3.953 ns ( 75.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { old_trainBcol[4] TRAIN_DISPLAY~4 TRAIN_DISPLAY~5 Red_Display_Data~3 Red_Display_Data~6 Red_Display_Data } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { old_trainBcol[4] {} TRAIN_DISPLAY~4 {} TRAIN_DISPLAY~5 {} Red_Display_Data~3 {} Red_Display_Data~6 {} Red_Display_Data {} } { 0.000ns 1.102ns 1.070ns 0.879ns 0.902ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.357ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Red_Display_Data } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Red_Display_Data {} } { 0.000ns 1.303ns 0.643ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old_trainBcol[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old_trainBcol[4] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.637ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { old_trainBcol[4] TRAIN_DISPLAY~4 TRAIN_DISPLAY~5 Red_Display_Data~3 Red_Display_Data~6 Red_Display_Data } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { old_trainBcol[4] {} TRAIN_DISPLAY~4 {} TRAIN_DISPLAY~5 {} Red_Display_Data~3 {} Red_Display_Data~6 {} Red_Display_Data {} } { 0.000ns 1.102ns 1.070ns 0.879ns 0.902ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.357ns 0.378ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock_50Mhz " "Info: No valid register-to-register data paths exist for clock \"Clock_50Mhz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register reset register old2_trainBcol\[5\] -948 ps " "Info: Minimum slack time is -948 ps for clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"reset\" and destination register \"old2_trainBcol\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.952 ns + Shortest register register " "Info: + Shortest register to register delay is 1.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset 1 REG LCFF_X19_Y26_N11 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y26_N11; Fanout = 33; REG Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.053 ns) 0.883 ns old2_trainBcol\[6\]~0 2 COMB LCCOMB_X18_Y22_N12 12 " "Info: 2: + IC(0.830 ns) + CELL(0.053 ns) = 0.883 ns; Loc. = LCCOMB_X18_Y22_N12; Fanout = 12; COMB Node = 'old2_trainBcol\[6\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { reset old2_trainBcol[6]~0 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.746 ns) 1.952 ns old2_trainBcol\[5\] 3 REG LCFF_X19_Y22_N5 1 " "Info: 3: + IC(0.323 ns) + CELL(0.746 ns) = 1.952 ns; Loc. = LCFF_X19_Y22_N5; Fanout = 1; REG Node = 'old2_trainBcol\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { old2_trainBcol[6]~0 old2_trainBcol[5] } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.799 ns ( 40.93 % ) " "Info: Total cell delay = 0.799 ns ( 40.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 59.07 % ) " "Info: Total interconnect delay = 1.153 ns ( 59.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { reset old2_trainBcol[6]~0 old2_trainBcol[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.952 ns" { reset {} old2_trainBcol[6]~0 {} old2_trainBcol[5] {} } { 0.000ns 0.830ns 0.323ns } { 0.000ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.900 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.900 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.230 ns " "Info: + Latch edge is -2.230 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.230 ns  50 " "Info: Clock period of Destination clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.230 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.230 ns " "Info: - Launch edge is -2.230 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.230 ns  50 " "Info: Clock period of Source clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.230 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.845 ns + Smallest " "Info: + Smallest clock skew is 2.845 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 5.412 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 5.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.712 ns) 2.643 ns Debounce_clock 3 REG LCFF_X19_Y19_N21 1 " "Info: 3: + IC(0.628 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X19_Y19_N21; Fanout = 1; REG Node = 'Debounce_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.000 ns) 4.163 ns Debounce_clock~clkctrl 4 COMB CLKCTRL_G15 121 " "Info: 4: + IC(1.520 ns) + CELL(0.000 ns) = 4.163 ns; Loc. = CLKCTRL_G15; Fanout = 121; COMB Node = 'Debounce_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { Debounce_clock Debounce_clock~clkctrl } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.618 ns) 5.412 ns old2_trainBcol\[5\] 5 REG LCFF_X19_Y22_N5 1 " "Info: 5: + IC(0.631 ns) + CELL(0.618 ns) = 5.412 ns; Loc. = LCFF_X19_Y22_N5; Fanout = 1; REG Node = 'old2_trainBcol\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { Debounce_clock~clkctrl old2_trainBcol[5] } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 24.58 % ) " "Info: Total cell delay = 1.330 ns ( 24.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.082 ns ( 75.42 % ) " "Info: Total interconnect delay = 4.082 ns ( 75.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old2_trainBcol[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old2_trainBcol[5] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.631ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.567 ns - Shortest register " "Info: - Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.567 ns reset 3 REG LCFF_X19_Y26_N11 33 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.567 ns; Loc. = LCFF_X19_Y26_N11; Fanout = 33; REG Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 24.07 % ) " "Info: Total cell delay = 0.618 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.949 ns ( 75.93 % ) " "Info: Total interconnect delay = 1.949 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.303ns 0.646ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old2_trainBcol[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old2_trainBcol[5] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.631ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.303ns 0.646ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old2_trainBcol[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old2_trainBcol[5] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.631ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.303ns 0.646ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { reset old2_trainBcol[6]~0 old2_trainBcol[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.952 ns" { reset {} old2_trainBcol[6]~0 {} old2_trainBcol[5] {} } { 0.000ns 0.830ns 0.323ns } { 0.000ns 0.053ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old2_trainBcol[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old2_trainBcol[5] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.631ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.303ns 0.646ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 29 " "Warning: Can't achieve minimum setup and hold requirement video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 along 29 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reset SW8 Clock_50Mhz 4.739 ns register " "Info: tsu for register \"reset\" (data pin = \"SW8\", clock pin = \"Clock_50Mhz\") is 4.739 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.986 ns + Longest pin register " "Info: + Longest pin to register delay is 4.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns SW8 1 PIN PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D12; Fanout = 1; PIN Node = 'SW8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW8 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.941 ns) + CELL(0.053 ns) 4.831 ns reset~0 2 COMB LCCOMB_X19_Y26_N10 1 " "Info: 2: + IC(3.941 ns) + CELL(0.053 ns) = 4.831 ns; Loc. = LCCOMB_X19_Y26_N10; Fanout = 1; COMB Node = 'reset~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { SW8 reset~0 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.986 ns reset 3 REG LCFF_X19_Y26_N11 33 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.986 ns; Loc. = LCFF_X19_Y26_N11; Fanout = 33; REG Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { reset~0 reset } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.045 ns ( 20.96 % ) " "Info: Total cell delay = 1.045 ns ( 20.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.941 ns ( 79.04 % ) " "Info: Total interconnect delay = 3.941 ns ( 79.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { SW8 reset~0 reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.986 ns" { SW8 {} SW8~combout {} reset~0 {} reset {} } { 0.000ns 0.000ns 3.941ns 0.000ns } { 0.000ns 0.837ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_50Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.230 ns - " "Info: - Offset between input clock \"Clock_50Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.230 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 40 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.567 ns - Shortest register " "Info: - Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.567 ns reset 3 REG LCFF_X19_Y26_N11 33 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.567 ns; Loc. = LCFF_X19_Y26_N11; Fanout = 33; REG Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 24.07 % ) " "Info: Total cell delay = 0.618 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.949 ns ( 75.93 % ) " "Info: Total interconnect delay = 1.949 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.303ns 0.646ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { SW8 reset~0 reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.986 ns" { SW8 {} SW8~combout {} reset~0 {} reset {} } { 0.000ns 0.000ns 3.941ns 0.000ns } { 0.000ns 0.837ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.303ns 0.646ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock_50Mhz VGA_Red crashA 9.533 ns register " "Info: tco from clock \"Clock_50Mhz\" to destination pin \"VGA_Red\" through register \"crashA\" is 9.533 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_50Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.230 ns + " "Info: + Offset between input clock \"Clock_50Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.230 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 40 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 5.429 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 5.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.712 ns) 2.643 ns Debounce_clock 3 REG LCFF_X19_Y19_N21 1 " "Info: 3: + IC(0.628 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X19_Y19_N21; Fanout = 1; REG Node = 'Debounce_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.000 ns) 4.163 ns Debounce_clock~clkctrl 4 COMB CLKCTRL_G15 121 " "Info: 4: + IC(1.520 ns) + CELL(0.000 ns) = 4.163 ns; Loc. = CLKCTRL_G15; Fanout = 121; COMB Node = 'Debounce_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { Debounce_clock Debounce_clock~clkctrl } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 5.429 ns crashA 5 REG LCFF_X26_Y21_N19 4 " "Info: 5: + IC(0.648 ns) + CELL(0.618 ns) = 5.429 ns; Loc. = LCFF_X26_Y21_N19; Fanout = 4; REG Node = 'crashA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { Debounce_clock~clkctrl crashA } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 24.50 % ) " "Info: Total cell delay = 1.330 ns ( 24.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.099 ns ( 75.50 % ) " "Info: Total interconnect delay = 4.099 ns ( 75.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl crashA } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.429 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} crashA {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.648ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.240 ns + Longest register pin " "Info: + Longest register to pin delay is 6.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns crashA 1 REG LCFF_X26_Y21_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y21_N19; Fanout = 4; REG Node = 'crashA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { crashA } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.053 ns) 1.609 ns Red_Data~0 2 COMB LCCOMB_X19_Y19_N22 2 " "Info: 2: + IC(1.556 ns) + CELL(0.053 ns) = 1.609 ns; Loc. = LCCOMB_X19_Y19_N22; Fanout = 2; COMB Node = 'Red_Data~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { crashA Red_Data~0 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.346 ns) 2.203 ns VGA_Red~0 3 COMB LCCOMB_X19_Y19_N18 1 " "Info: 3: + IC(0.248 ns) + CELL(0.346 ns) = 2.203 ns; Loc. = LCCOMB_X19_Y19_N18; Fanout = 1; COMB Node = 'VGA_Red~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { Red_Data~0 VGA_Red~0 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(1.988 ns) 6.240 ns VGA_Red 4 PIN PIN_W10 0 " "Info: 4: + IC(2.049 ns) + CELL(1.988 ns) = 6.240 ns; Loc. = PIN_W10; Fanout = 0; PIN Node = 'VGA_Red'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.037 ns" { VGA_Red~0 VGA_Red } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.387 ns ( 38.25 % ) " "Info: Total cell delay = 2.387 ns ( 38.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.853 ns ( 61.75 % ) " "Info: Total interconnect delay = 3.853 ns ( 61.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.240 ns" { crashA Red_Data~0 VGA_Red~0 VGA_Red } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.240 ns" { crashA {} Red_Data~0 {} VGA_Red~0 {} VGA_Red {} } { 0.000ns 1.556ns 0.248ns 2.049ns } { 0.000ns 0.053ns 0.346ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl crashA } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.429 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} crashA {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.648ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.240 ns" { crashA Red_Data~0 VGA_Red~0 VGA_Red } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.240 ns" { crashA {} Red_Data~0 {} VGA_Red~0 {} VGA_Red {} } { 0.000ns 1.556ns 0.248ns 2.049ns } { 0.000ns 0.053ns 0.346ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PBSWITCH_7_sync PBSWITCH_7 Clock_50Mhz -1.493 ns register " "Info: th for register \"PBSWITCH_7_sync\" (data pin = \"PBSWITCH_7\", clock pin = \"Clock_50Mhz\") is -1.493 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_50Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.230 ns + " "Info: + Offset between input clock \"Clock_50Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.230 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 40 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 5.436 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 5.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.712 ns) 2.643 ns Debounce_clock 3 REG LCFF_X19_Y19_N21 1 " "Info: 3: + IC(0.628 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X19_Y19_N21; Fanout = 1; REG Node = 'Debounce_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.000 ns) 4.163 ns Debounce_clock~clkctrl 4 COMB CLKCTRL_G15 121 " "Info: 4: + IC(1.520 ns) + CELL(0.000 ns) = 4.163 ns; Loc. = CLKCTRL_G15; Fanout = 121; COMB Node = 'Debounce_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { Debounce_clock Debounce_clock~clkctrl } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 5.436 ns PBSWITCH_7_sync 5 REG LCFF_X25_Y23_N1 1 " "Info: 5: + IC(0.655 ns) + CELL(0.618 ns) = 5.436 ns; Loc. = LCFF_X25_Y23_N1; Fanout = 1; REG Node = 'PBSWITCH_7_sync'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { Debounce_clock~clkctrl PBSWITCH_7_sync } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 24.47 % ) " "Info: Total cell delay = 1.330 ns ( 24.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.106 ns ( 75.53 % ) " "Info: Total interconnect delay = 4.106 ns ( 75.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.436 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl PBSWITCH_7_sync } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.436 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} PBSWITCH_7_sync {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.655ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 153 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.848 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns PBSWITCH_7 1 PIN PIN_A10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_A10; Fanout = 1; PIN Node = 'PBSWITCH_7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBSWITCH_7 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.767 ns) + CELL(0.154 ns) 4.693 ns PBSWITCH_7_sync~0 2 COMB LCCOMB_X25_Y23_N0 1 " "Info: 2: + IC(3.767 ns) + CELL(0.154 ns) = 4.693 ns; Loc. = LCCOMB_X25_Y23_N0; Fanout = 1; COMB Node = 'PBSWITCH_7_sync~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.921 ns" { PBSWITCH_7 PBSWITCH_7_sync~0 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.848 ns PBSWITCH_7_sync 3 REG LCFF_X25_Y23_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.848 ns; Loc. = LCFF_X25_Y23_N1; Fanout = 1; REG Node = 'PBSWITCH_7_sync'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { PBSWITCH_7_sync~0 PBSWITCH_7_sync } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.081 ns ( 22.30 % ) " "Info: Total cell delay = 1.081 ns ( 22.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.767 ns ( 77.70 % ) " "Info: Total interconnect delay = 3.767 ns ( 77.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { PBSWITCH_7 PBSWITCH_7_sync~0 PBSWITCH_7_sync } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.848 ns" { PBSWITCH_7 {} PBSWITCH_7~combout {} PBSWITCH_7_sync~0 {} PBSWITCH_7_sync {} } { 0.000ns 0.000ns 3.767ns 0.000ns } { 0.000ns 0.772ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.436 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl PBSWITCH_7_sync } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.436 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} PBSWITCH_7_sync {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.655ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { PBSWITCH_7 PBSWITCH_7_sync~0 PBSWITCH_7_sync } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.848 ns" { PBSWITCH_7 {} PBSWITCH_7~combout {} PBSWITCH_7_sync~0 {} PBSWITCH_7_sync {} } { 0.000ns 0.000ns 3.767ns 0.000ns } { 0.000ns 0.772ns 0.154ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 03 13:41:56 2018 " "Info: Processing ended: Tue Apr 03 13:41:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Info: Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
