{
  "module_name": "drxd_firm.h",
  "hash_id": "5ab48b48feb2cdb56fdd4804fdef8e7d2658a8fd6a9caf0dea77588dab7a616c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/drxd_firm.h",
  "human_readable_source": " \n \n\n#ifndef _DRXD_FIRM_H_\n#define _DRXD_FIRM_H_\n\n#include <linux/types.h>\n#include \"drxd_map_firm.h\"\n\n#define VERSION_MAJOR 1\n#define VERSION_MINOR 4\n#define VERSION_PATCH 23\n\n#define HI_TR_FUNC_ADDR HI_IF_RAM_USR_BEGIN__A\n\n#define DRXD_MAX_RETRIES (1000)\n#define HI_I2C_DELAY     84\n#define HI_I2C_BRIDGE_DELAY   750\n\n#define EQ_TD_TPS_PWR_UNKNOWN          0x00C0\t \n#define EQ_TD_TPS_PWR_QPSK             0x016a\n#define EQ_TD_TPS_PWR_QAM16_ALPHAN     0x0195\n#define EQ_TD_TPS_PWR_QAM16_ALPHA1     0x0195\n#define EQ_TD_TPS_PWR_QAM16_ALPHA2     0x011E\n#define EQ_TD_TPS_PWR_QAM16_ALPHA4     0x01CE\n#define EQ_TD_TPS_PWR_QAM64_ALPHAN     0x019F\n#define EQ_TD_TPS_PWR_QAM64_ALPHA1     0x019F\n#define EQ_TD_TPS_PWR_QAM64_ALPHA2     0x00F8\n#define EQ_TD_TPS_PWR_QAM64_ALPHA4     0x014D\n\n#define DRXD_DEF_AG_PWD_CONSUMER 0x000E\n#define DRXD_DEF_AG_PWD_PRO 0x0000\n#define DRXD_DEF_AG_AGC_SIO 0x0000\n\n#define DRXD_FE_CTRL_MAX 1023\n\n#define DRXD_OSCDEV_DO_SCAN  (16)\n\n#define DRXD_OSCDEV_DONT_SCAN  (0)\n\n#define DRXD_OSCDEV_STEP  (275)\n\n#define DRXD_SCAN_TIMEOUT    (650)\n\n#define DRXD_BANDWIDTH_8MHZ_IN_HZ  (0x8B8249L)\n#define DRXD_BANDWIDTH_7MHZ_IN_HZ  (0x7A1200L)\n#define DRXD_BANDWIDTH_6MHZ_IN_HZ  (0x68A1B6L)\n\n#define IRLEN_COARSE_8K       (10)\n#define IRLEN_FINE_8K         (10)\n#define IRLEN_COARSE_2K       (7)\n#define IRLEN_FINE_2K         (9)\n#define DIFF_INVALID          (511)\n#define DIFF_TARGET           (4)\n#define DIFF_MARGIN           (1)\n\nextern u8 DRXD_InitAtomicRead[];\nextern u8 DRXD_HiI2cPatch_1[];\nextern u8 DRXD_HiI2cPatch_3[];\n\nextern u8 DRXD_InitSC[];\n\nextern u8 DRXD_ResetCEFR[];\nextern u8 DRXD_InitFEA2_1[];\nextern u8 DRXD_InitFEA2_2[];\nextern u8 DRXD_InitCPA2[];\nextern u8 DRXD_InitCEA2[];\nextern u8 DRXD_InitEQA2[];\nextern u8 DRXD_InitECA2[];\nextern u8 DRXD_ResetECA2[];\nextern u8 DRXD_ResetECRAM[];\n\nextern u8 DRXD_A2_microcode[];\nextern u32 DRXD_A2_microcode_length;\n\nextern u8 DRXD_InitFEB1_1[];\nextern u8 DRXD_InitFEB1_2[];\nextern u8 DRXD_InitCPB1[];\nextern u8 DRXD_InitCEB1[];\nextern u8 DRXD_InitEQB1[];\nextern u8 DRXD_InitECB1[];\n\nextern u8 DRXD_InitDiversityFront[];\nextern u8 DRXD_InitDiversityEnd[];\nextern u8 DRXD_DisableDiversity[];\nextern u8 DRXD_StartDiversityFront[];\nextern u8 DRXD_StartDiversityEnd[];\n\nextern u8 DRXD_DiversityDelay8MHZ[];\nextern u8 DRXD_DiversityDelay6MHZ[];\n\nextern u8 DRXD_B1_microcode[];\nextern u32 DRXD_B1_microcode_length;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}