$date
	Sun Jul 13 12:12:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! x [3:0] $end
$var reg 1 " in $end
$var reg 2 # sel [1:0] $end
$scope module dut $end
$var wire 1 " in $end
$var wire 2 $ sel [1:0] $end
$var wire 4 % x [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 %
b1 $
b1 #
1"
b10 !
$end
#10
b0 !
b0 %
0"
#20
b1 !
b1 %
b0 #
b0 $
1"
#30
b0 !
b0 %
0"
#40
b1000 !
b1000 %
b11 #
b11 $
1"
#60
b1 !
b1 %
b0 #
b0 $
#70
b100 !
b100 %
b10 #
b10 $
#80
b0 !
b0 %
b1 #
b1 $
0"
#90
b10 !
b10 %
1"
#100
