// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_dense1_fix_Pipeline_Dense1_Loop29 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_0_address0,
        m_0_ce0,
        m_0_q0,
        m_0_address1,
        m_0_ce1,
        m_0_q1,
        num_V_704_out,
        num_V_704_out_ap_vld,
        grp_fu_1868_p_din0,
        grp_fu_1868_p_din1,
        grp_fu_1868_p_dout0,
        grp_fu_1868_p_ce,
        grp_fu_1876_p_din0,
        grp_fu_1876_p_din1,
        grp_fu_1876_p_dout0,
        grp_fu_1876_p_ce,
        grp_fu_1880_p_din0,
        grp_fu_1880_p_din1,
        grp_fu_1880_p_dout0,
        grp_fu_1880_p_ce,
        grp_fu_1896_p_din0,
        grp_fu_1896_p_din1,
        grp_fu_1896_p_dout0,
        grp_fu_1896_p_ce,
        grp_fu_1884_p_din0,
        grp_fu_1884_p_din1,
        grp_fu_1884_p_dout0,
        grp_fu_1884_p_ce,
        grp_fu_1872_p_din0,
        grp_fu_1872_p_din1,
        grp_fu_1872_p_dout0,
        grp_fu_1872_p_ce,
        grp_fu_1888_p_din0,
        grp_fu_1888_p_din1,
        grp_fu_1888_p_dout0,
        grp_fu_1888_p_ce,
        grp_fu_1892_p_din0,
        grp_fu_1892_p_din1,
        grp_fu_1892_p_dout0,
        grp_fu_1892_p_ce,
        grp_fu_1916_p_din0,
        grp_fu_1916_p_din1,
        grp_fu_1916_p_dout0,
        grp_fu_1916_p_ce,
        grp_fu_1904_p_din0,
        grp_fu_1904_p_din1,
        grp_fu_1904_p_dout0,
        grp_fu_1904_p_ce,
        grp_fu_1972_p_din0,
        grp_fu_1972_p_din1,
        grp_fu_1972_p_dout0,
        grp_fu_1972_p_ce,
        grp_fu_2004_p_din0,
        grp_fu_2004_p_din1,
        grp_fu_2004_p_dout0,
        grp_fu_2004_p_ce,
        grp_fu_2008_p_din0,
        grp_fu_2008_p_din1,
        grp_fu_2008_p_dout0,
        grp_fu_2008_p_ce,
        grp_fu_2012_p_din0,
        grp_fu_2012_p_din1,
        grp_fu_2012_p_dout0,
        grp_fu_2012_p_ce,
        grp_fu_2016_p_din0,
        grp_fu_2016_p_din1,
        grp_fu_2016_p_dout0,
        grp_fu_2016_p_ce,
        grp_fu_1900_p_din0,
        grp_fu_1900_p_din1,
        grp_fu_1900_p_dout0,
        grp_fu_1900_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] m_0_address0;
output   m_0_ce0;
input  [34:0] m_0_q0;
output  [7:0] m_0_address1;
output   m_0_ce1;
input  [34:0] m_0_q1;
output  [35:0] num_V_704_out;
output   num_V_704_out_ap_vld;
output  [19:0] grp_fu_1868_p_din0;
output  [34:0] grp_fu_1868_p_din1;
input  [53:0] grp_fu_1868_p_dout0;
output   grp_fu_1868_p_ce;
output  [18:0] grp_fu_1876_p_din0;
output  [34:0] grp_fu_1876_p_din1;
input  [53:0] grp_fu_1876_p_dout0;
output   grp_fu_1876_p_ce;
output  [18:0] grp_fu_1880_p_din0;
output  [34:0] grp_fu_1880_p_din1;
input  [53:0] grp_fu_1880_p_dout0;
output   grp_fu_1880_p_ce;
output  [19:0] grp_fu_1896_p_din0;
output  [34:0] grp_fu_1896_p_din1;
input  [54:0] grp_fu_1896_p_dout0;
output   grp_fu_1896_p_ce;
output  [18:0] grp_fu_1884_p_din0;
output  [34:0] grp_fu_1884_p_din1;
input  [53:0] grp_fu_1884_p_dout0;
output   grp_fu_1884_p_ce;
output  [17:0] grp_fu_1872_p_din0;
output  [34:0] grp_fu_1872_p_din1;
input  [52:0] grp_fu_1872_p_dout0;
output   grp_fu_1872_p_ce;
output  [18:0] grp_fu_1888_p_din0;
output  [34:0] grp_fu_1888_p_din1;
input  [53:0] grp_fu_1888_p_dout0;
output   grp_fu_1888_p_ce;
output  [17:0] grp_fu_1892_p_din0;
output  [34:0] grp_fu_1892_p_din1;
input  [52:0] grp_fu_1892_p_dout0;
output   grp_fu_1892_p_ce;
output  [18:0] grp_fu_1916_p_din0;
output  [34:0] grp_fu_1916_p_din1;
input  [53:0] grp_fu_1916_p_dout0;
output   grp_fu_1916_p_ce;
output  [19:0] grp_fu_1904_p_din0;
output  [34:0] grp_fu_1904_p_din1;
input  [54:0] grp_fu_1904_p_dout0;
output   grp_fu_1904_p_ce;
output  [18:0] grp_fu_1972_p_din0;
output  [34:0] grp_fu_1972_p_din1;
input  [53:0] grp_fu_1972_p_dout0;
output   grp_fu_1972_p_ce;
output  [18:0] grp_fu_2004_p_din0;
output  [34:0] grp_fu_2004_p_din1;
input  [53:0] grp_fu_2004_p_dout0;
output   grp_fu_2004_p_ce;
output  [18:0] grp_fu_2008_p_din0;
output  [34:0] grp_fu_2008_p_din1;
input  [53:0] grp_fu_2008_p_dout0;
output   grp_fu_2008_p_ce;
output  [18:0] grp_fu_2012_p_din0;
output  [34:0] grp_fu_2012_p_din1;
input  [53:0] grp_fu_2012_p_dout0;
output   grp_fu_2012_p_ce;
output  [18:0] grp_fu_2016_p_din0;
output  [34:0] grp_fu_2016_p_din1;
input  [53:0] grp_fu_2016_p_dout0;
output   grp_fu_2016_p_ce;
output  [17:0] grp_fu_1900_p_din0;
output  [34:0] grp_fu_1900_p_din1;
input  [52:0] grp_fu_1900_p_dout0;
output   grp_fu_1900_p_ce;

reg ap_idle;
reg[7:0] m_0_address0;
reg m_0_ce0;
reg[7:0] m_0_address1;
reg m_0_ce1;
reg num_V_704_out_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln285_reg_2131;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire   [3:0] firstDense_f_V_5_0_address0;
reg    firstDense_f_V_5_0_ce0;
wire   [18:0] firstDense_f_V_5_0_q0;
wire   [3:0] firstDense_f_V_5_1_address0;
reg    firstDense_f_V_5_1_ce0;
wire   [18:0] firstDense_f_V_5_1_q0;
wire   [3:0] firstDense_f_V_5_2_address0;
reg    firstDense_f_V_5_2_ce0;
wire   [18:0] firstDense_f_V_5_2_q0;
wire   [3:0] firstDense_f_V_5_3_address0;
reg    firstDense_f_V_5_3_ce0;
wire   [19:0] firstDense_f_V_5_3_q0;
wire   [3:0] firstDense_f_V_5_4_address0;
reg    firstDense_f_V_5_4_ce0;
wire   [18:0] firstDense_f_V_5_4_q0;
wire   [3:0] firstDense_f_V_5_5_address0;
reg    firstDense_f_V_5_5_ce0;
wire   [17:0] firstDense_f_V_5_5_q0;
wire   [3:0] firstDense_f_V_5_6_address0;
reg    firstDense_f_V_5_6_ce0;
wire   [18:0] firstDense_f_V_5_6_q0;
wire   [3:0] firstDense_f_V_5_7_address0;
reg    firstDense_f_V_5_7_ce0;
wire   [17:0] firstDense_f_V_5_7_q0;
wire   [3:0] firstDense_f_V_5_8_address0;
reg    firstDense_f_V_5_8_ce0;
wire   [18:0] firstDense_f_V_5_8_q0;
wire   [3:0] firstDense_f_V_5_9_address0;
reg    firstDense_f_V_5_9_ce0;
wire   [19:0] firstDense_f_V_5_9_q0;
wire   [3:0] firstDense_f_V_5_10_address0;
reg    firstDense_f_V_5_10_ce0;
wire   [18:0] firstDense_f_V_5_10_q0;
wire   [3:0] firstDense_f_V_5_11_address0;
reg    firstDense_f_V_5_11_ce0;
wire   [18:0] firstDense_f_V_5_11_q0;
wire   [3:0] firstDense_f_V_5_12_address0;
reg    firstDense_f_V_5_12_ce0;
wire   [18:0] firstDense_f_V_5_12_q0;
wire   [3:0] firstDense_f_V_5_13_address0;
reg    firstDense_f_V_5_13_ce0;
wire   [18:0] firstDense_f_V_5_13_q0;
wire   [3:0] firstDense_f_V_5_14_address0;
reg    firstDense_f_V_5_14_ce0;
wire   [18:0] firstDense_f_V_5_14_q0;
wire   [3:0] firstDense_f_V_5_15_address0;
reg    firstDense_f_V_5_15_ce0;
wire   [17:0] firstDense_f_V_5_15_q0;
reg   [34:0] reg_482;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [34:0] reg_486;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln285_fu_503_p2;
wire   [7:0] tmp_s_fu_535_p3;
reg   [7:0] tmp_s_reg_2135;
reg   [18:0] aux2_V_reg_2253;
reg   [18:0] aux2_V_1_reg_2258;
reg   [18:0] aux2_V_2_reg_2263;
reg   [19:0] aux2_V_3_reg_2268;
reg   [18:0] aux2_V_4_reg_2273;
reg   [17:0] aux2_V_5_reg_2278;
reg   [18:0] aux2_V_6_reg_2283;
reg   [17:0] aux2_V_7_reg_2288;
reg   [18:0] aux2_V_8_reg_2293;
reg   [19:0] aux2_V_9_reg_2298;
reg   [18:0] aux2_V_10_reg_2303;
reg   [18:0] aux2_V_11_reg_2308;
reg   [18:0] aux2_V_12_reg_2313;
reg   [18:0] aux2_V_13_reg_2318;
reg   [18:0] aux2_V_14_reg_2323;
reg   [17:0] aux2_V_15_reg_2328;
wire   [53:0] zext_ln1168_fu_624_p1;
wire  signed [53:0] sext_ln1171_fu_628_p1;
wire   [53:0] zext_ln1168_1_fu_637_p1;
wire  signed [53:0] sext_ln1171_16_fu_641_p1;
reg  signed [53:0] r_V_reg_2373;
wire   [17:0] trunc_ln727_fu_678_p1;
reg   [17:0] trunc_ln727_reg_2379;
reg  signed [53:0] r_V_32_reg_2384;
wire   [17:0] trunc_ln727_16_fu_682_p1;
reg   [17:0] trunc_ln727_16_reg_2390;
wire   [53:0] zext_ln1168_2_fu_686_p1;
wire  signed [53:0] sext_ln1171_17_fu_690_p1;
wire   [54:0] zext_ln1168_3_fu_699_p1;
wire  signed [54:0] sext_ln1171_18_fu_703_p1;
wire   [35:0] num_V_2_fu_806_p2;
reg   [35:0] num_V_2_reg_2425;
wire   [0:0] r_1_fu_812_p2;
reg   [0:0] r_1_reg_2430;
reg  signed [53:0] r_V_33_reg_2435;
wire   [17:0] trunc_ln727_17_fu_817_p1;
reg   [17:0] trunc_ln727_17_reg_2441;
reg   [54:0] r_V_34_reg_2446;
wire   [17:0] trunc_ln727_18_fu_821_p1;
reg   [17:0] trunc_ln727_18_reg_2451;
wire   [53:0] zext_ln1168_4_fu_825_p1;
wire  signed [53:0] sext_ln1171_19_fu_829_p1;
wire   [52:0] zext_ln1168_5_fu_838_p1;
wire  signed [52:0] sext_ln1171_20_fu_842_p1;
wire   [35:0] num_V_4_fu_935_p2;
reg   [35:0] num_V_4_reg_2486;
wire   [0:0] r_2_fu_941_p2;
reg   [0:0] r_2_reg_2491;
wire   [0:0] r_3_fu_946_p2;
reg   [0:0] r_3_reg_2496;
reg  signed [53:0] r_V_35_reg_2501;
wire   [17:0] trunc_ln727_19_fu_951_p1;
reg   [17:0] trunc_ln727_19_reg_2507;
reg  signed [52:0] r_V_36_reg_2512;
wire   [17:0] trunc_ln727_20_fu_955_p1;
reg   [17:0] trunc_ln727_20_reg_2518;
wire   [53:0] zext_ln1168_6_fu_959_p1;
wire  signed [53:0] sext_ln1171_21_fu_963_p1;
wire   [52:0] zext_ln1168_7_fu_972_p1;
wire  signed [52:0] sext_ln1171_22_fu_976_p1;
wire   [35:0] num_V_6_fu_1069_p2;
reg   [35:0] num_V_6_reg_2553;
wire   [0:0] r_4_fu_1075_p2;
reg   [0:0] r_4_reg_2558;
wire   [0:0] r_5_fu_1080_p2;
reg   [0:0] r_5_reg_2563;
reg  signed [53:0] r_V_37_reg_2568;
wire   [17:0] trunc_ln727_21_fu_1085_p1;
reg   [17:0] trunc_ln727_21_reg_2574;
reg  signed [52:0] r_V_38_reg_2579;
wire   [17:0] trunc_ln727_22_fu_1089_p1;
reg   [17:0] trunc_ln727_22_reg_2585;
wire   [53:0] zext_ln1168_8_fu_1093_p1;
wire  signed [53:0] sext_ln1171_23_fu_1097_p1;
wire   [54:0] zext_ln1168_9_fu_1106_p1;
wire  signed [54:0] sext_ln1171_24_fu_1110_p1;
wire   [35:0] num_V_8_fu_1200_p2;
reg   [35:0] num_V_8_reg_2620;
wire   [0:0] r_6_fu_1206_p2;
reg   [0:0] r_6_reg_2625;
wire   [0:0] r_7_fu_1211_p2;
reg   [0:0] r_7_reg_2630;
reg  signed [53:0] r_V_39_reg_2635;
wire   [17:0] trunc_ln727_23_fu_1216_p1;
reg   [17:0] trunc_ln727_23_reg_2641;
reg   [54:0] r_V_40_reg_2646;
wire   [17:0] trunc_ln727_24_fu_1220_p1;
reg   [17:0] trunc_ln727_24_reg_2651;
wire   [53:0] zext_ln1168_10_fu_1224_p1;
wire  signed [53:0] sext_ln1171_25_fu_1228_p1;
wire   [53:0] zext_ln1168_11_fu_1237_p1;
wire  signed [53:0] sext_ln1171_26_fu_1241_p1;
wire   [35:0] num_V_10_fu_1306_p2;
reg   [35:0] num_V_10_reg_2676;
wire   [0:0] r_8_fu_1312_p2;
reg   [0:0] r_8_reg_2681;
wire   [0:0] r_9_fu_1317_p2;
reg   [0:0] r_9_reg_2686;
reg  signed [53:0] r_V_41_reg_2691;
wire   [17:0] trunc_ln727_25_fu_1322_p1;
reg   [17:0] trunc_ln727_25_reg_2697;
reg  signed [53:0] r_V_42_reg_2702;
wire   [17:0] trunc_ln727_26_fu_1326_p1;
reg   [17:0] trunc_ln727_26_reg_2708;
wire   [53:0] zext_ln1168_12_fu_1330_p1;
wire  signed [53:0] sext_ln1171_27_fu_1334_p1;
wire   [53:0] zext_ln1168_13_fu_1343_p1;
wire  signed [53:0] sext_ln1171_28_fu_1347_p1;
wire   [35:0] num_V_12_fu_1412_p2;
reg   [35:0] num_V_12_reg_2733;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] r_10_fu_1418_p2;
reg   [0:0] r_10_reg_2738;
wire   [0:0] r_11_fu_1423_p2;
reg   [0:0] r_11_reg_2743;
reg  signed [53:0] r_V_43_reg_2748;
wire   [17:0] trunc_ln727_27_fu_1428_p1;
reg   [17:0] trunc_ln727_27_reg_2754;
reg  signed [53:0] r_V_44_reg_2759;
wire   [17:0] trunc_ln727_28_fu_1432_p1;
reg   [17:0] trunc_ln727_28_reg_2765;
wire   [53:0] zext_ln1168_14_fu_1436_p1;
wire  signed [53:0] sext_ln1171_29_fu_1440_p1;
wire   [52:0] zext_ln1168_15_fu_1449_p1;
wire  signed [52:0] sext_ln1171_30_fu_1453_p1;
wire   [35:0] num_V_14_fu_1518_p2;
reg   [35:0] num_V_14_reg_2790;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] r_12_fu_1524_p2;
reg   [0:0] r_12_reg_2795;
wire   [0:0] r_13_fu_1529_p2;
reg   [0:0] r_13_reg_2800;
reg  signed [53:0] r_V_45_reg_2805;
wire   [17:0] trunc_ln727_29_fu_1534_p1;
reg   [17:0] trunc_ln727_29_reg_2811;
reg  signed [52:0] r_V_46_reg_2816;
wire   [17:0] trunc_ln727_30_fu_1538_p1;
reg   [17:0] trunc_ln727_30_reg_2822;
wire   [35:0] num_V_16_fu_1598_p2;
reg   [35:0] num_V_16_reg_2827;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [0:0] r_14_fu_1604_p2;
reg   [0:0] r_14_reg_2832;
wire   [0:0] r_15_fu_1609_p2;
reg   [0:0] r_15_reg_2837;
wire   [35:0] num_V_18_fu_1670_p2;
reg   [35:0] num_V_18_reg_2842;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [35:0] num_V_20_fu_1729_p2;
reg   [35:0] num_V_20_reg_2847;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [35:0] num_V_22_fu_1791_p2;
reg   [35:0] num_V_22_reg_2852;
wire    ap_block_pp0_stage14_11001;
wire   [35:0] num_V_24_fu_1853_p2;
reg   [35:0] num_V_24_reg_2857;
wire   [35:0] num_V_26_fu_1915_p2;
reg   [35:0] num_V_26_reg_2862;
wire   [35:0] num_V_28_fu_1977_p2;
reg   [35:0] num_V_28_reg_2867;
wire   [35:0] num_V_30_fu_2039_p2;
reg   [35:0] num_V_30_reg_2872;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln289_fu_543_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_16_fu_554_p3;
wire   [63:0] i_9_cast_fu_515_p1;
wire   [63:0] tmp_17_fu_573_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_18_fu_587_p3;
wire   [63:0] tmp_19_fu_601_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_20_fu_615_p3;
wire   [63:0] tmp_21_fu_655_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_22_fu_669_p3;
wire   [63:0] tmp_23_fu_720_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_24_fu_734_p3;
wire   [63:0] tmp_25_fu_856_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_26_fu_870_p3;
wire   [63:0] tmp_27_fu_990_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_28_fu_1004_p3;
wire   [63:0] tmp_29_fu_1124_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_30_fu_1138_p3;
reg   [35:0] lhs_fu_122;
wire   [35:0] num_V_fu_2101_p2;
reg   [35:0] ap_sig_allocacmp_lhs_load_1;
wire    ap_loop_init;
reg   [3:0] i_fu_126;
reg   [3:0] ap_sig_allocacmp_i_4;
wire   [3:0] add_ln285_fu_509_p2;
wire    ap_block_pp0_stage4_01001;
wire   [7:0] or_ln289_fu_548_p2;
wire   [7:0] or_ln289_1_fu_568_p2;
wire   [7:0] or_ln289_2_fu_582_p2;
wire   [7:0] or_ln289_3_fu_596_p2;
wire   [7:0] or_ln289_4_fu_610_p2;
wire   [7:0] or_ln289_5_fu_650_p2;
wire   [7:0] or_ln289_6_fu_664_p2;
wire   [7:0] or_ln289_7_fu_715_p2;
wire   [7:0] or_ln289_8_fu_729_p2;
wire   [54:0] lhs_1_fu_743_p3;
wire  signed [54:0] sext_ln1245_fu_751_p1;
wire   [54:0] ret_V_fu_754_p2;
wire   [0:0] p_Result_s_fu_770_p3;
wire   [0:0] r_fu_785_p2;
wire   [0:0] or_ln412_fu_790_p2;
wire   [0:0] p_Result_39_fu_778_p3;
wire   [0:0] and_ln412_fu_796_p2;
wire   [35:0] num_V_1_fu_760_p4;
wire   [35:0] zext_ln415_fu_802_p1;
wire   [7:0] or_ln289_9_fu_851_p2;
wire   [7:0] or_ln289_10_fu_865_p2;
wire   [54:0] lhs_3_fu_879_p3;
wire  signed [54:0] sext_ln1245_1_fu_886_p1;
wire   [54:0] ret_V_1_fu_889_p2;
wire   [0:0] p_Result_10_fu_905_p3;
wire   [0:0] or_ln412_16_fu_920_p2;
wire   [0:0] p_Result_40_fu_913_p3;
wire   [0:0] and_ln412_16_fu_925_p2;
wire   [35:0] num_V_3_fu_895_p4;
wire   [35:0] zext_ln415_16_fu_931_p1;
wire   [7:0] or_ln289_11_fu_985_p2;
wire   [7:0] or_ln289_12_fu_999_p2;
wire   [54:0] lhs_5_fu_1013_p3;
wire  signed [54:0] sext_ln1245_2_fu_1020_p1;
wire   [54:0] ret_V_2_fu_1023_p2;
wire   [0:0] p_Result_12_fu_1039_p3;
wire   [0:0] or_ln412_17_fu_1054_p2;
wire   [0:0] p_Result_41_fu_1047_p3;
wire   [0:0] and_ln412_17_fu_1059_p2;
wire   [35:0] num_V_5_fu_1029_p4;
wire   [35:0] zext_ln415_17_fu_1065_p1;
wire   [7:0] or_ln289_13_fu_1119_p2;
wire   [7:0] or_ln289_14_fu_1133_p2;
wire   [54:0] lhs_7_fu_1147_p3;
wire   [54:0] ret_V_3_fu_1154_p2;
wire   [0:0] p_Result_14_fu_1169_p3;
wire   [0:0] or_ln412_18_fu_1185_p2;
wire   [0:0] p_Result_42_fu_1177_p3;
wire   [0:0] and_ln412_18_fu_1190_p2;
wire   [35:0] num_V_7_fu_1159_p4;
wire   [35:0] zext_ln415_18_fu_1196_p1;
wire    ap_block_pp0_stage8;
wire   [54:0] lhs_9_fu_1250_p3;
wire  signed [54:0] sext_ln1245_3_fu_1257_p1;
wire   [54:0] ret_V_4_fu_1260_p2;
wire   [0:0] p_Result_16_fu_1276_p3;
wire   [0:0] or_ln412_19_fu_1291_p2;
wire   [0:0] p_Result_43_fu_1284_p3;
wire   [0:0] and_ln412_19_fu_1296_p2;
wire   [35:0] num_V_9_fu_1266_p4;
wire   [35:0] zext_ln415_19_fu_1302_p1;
wire    ap_block_pp0_stage9;
wire   [54:0] lhs_11_fu_1356_p3;
wire  signed [54:0] sext_ln1245_4_fu_1363_p1;
wire   [54:0] ret_V_5_fu_1366_p2;
wire   [0:0] p_Result_18_fu_1382_p3;
wire   [0:0] or_ln412_20_fu_1397_p2;
wire   [0:0] p_Result_44_fu_1390_p3;
wire   [0:0] and_ln412_20_fu_1402_p2;
wire   [35:0] num_V_11_fu_1372_p4;
wire   [35:0] zext_ln415_20_fu_1408_p1;
wire    ap_block_pp0_stage10;
wire   [54:0] lhs_13_fu_1462_p3;
wire  signed [54:0] sext_ln1245_5_fu_1469_p1;
wire   [54:0] ret_V_6_fu_1472_p2;
wire   [0:0] p_Result_20_fu_1488_p3;
wire   [0:0] or_ln412_21_fu_1503_p2;
wire   [0:0] p_Result_45_fu_1496_p3;
wire   [0:0] and_ln412_21_fu_1508_p2;
wire   [35:0] num_V_13_fu_1478_p4;
wire   [35:0] zext_ln415_21_fu_1514_p1;
wire    ap_block_pp0_stage11;
wire   [54:0] lhs_15_fu_1542_p3;
wire  signed [54:0] sext_ln1245_6_fu_1549_p1;
wire   [54:0] ret_V_7_fu_1552_p2;
wire   [0:0] p_Result_22_fu_1568_p3;
wire   [0:0] or_ln412_22_fu_1583_p2;
wire   [0:0] p_Result_46_fu_1576_p3;
wire   [0:0] and_ln412_22_fu_1588_p2;
wire   [35:0] num_V_15_fu_1558_p4;
wire   [35:0] zext_ln415_22_fu_1594_p1;
wire    ap_block_pp0_stage12;
wire   [54:0] lhs_17_fu_1614_p3;
wire  signed [54:0] sext_ln1245_7_fu_1621_p1;
wire   [54:0] ret_V_8_fu_1624_p2;
wire   [0:0] p_Result_24_fu_1640_p3;
wire   [0:0] or_ln412_23_fu_1655_p2;
wire   [0:0] p_Result_47_fu_1648_p3;
wire   [0:0] and_ln412_23_fu_1660_p2;
wire   [35:0] num_V_17_fu_1630_p4;
wire   [35:0] zext_ln415_23_fu_1666_p1;
wire    ap_block_pp0_stage13;
wire   [54:0] lhs_19_fu_1676_p3;
wire   [54:0] ret_V_9_fu_1683_p2;
wire   [0:0] p_Result_26_fu_1698_p3;
wire   [0:0] or_ln412_24_fu_1714_p2;
wire   [0:0] p_Result_48_fu_1706_p3;
wire   [0:0] and_ln412_24_fu_1719_p2;
wire   [35:0] num_V_19_fu_1688_p4;
wire   [35:0] zext_ln415_24_fu_1725_p1;
wire    ap_block_pp0_stage14;
wire   [54:0] lhs_21_fu_1735_p3;
wire  signed [54:0] sext_ln1245_8_fu_1742_p1;
wire   [54:0] ret_V_10_fu_1745_p2;
wire   [0:0] p_Result_28_fu_1761_p3;
wire   [0:0] or_ln412_25_fu_1776_p2;
wire   [0:0] p_Result_49_fu_1769_p3;
wire   [0:0] and_ln412_25_fu_1781_p2;
wire   [35:0] num_V_21_fu_1751_p4;
wire   [35:0] zext_ln415_25_fu_1787_p1;
wire   [54:0] lhs_23_fu_1797_p3;
wire  signed [54:0] sext_ln1245_9_fu_1804_p1;
wire   [54:0] ret_V_11_fu_1807_p2;
wire   [0:0] p_Result_30_fu_1823_p3;
wire   [0:0] or_ln412_26_fu_1838_p2;
wire   [0:0] p_Result_50_fu_1831_p3;
wire   [0:0] and_ln412_26_fu_1843_p2;
wire   [35:0] num_V_23_fu_1813_p4;
wire   [35:0] zext_ln415_26_fu_1849_p1;
wire   [54:0] lhs_25_fu_1859_p3;
wire  signed [54:0] sext_ln1245_10_fu_1866_p1;
wire   [54:0] ret_V_12_fu_1869_p2;
wire   [0:0] p_Result_32_fu_1885_p3;
wire   [0:0] or_ln412_27_fu_1900_p2;
wire   [0:0] p_Result_51_fu_1893_p3;
wire   [0:0] and_ln412_27_fu_1905_p2;
wire   [35:0] num_V_25_fu_1875_p4;
wire   [35:0] zext_ln415_27_fu_1911_p1;
wire   [54:0] lhs_27_fu_1921_p3;
wire  signed [54:0] sext_ln1245_11_fu_1928_p1;
wire   [54:0] ret_V_13_fu_1931_p2;
wire   [0:0] p_Result_34_fu_1947_p3;
wire   [0:0] or_ln412_28_fu_1962_p2;
wire   [0:0] p_Result_52_fu_1955_p3;
wire   [0:0] and_ln412_28_fu_1967_p2;
wire   [35:0] num_V_27_fu_1937_p4;
wire   [35:0] zext_ln415_28_fu_1973_p1;
wire   [54:0] lhs_29_fu_1983_p3;
wire  signed [54:0] sext_ln1245_12_fu_1990_p1;
wire   [54:0] ret_V_14_fu_1993_p2;
wire   [0:0] p_Result_36_fu_2009_p3;
wire   [0:0] or_ln412_29_fu_2024_p2;
wire   [0:0] p_Result_53_fu_2017_p3;
wire   [0:0] and_ln412_29_fu_2029_p2;
wire   [35:0] num_V_29_fu_1999_p4;
wire   [35:0] zext_ln415_29_fu_2035_p1;
wire   [54:0] lhs_31_fu_2045_p3;
wire  signed [54:0] sext_ln1245_13_fu_2052_p1;
wire   [54:0] ret_V_15_fu_2055_p2;
wire   [0:0] p_Result_38_fu_2071_p3;
wire   [0:0] or_ln412_30_fu_2086_p2;
wire   [0:0] p_Result_54_fu_2079_p3;
wire   [0:0] and_ln412_30_fu_2091_p2;
wire   [35:0] num_V_31_fu_2061_p4;
wire   [35:0] zext_ln415_30_fu_2097_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_0 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_0_address0),
    .ce0(firstDense_f_V_5_0_ce0),
    .q0(firstDense_f_V_5_0_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_1 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_1_address0),
    .ce0(firstDense_f_V_5_1_ce0),
    .q0(firstDense_f_V_5_1_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_2 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_2_address0),
    .ce0(firstDense_f_V_5_2_ce0),
    .q0(firstDense_f_V_5_2_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_3 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_3_address0),
    .ce0(firstDense_f_V_5_3_ce0),
    .q0(firstDense_f_V_5_3_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_4 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_4_address0),
    .ce0(firstDense_f_V_5_4_ce0),
    .q0(firstDense_f_V_5_4_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_5 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_5_address0),
    .ce0(firstDense_f_V_5_5_ce0),
    .q0(firstDense_f_V_5_5_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_6 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_6_address0),
    .ce0(firstDense_f_V_5_6_ce0),
    .q0(firstDense_f_V_5_6_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_7 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_7_address0),
    .ce0(firstDense_f_V_5_7_ce0),
    .q0(firstDense_f_V_5_7_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_8 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_8_address0),
    .ce0(firstDense_f_V_5_8_ce0),
    .q0(firstDense_f_V_5_8_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_9 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_9_address0),
    .ce0(firstDense_f_V_5_9_ce0),
    .q0(firstDense_f_V_5_9_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_10 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_10_address0),
    .ce0(firstDense_f_V_5_10_ce0),
    .q0(firstDense_f_V_5_10_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_11 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_11_address0),
    .ce0(firstDense_f_V_5_11_ce0),
    .q0(firstDense_f_V_5_11_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_12 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_12_address0),
    .ce0(firstDense_f_V_5_12_ce0),
    .q0(firstDense_f_V_5_12_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_13 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_13_address0),
    .ce0(firstDense_f_V_5_13_ce0),
    .q0(firstDense_f_V_5_13_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_14 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_14_address0),
    .ce0(firstDense_f_V_5_14_ce0),
    .q0(firstDense_f_V_5_14_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop29_firstDense_f_V_5_15 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_5_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_5_15_address0),
    .ce0(firstDense_f_V_5_15_ce0),
    .q0(firstDense_f_V_5_15_q0)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_503_p2 == 1'd0))) begin
            i_fu_126 <= add_ln285_fu_509_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_126 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_fu_122 <= 36'd680972;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        lhs_fu_122 <= num_V_fu_2101_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        aux2_V_10_reg_2303 <= firstDense_f_V_5_10_q0;
        aux2_V_11_reg_2308 <= firstDense_f_V_5_11_q0;
        aux2_V_12_reg_2313 <= firstDense_f_V_5_12_q0;
        aux2_V_13_reg_2318 <= firstDense_f_V_5_13_q0;
        aux2_V_14_reg_2323 <= firstDense_f_V_5_14_q0;
        aux2_V_15_reg_2328 <= firstDense_f_V_5_15_q0;
        aux2_V_1_reg_2258 <= firstDense_f_V_5_1_q0;
        aux2_V_2_reg_2263 <= firstDense_f_V_5_2_q0;
        aux2_V_3_reg_2268 <= firstDense_f_V_5_3_q0;
        aux2_V_4_reg_2273 <= firstDense_f_V_5_4_q0;
        aux2_V_5_reg_2278 <= firstDense_f_V_5_5_q0;
        aux2_V_6_reg_2283 <= firstDense_f_V_5_6_q0;
        aux2_V_7_reg_2288 <= firstDense_f_V_5_7_q0;
        aux2_V_8_reg_2293 <= firstDense_f_V_5_8_q0;
        aux2_V_9_reg_2298 <= firstDense_f_V_5_9_q0;
        aux2_V_reg_2253 <= firstDense_f_V_5_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_2131 <= icmp_ln285_fu_503_p2;
        num_V_24_reg_2857 <= num_V_24_fu_1853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        num_V_10_reg_2676 <= num_V_10_fu_1306_p2;
        r_8_reg_2681 <= r_8_fu_1312_p2;
        r_9_reg_2686 <= r_9_fu_1317_p2;
        r_V_41_reg_2691 <= grp_fu_1972_p_dout0;
        r_V_42_reg_2702 <= grp_fu_2004_p_dout0;
        trunc_ln727_25_reg_2697 <= trunc_ln727_25_fu_1322_p1;
        trunc_ln727_26_reg_2708 <= trunc_ln727_26_fu_1326_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        num_V_12_reg_2733 <= num_V_12_fu_1412_p2;
        r_10_reg_2738 <= r_10_fu_1418_p2;
        r_11_reg_2743 <= r_11_fu_1423_p2;
        r_V_43_reg_2748 <= grp_fu_2008_p_dout0;
        r_V_44_reg_2759 <= grp_fu_2012_p_dout0;
        trunc_ln727_27_reg_2754 <= trunc_ln727_27_fu_1428_p1;
        trunc_ln727_28_reg_2765 <= trunc_ln727_28_fu_1432_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        num_V_14_reg_2790 <= num_V_14_fu_1518_p2;
        r_12_reg_2795 <= r_12_fu_1524_p2;
        r_13_reg_2800 <= r_13_fu_1529_p2;
        r_V_45_reg_2805 <= grp_fu_2016_p_dout0;
        r_V_46_reg_2816 <= grp_fu_1900_p_dout0;
        trunc_ln727_29_reg_2811 <= trunc_ln727_29_fu_1534_p1;
        trunc_ln727_30_reg_2822 <= trunc_ln727_30_fu_1538_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        num_V_16_reg_2827 <= num_V_16_fu_1598_p2;
        r_14_reg_2832 <= r_14_fu_1604_p2;
        r_15_reg_2837 <= r_15_fu_1609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        num_V_18_reg_2842 <= num_V_18_fu_1670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        num_V_20_reg_2847 <= num_V_20_fu_1729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        num_V_22_reg_2852 <= num_V_22_fu_1791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_V_26_reg_2862 <= num_V_26_fu_1915_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        num_V_28_reg_2867 <= num_V_28_fu_1977_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_2_reg_2425 <= num_V_2_fu_806_p2;
        r_1_reg_2430 <= r_1_fu_812_p2;
        r_V_33_reg_2435 <= grp_fu_1880_p_dout0;
        r_V_34_reg_2446 <= grp_fu_1896_p_dout0;
        trunc_ln727_17_reg_2441 <= trunc_ln727_17_fu_817_p1;
        trunc_ln727_18_reg_2451 <= trunc_ln727_18_fu_821_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        num_V_30_reg_2872 <= num_V_30_fu_2039_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        num_V_4_reg_2486 <= num_V_4_fu_935_p2;
        r_2_reg_2491 <= r_2_fu_941_p2;
        r_3_reg_2496 <= r_3_fu_946_p2;
        r_V_35_reg_2501 <= grp_fu_1884_p_dout0;
        r_V_36_reg_2512 <= grp_fu_1872_p_dout0;
        trunc_ln727_19_reg_2507 <= trunc_ln727_19_fu_951_p1;
        trunc_ln727_20_reg_2518 <= trunc_ln727_20_fu_955_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        num_V_6_reg_2553 <= num_V_6_fu_1069_p2;
        r_4_reg_2558 <= r_4_fu_1075_p2;
        r_5_reg_2563 <= r_5_fu_1080_p2;
        r_V_37_reg_2568 <= grp_fu_1888_p_dout0;
        r_V_38_reg_2579 <= grp_fu_1892_p_dout0;
        trunc_ln727_21_reg_2574 <= trunc_ln727_21_fu_1085_p1;
        trunc_ln727_22_reg_2585 <= trunc_ln727_22_fu_1089_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        num_V_8_reg_2620 <= num_V_8_fu_1200_p2;
        r_6_reg_2625 <= r_6_fu_1206_p2;
        r_7_reg_2630 <= r_7_fu_1211_p2;
        r_V_39_reg_2635 <= grp_fu_1916_p_dout0;
        r_V_40_reg_2646 <= grp_fu_1904_p_dout0;
        trunc_ln727_23_reg_2641 <= trunc_ln727_23_fu_1216_p1;
        trunc_ln727_24_reg_2651 <= trunc_ln727_24_fu_1220_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        r_V_32_reg_2384 <= grp_fu_1876_p_dout0;
        r_V_reg_2373 <= grp_fu_1868_p_dout0;
        trunc_ln727_16_reg_2390 <= trunc_ln727_16_fu_682_p1;
        trunc_ln727_reg_2379 <= trunc_ln727_fu_678_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln285_reg_2131 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_482 <= m_0_q1;
        reg_486 <= m_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_503_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_2135[7 : 4] <= tmp_s_fu_535_p3[7 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2131 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_4 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_4 = i_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_lhs_load_1 = num_V_fu_2101_p2;
    end else begin
        ap_sig_allocacmp_lhs_load_1 = lhs_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_0_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_10_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_11_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_12_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_13_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_14_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_15_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_1_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_2_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_3_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_4_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_5_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_6_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_7_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_8_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_5_9_ce0 = 1'b1;
    end else begin
        firstDense_f_V_5_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address0 = tmp_30_fu_1138_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address0 = tmp_28_fu_1004_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address0 = tmp_26_fu_870_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address0 = tmp_24_fu_734_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address0 = tmp_22_fu_669_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address0 = tmp_20_fu_615_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address0 = tmp_18_fu_587_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address0 = tmp_16_fu_554_p3;
        end else begin
            m_0_address0 = 'bx;
        end
    end else begin
        m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address1 = tmp_29_fu_1124_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address1 = tmp_27_fu_990_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address1 = tmp_25_fu_856_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address1 = tmp_23_fu_720_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address1 = tmp_21_fu_655_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address1 = tmp_19_fu_601_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address1 = tmp_17_fu_573_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address1 = zext_ln289_fu_543_p1;
        end else begin
            m_0_address1 = 'bx;
        end
    end else begin
        m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce0 = 1'b1;
    end else begin
        m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce1 = 1'b1;
    end else begin
        m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2131 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_704_out_ap_vld = 1'b1;
    end else begin
        num_V_704_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_509_p2 = (ap_sig_allocacmp_i_4 + 4'd1);

assign and_ln412_16_fu_925_p2 = (p_Result_40_fu_913_p3 & or_ln412_16_fu_920_p2);

assign and_ln412_17_fu_1059_p2 = (p_Result_41_fu_1047_p3 & or_ln412_17_fu_1054_p2);

assign and_ln412_18_fu_1190_p2 = (p_Result_42_fu_1177_p3 & or_ln412_18_fu_1185_p2);

assign and_ln412_19_fu_1296_p2 = (p_Result_43_fu_1284_p3 & or_ln412_19_fu_1291_p2);

assign and_ln412_20_fu_1402_p2 = (p_Result_44_fu_1390_p3 & or_ln412_20_fu_1397_p2);

assign and_ln412_21_fu_1508_p2 = (p_Result_45_fu_1496_p3 & or_ln412_21_fu_1503_p2);

assign and_ln412_22_fu_1588_p2 = (p_Result_46_fu_1576_p3 & or_ln412_22_fu_1583_p2);

assign and_ln412_23_fu_1660_p2 = (p_Result_47_fu_1648_p3 & or_ln412_23_fu_1655_p2);

assign and_ln412_24_fu_1719_p2 = (p_Result_48_fu_1706_p3 & or_ln412_24_fu_1714_p2);

assign and_ln412_25_fu_1781_p2 = (p_Result_49_fu_1769_p3 & or_ln412_25_fu_1776_p2);

assign and_ln412_26_fu_1843_p2 = (p_Result_50_fu_1831_p3 & or_ln412_26_fu_1838_p2);

assign and_ln412_27_fu_1905_p2 = (p_Result_51_fu_1893_p3 & or_ln412_27_fu_1900_p2);

assign and_ln412_28_fu_1967_p2 = (p_Result_52_fu_1955_p3 & or_ln412_28_fu_1962_p2);

assign and_ln412_29_fu_2029_p2 = (p_Result_53_fu_2017_p3 & or_ln412_29_fu_2024_p2);

assign and_ln412_30_fu_2091_p2 = (p_Result_54_fu_2079_p3 & or_ln412_30_fu_2086_p2);

assign and_ln412_fu_796_p2 = (p_Result_39_fu_778_p3 & or_ln412_fu_790_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign firstDense_f_V_5_0_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_10_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_11_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_12_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_13_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_14_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_15_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_1_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_2_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_3_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_4_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_5_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_6_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_7_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_8_address0 = i_9_cast_fu_515_p1;

assign firstDense_f_V_5_9_address0 = i_9_cast_fu_515_p1;

assign grp_fu_1868_p_ce = 1'b1;

assign grp_fu_1868_p_din0 = sext_ln1171_fu_628_p1;

assign grp_fu_1868_p_din1 = zext_ln1168_fu_624_p1;

assign grp_fu_1872_p_ce = 1'b1;

assign grp_fu_1872_p_din0 = sext_ln1171_20_fu_842_p1;

assign grp_fu_1872_p_din1 = zext_ln1168_5_fu_838_p1;

assign grp_fu_1876_p_ce = 1'b1;

assign grp_fu_1876_p_din0 = sext_ln1171_16_fu_641_p1;

assign grp_fu_1876_p_din1 = zext_ln1168_1_fu_637_p1;

assign grp_fu_1880_p_ce = 1'b1;

assign grp_fu_1880_p_din0 = sext_ln1171_17_fu_690_p1;

assign grp_fu_1880_p_din1 = zext_ln1168_2_fu_686_p1;

assign grp_fu_1884_p_ce = 1'b1;

assign grp_fu_1884_p_din0 = sext_ln1171_19_fu_829_p1;

assign grp_fu_1884_p_din1 = zext_ln1168_4_fu_825_p1;

assign grp_fu_1888_p_ce = 1'b1;

assign grp_fu_1888_p_din0 = sext_ln1171_21_fu_963_p1;

assign grp_fu_1888_p_din1 = zext_ln1168_6_fu_959_p1;

assign grp_fu_1892_p_ce = 1'b1;

assign grp_fu_1892_p_din0 = sext_ln1171_22_fu_976_p1;

assign grp_fu_1892_p_din1 = zext_ln1168_7_fu_972_p1;

assign grp_fu_1896_p_ce = 1'b1;

assign grp_fu_1896_p_din0 = sext_ln1171_18_fu_703_p1;

assign grp_fu_1896_p_din1 = zext_ln1168_3_fu_699_p1;

assign grp_fu_1900_p_ce = 1'b1;

assign grp_fu_1900_p_din0 = sext_ln1171_30_fu_1453_p1;

assign grp_fu_1900_p_din1 = zext_ln1168_15_fu_1449_p1;

assign grp_fu_1904_p_ce = 1'b1;

assign grp_fu_1904_p_din0 = sext_ln1171_24_fu_1110_p1;

assign grp_fu_1904_p_din1 = zext_ln1168_9_fu_1106_p1;

assign grp_fu_1916_p_ce = 1'b1;

assign grp_fu_1916_p_din0 = sext_ln1171_23_fu_1097_p1;

assign grp_fu_1916_p_din1 = zext_ln1168_8_fu_1093_p1;

assign grp_fu_1972_p_ce = 1'b1;

assign grp_fu_1972_p_din0 = sext_ln1171_25_fu_1228_p1;

assign grp_fu_1972_p_din1 = zext_ln1168_10_fu_1224_p1;

assign grp_fu_2004_p_ce = 1'b1;

assign grp_fu_2004_p_din0 = sext_ln1171_26_fu_1241_p1;

assign grp_fu_2004_p_din1 = zext_ln1168_11_fu_1237_p1;

assign grp_fu_2008_p_ce = 1'b1;

assign grp_fu_2008_p_din0 = sext_ln1171_27_fu_1334_p1;

assign grp_fu_2008_p_din1 = zext_ln1168_12_fu_1330_p1;

assign grp_fu_2012_p_ce = 1'b1;

assign grp_fu_2012_p_din0 = sext_ln1171_28_fu_1347_p1;

assign grp_fu_2012_p_din1 = zext_ln1168_13_fu_1343_p1;

assign grp_fu_2016_p_ce = 1'b1;

assign grp_fu_2016_p_din0 = sext_ln1171_29_fu_1440_p1;

assign grp_fu_2016_p_din1 = zext_ln1168_14_fu_1436_p1;

assign i_9_cast_fu_515_p1 = ap_sig_allocacmp_i_4;

assign icmp_ln285_fu_503_p2 = ((ap_sig_allocacmp_i_4 == 4'd14) ? 1'b1 : 1'b0);

assign lhs_11_fu_1356_p3 = {{num_V_10_reg_2676}, {19'd0}};

assign lhs_13_fu_1462_p3 = {{num_V_12_reg_2733}, {19'd0}};

assign lhs_15_fu_1542_p3 = {{num_V_14_reg_2790}, {19'd0}};

assign lhs_17_fu_1614_p3 = {{num_V_16_reg_2827}, {19'd0}};

assign lhs_19_fu_1676_p3 = {{num_V_18_reg_2842}, {19'd0}};

assign lhs_1_fu_743_p3 = {{ap_sig_allocacmp_lhs_load_1}, {19'd0}};

assign lhs_21_fu_1735_p3 = {{num_V_20_reg_2847}, {19'd0}};

assign lhs_23_fu_1797_p3 = {{num_V_22_reg_2852}, {19'd0}};

assign lhs_25_fu_1859_p3 = {{num_V_24_reg_2857}, {19'd0}};

assign lhs_27_fu_1921_p3 = {{num_V_26_reg_2862}, {19'd0}};

assign lhs_29_fu_1983_p3 = {{num_V_28_reg_2867}, {19'd0}};

assign lhs_31_fu_2045_p3 = {{num_V_30_reg_2872}, {19'd0}};

assign lhs_3_fu_879_p3 = {{num_V_2_reg_2425}, {19'd0}};

assign lhs_5_fu_1013_p3 = {{num_V_4_reg_2486}, {19'd0}};

assign lhs_7_fu_1147_p3 = {{num_V_6_reg_2553}, {19'd0}};

assign lhs_9_fu_1250_p3 = {{num_V_8_reg_2620}, {19'd0}};

assign num_V_10_fu_1306_p2 = (num_V_9_fu_1266_p4 + zext_ln415_19_fu_1302_p1);

assign num_V_11_fu_1372_p4 = {{ret_V_5_fu_1366_p2[54:19]}};

assign num_V_12_fu_1412_p2 = (num_V_11_fu_1372_p4 + zext_ln415_20_fu_1408_p1);

assign num_V_13_fu_1478_p4 = {{ret_V_6_fu_1472_p2[54:19]}};

assign num_V_14_fu_1518_p2 = (num_V_13_fu_1478_p4 + zext_ln415_21_fu_1514_p1);

assign num_V_15_fu_1558_p4 = {{ret_V_7_fu_1552_p2[54:19]}};

assign num_V_16_fu_1598_p2 = (num_V_15_fu_1558_p4 + zext_ln415_22_fu_1594_p1);

assign num_V_17_fu_1630_p4 = {{ret_V_8_fu_1624_p2[54:19]}};

assign num_V_18_fu_1670_p2 = (num_V_17_fu_1630_p4 + zext_ln415_23_fu_1666_p1);

assign num_V_19_fu_1688_p4 = {{ret_V_9_fu_1683_p2[54:19]}};

assign num_V_1_fu_760_p4 = {{ret_V_fu_754_p2[54:19]}};

assign num_V_20_fu_1729_p2 = (num_V_19_fu_1688_p4 + zext_ln415_24_fu_1725_p1);

assign num_V_21_fu_1751_p4 = {{ret_V_10_fu_1745_p2[54:19]}};

assign num_V_22_fu_1791_p2 = (num_V_21_fu_1751_p4 + zext_ln415_25_fu_1787_p1);

assign num_V_23_fu_1813_p4 = {{ret_V_11_fu_1807_p2[54:19]}};

assign num_V_24_fu_1853_p2 = (num_V_23_fu_1813_p4 + zext_ln415_26_fu_1849_p1);

assign num_V_25_fu_1875_p4 = {{ret_V_12_fu_1869_p2[54:19]}};

assign num_V_26_fu_1915_p2 = (num_V_25_fu_1875_p4 + zext_ln415_27_fu_1911_p1);

assign num_V_27_fu_1937_p4 = {{ret_V_13_fu_1931_p2[54:19]}};

assign num_V_28_fu_1977_p2 = (num_V_27_fu_1937_p4 + zext_ln415_28_fu_1973_p1);

assign num_V_29_fu_1999_p4 = {{ret_V_14_fu_1993_p2[54:19]}};

assign num_V_2_fu_806_p2 = (num_V_1_fu_760_p4 + zext_ln415_fu_802_p1);

assign num_V_30_fu_2039_p2 = (num_V_29_fu_1999_p4 + zext_ln415_29_fu_2035_p1);

assign num_V_31_fu_2061_p4 = {{ret_V_15_fu_2055_p2[54:19]}};

assign num_V_3_fu_895_p4 = {{ret_V_1_fu_889_p2[54:19]}};

assign num_V_4_fu_935_p2 = (num_V_3_fu_895_p4 + zext_ln415_16_fu_931_p1);

assign num_V_5_fu_1029_p4 = {{ret_V_2_fu_1023_p2[54:19]}};

assign num_V_6_fu_1069_p2 = (num_V_5_fu_1029_p4 + zext_ln415_17_fu_1065_p1);

assign num_V_704_out = lhs_fu_122;

assign num_V_7_fu_1159_p4 = {{ret_V_3_fu_1154_p2[54:19]}};

assign num_V_8_fu_1200_p2 = (num_V_7_fu_1159_p4 + zext_ln415_18_fu_1196_p1);

assign num_V_9_fu_1266_p4 = {{ret_V_4_fu_1260_p2[54:19]}};

assign num_V_fu_2101_p2 = (num_V_31_fu_2061_p4 + zext_ln415_30_fu_2097_p1);

assign or_ln289_10_fu_865_p2 = (tmp_s_reg_2135 | 8'd11);

assign or_ln289_11_fu_985_p2 = (tmp_s_reg_2135 | 8'd12);

assign or_ln289_12_fu_999_p2 = (tmp_s_reg_2135 | 8'd13);

assign or_ln289_13_fu_1119_p2 = (tmp_s_reg_2135 | 8'd14);

assign or_ln289_14_fu_1133_p2 = (tmp_s_reg_2135 | 8'd15);

assign or_ln289_1_fu_568_p2 = (tmp_s_reg_2135 | 8'd2);

assign or_ln289_2_fu_582_p2 = (tmp_s_reg_2135 | 8'd3);

assign or_ln289_3_fu_596_p2 = (tmp_s_reg_2135 | 8'd4);

assign or_ln289_4_fu_610_p2 = (tmp_s_reg_2135 | 8'd5);

assign or_ln289_5_fu_650_p2 = (tmp_s_reg_2135 | 8'd6);

assign or_ln289_6_fu_664_p2 = (tmp_s_reg_2135 | 8'd7);

assign or_ln289_7_fu_715_p2 = (tmp_s_reg_2135 | 8'd8);

assign or_ln289_8_fu_729_p2 = (tmp_s_reg_2135 | 8'd9);

assign or_ln289_9_fu_851_p2 = (tmp_s_reg_2135 | 8'd10);

assign or_ln289_fu_548_p2 = (tmp_s_fu_535_p3 | 8'd1);

assign or_ln412_16_fu_920_p2 = (r_1_reg_2430 | p_Result_10_fu_905_p3);

assign or_ln412_17_fu_1054_p2 = (r_2_reg_2491 | p_Result_12_fu_1039_p3);

assign or_ln412_18_fu_1185_p2 = (r_3_reg_2496 | p_Result_14_fu_1169_p3);

assign or_ln412_19_fu_1291_p2 = (r_4_reg_2558 | p_Result_16_fu_1276_p3);

assign or_ln412_20_fu_1397_p2 = (r_5_reg_2563 | p_Result_18_fu_1382_p3);

assign or_ln412_21_fu_1503_p2 = (r_6_reg_2625 | p_Result_20_fu_1488_p3);

assign or_ln412_22_fu_1583_p2 = (r_7_reg_2630 | p_Result_22_fu_1568_p3);

assign or_ln412_23_fu_1655_p2 = (r_8_reg_2681 | p_Result_24_fu_1640_p3);

assign or_ln412_24_fu_1714_p2 = (r_9_reg_2686 | p_Result_26_fu_1698_p3);

assign or_ln412_25_fu_1776_p2 = (r_10_reg_2738 | p_Result_28_fu_1761_p3);

assign or_ln412_26_fu_1838_p2 = (r_11_reg_2743 | p_Result_30_fu_1823_p3);

assign or_ln412_27_fu_1900_p2 = (r_12_reg_2795 | p_Result_32_fu_1885_p3);

assign or_ln412_28_fu_1962_p2 = (r_13_reg_2800 | p_Result_34_fu_1947_p3);

assign or_ln412_29_fu_2024_p2 = (r_14_reg_2832 | p_Result_36_fu_2009_p3);

assign or_ln412_30_fu_2086_p2 = (r_15_reg_2837 | p_Result_38_fu_2071_p3);

assign or_ln412_fu_790_p2 = (r_fu_785_p2 | p_Result_s_fu_770_p3);

assign p_Result_10_fu_905_p3 = ret_V_1_fu_889_p2[32'd19];

assign p_Result_12_fu_1039_p3 = ret_V_2_fu_1023_p2[32'd19];

assign p_Result_14_fu_1169_p3 = ret_V_3_fu_1154_p2[32'd19];

assign p_Result_16_fu_1276_p3 = ret_V_4_fu_1260_p2[32'd19];

assign p_Result_18_fu_1382_p3 = ret_V_5_fu_1366_p2[32'd19];

assign p_Result_20_fu_1488_p3 = ret_V_6_fu_1472_p2[32'd19];

assign p_Result_22_fu_1568_p3 = ret_V_7_fu_1552_p2[32'd19];

assign p_Result_24_fu_1640_p3 = ret_V_8_fu_1624_p2[32'd19];

assign p_Result_26_fu_1698_p3 = ret_V_9_fu_1683_p2[32'd19];

assign p_Result_28_fu_1761_p3 = ret_V_10_fu_1745_p2[32'd19];

assign p_Result_30_fu_1823_p3 = ret_V_11_fu_1807_p2[32'd19];

assign p_Result_32_fu_1885_p3 = ret_V_12_fu_1869_p2[32'd19];

assign p_Result_34_fu_1947_p3 = ret_V_13_fu_1931_p2[32'd19];

assign p_Result_36_fu_2009_p3 = ret_V_14_fu_1993_p2[32'd19];

assign p_Result_38_fu_2071_p3 = ret_V_15_fu_2055_p2[32'd19];

assign p_Result_39_fu_778_p3 = r_V_reg_2373[32'd18];

assign p_Result_40_fu_913_p3 = r_V_32_reg_2384[32'd18];

assign p_Result_41_fu_1047_p3 = r_V_33_reg_2435[32'd18];

assign p_Result_42_fu_1177_p3 = ret_V_3_fu_1154_p2[32'd18];

assign p_Result_43_fu_1284_p3 = r_V_35_reg_2501[32'd18];

assign p_Result_44_fu_1390_p3 = r_V_36_reg_2512[32'd18];

assign p_Result_45_fu_1496_p3 = r_V_37_reg_2568[32'd18];

assign p_Result_46_fu_1576_p3 = r_V_38_reg_2579[32'd18];

assign p_Result_47_fu_1648_p3 = r_V_39_reg_2635[32'd18];

assign p_Result_48_fu_1706_p3 = ret_V_9_fu_1683_p2[32'd18];

assign p_Result_49_fu_1769_p3 = r_V_41_reg_2691[32'd18];

assign p_Result_50_fu_1831_p3 = r_V_42_reg_2702[32'd18];

assign p_Result_51_fu_1893_p3 = r_V_43_reg_2748[32'd18];

assign p_Result_52_fu_1955_p3 = r_V_44_reg_2759[32'd18];

assign p_Result_53_fu_2017_p3 = r_V_45_reg_2805[32'd18];

assign p_Result_54_fu_2079_p3 = r_V_46_reg_2816[32'd18];

assign p_Result_s_fu_770_p3 = ret_V_fu_754_p2[32'd19];

assign r_10_fu_1418_p2 = ((trunc_ln727_25_reg_2697 != 18'd0) ? 1'b1 : 1'b0);

assign r_11_fu_1423_p2 = ((trunc_ln727_26_reg_2708 != 18'd0) ? 1'b1 : 1'b0);

assign r_12_fu_1524_p2 = ((trunc_ln727_27_reg_2754 != 18'd0) ? 1'b1 : 1'b0);

assign r_13_fu_1529_p2 = ((trunc_ln727_28_reg_2765 != 18'd0) ? 1'b1 : 1'b0);

assign r_14_fu_1604_p2 = ((trunc_ln727_29_reg_2811 != 18'd0) ? 1'b1 : 1'b0);

assign r_15_fu_1609_p2 = ((trunc_ln727_30_reg_2822 != 18'd0) ? 1'b1 : 1'b0);

assign r_1_fu_812_p2 = ((trunc_ln727_16_reg_2390 != 18'd0) ? 1'b1 : 1'b0);

assign r_2_fu_941_p2 = ((trunc_ln727_17_reg_2441 != 18'd0) ? 1'b1 : 1'b0);

assign r_3_fu_946_p2 = ((trunc_ln727_18_reg_2451 != 18'd0) ? 1'b1 : 1'b0);

assign r_4_fu_1075_p2 = ((trunc_ln727_19_reg_2507 != 18'd0) ? 1'b1 : 1'b0);

assign r_5_fu_1080_p2 = ((trunc_ln727_20_reg_2518 != 18'd0) ? 1'b1 : 1'b0);

assign r_6_fu_1206_p2 = ((trunc_ln727_21_reg_2574 != 18'd0) ? 1'b1 : 1'b0);

assign r_7_fu_1211_p2 = ((trunc_ln727_22_reg_2585 != 18'd0) ? 1'b1 : 1'b0);

assign r_8_fu_1312_p2 = ((trunc_ln727_23_reg_2641 != 18'd0) ? 1'b1 : 1'b0);

assign r_9_fu_1317_p2 = ((trunc_ln727_24_reg_2651 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_785_p2 = ((trunc_ln727_reg_2379 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_10_fu_1745_p2 = ($signed(lhs_21_fu_1735_p3) + $signed(sext_ln1245_8_fu_1742_p1));

assign ret_V_11_fu_1807_p2 = ($signed(lhs_23_fu_1797_p3) + $signed(sext_ln1245_9_fu_1804_p1));

assign ret_V_12_fu_1869_p2 = ($signed(lhs_25_fu_1859_p3) + $signed(sext_ln1245_10_fu_1866_p1));

assign ret_V_13_fu_1931_p2 = ($signed(lhs_27_fu_1921_p3) + $signed(sext_ln1245_11_fu_1928_p1));

assign ret_V_14_fu_1993_p2 = ($signed(lhs_29_fu_1983_p3) + $signed(sext_ln1245_12_fu_1990_p1));

assign ret_V_15_fu_2055_p2 = ($signed(lhs_31_fu_2045_p3) + $signed(sext_ln1245_13_fu_2052_p1));

assign ret_V_1_fu_889_p2 = ($signed(lhs_3_fu_879_p3) + $signed(sext_ln1245_1_fu_886_p1));

assign ret_V_2_fu_1023_p2 = ($signed(lhs_5_fu_1013_p3) + $signed(sext_ln1245_2_fu_1020_p1));

assign ret_V_3_fu_1154_p2 = (lhs_7_fu_1147_p3 + r_V_34_reg_2446);

assign ret_V_4_fu_1260_p2 = ($signed(lhs_9_fu_1250_p3) + $signed(sext_ln1245_3_fu_1257_p1));

assign ret_V_5_fu_1366_p2 = ($signed(lhs_11_fu_1356_p3) + $signed(sext_ln1245_4_fu_1363_p1));

assign ret_V_6_fu_1472_p2 = ($signed(lhs_13_fu_1462_p3) + $signed(sext_ln1245_5_fu_1469_p1));

assign ret_V_7_fu_1552_p2 = ($signed(lhs_15_fu_1542_p3) + $signed(sext_ln1245_6_fu_1549_p1));

assign ret_V_8_fu_1624_p2 = ($signed(lhs_17_fu_1614_p3) + $signed(sext_ln1245_7_fu_1621_p1));

assign ret_V_9_fu_1683_p2 = (lhs_19_fu_1676_p3 + r_V_40_reg_2646);

assign ret_V_fu_754_p2 = ($signed(lhs_1_fu_743_p3) + $signed(sext_ln1245_fu_751_p1));

assign sext_ln1171_16_fu_641_p1 = $signed(aux2_V_1_reg_2258);

assign sext_ln1171_17_fu_690_p1 = $signed(aux2_V_2_reg_2263);

assign sext_ln1171_18_fu_703_p1 = $signed(aux2_V_3_reg_2268);

assign sext_ln1171_19_fu_829_p1 = $signed(aux2_V_4_reg_2273);

assign sext_ln1171_20_fu_842_p1 = $signed(aux2_V_5_reg_2278);

assign sext_ln1171_21_fu_963_p1 = $signed(aux2_V_6_reg_2283);

assign sext_ln1171_22_fu_976_p1 = $signed(aux2_V_7_reg_2288);

assign sext_ln1171_23_fu_1097_p1 = $signed(aux2_V_8_reg_2293);

assign sext_ln1171_24_fu_1110_p1 = $signed(aux2_V_9_reg_2298);

assign sext_ln1171_25_fu_1228_p1 = $signed(aux2_V_10_reg_2303);

assign sext_ln1171_26_fu_1241_p1 = $signed(aux2_V_11_reg_2308);

assign sext_ln1171_27_fu_1334_p1 = $signed(aux2_V_12_reg_2313);

assign sext_ln1171_28_fu_1347_p1 = $signed(aux2_V_13_reg_2318);

assign sext_ln1171_29_fu_1440_p1 = $signed(aux2_V_14_reg_2323);

assign sext_ln1171_30_fu_1453_p1 = $signed(aux2_V_15_reg_2328);

assign sext_ln1171_fu_628_p1 = $signed(aux2_V_reg_2253);

assign sext_ln1245_10_fu_1866_p1 = r_V_43_reg_2748;

assign sext_ln1245_11_fu_1928_p1 = r_V_44_reg_2759;

assign sext_ln1245_12_fu_1990_p1 = r_V_45_reg_2805;

assign sext_ln1245_13_fu_2052_p1 = r_V_46_reg_2816;

assign sext_ln1245_1_fu_886_p1 = r_V_32_reg_2384;

assign sext_ln1245_2_fu_1020_p1 = r_V_33_reg_2435;

assign sext_ln1245_3_fu_1257_p1 = r_V_35_reg_2501;

assign sext_ln1245_4_fu_1363_p1 = r_V_36_reg_2512;

assign sext_ln1245_5_fu_1469_p1 = r_V_37_reg_2568;

assign sext_ln1245_6_fu_1549_p1 = r_V_38_reg_2579;

assign sext_ln1245_7_fu_1621_p1 = r_V_39_reg_2635;

assign sext_ln1245_8_fu_1742_p1 = r_V_41_reg_2691;

assign sext_ln1245_9_fu_1804_p1 = r_V_42_reg_2702;

assign sext_ln1245_fu_751_p1 = r_V_reg_2373;

assign tmp_16_fu_554_p3 = {{56'd0}, {or_ln289_fu_548_p2}};

assign tmp_17_fu_573_p3 = {{56'd0}, {or_ln289_1_fu_568_p2}};

assign tmp_18_fu_587_p3 = {{56'd0}, {or_ln289_2_fu_582_p2}};

assign tmp_19_fu_601_p3 = {{56'd0}, {or_ln289_3_fu_596_p2}};

assign tmp_20_fu_615_p3 = {{56'd0}, {or_ln289_4_fu_610_p2}};

assign tmp_21_fu_655_p3 = {{56'd0}, {or_ln289_5_fu_650_p2}};

assign tmp_22_fu_669_p3 = {{56'd0}, {or_ln289_6_fu_664_p2}};

assign tmp_23_fu_720_p3 = {{56'd0}, {or_ln289_7_fu_715_p2}};

assign tmp_24_fu_734_p3 = {{56'd0}, {or_ln289_8_fu_729_p2}};

assign tmp_25_fu_856_p3 = {{56'd0}, {or_ln289_9_fu_851_p2}};

assign tmp_26_fu_870_p3 = {{56'd0}, {or_ln289_10_fu_865_p2}};

assign tmp_27_fu_990_p3 = {{56'd0}, {or_ln289_11_fu_985_p2}};

assign tmp_28_fu_1004_p3 = {{56'd0}, {or_ln289_12_fu_999_p2}};

assign tmp_29_fu_1124_p3 = {{56'd0}, {or_ln289_13_fu_1119_p2}};

assign tmp_30_fu_1138_p3 = {{56'd0}, {or_ln289_14_fu_1133_p2}};

assign tmp_s_fu_535_p3 = {{ap_sig_allocacmp_i_4}, {4'd0}};

assign trunc_ln727_16_fu_682_p1 = grp_fu_1876_p_dout0[17:0];

assign trunc_ln727_17_fu_817_p1 = grp_fu_1880_p_dout0[17:0];

assign trunc_ln727_18_fu_821_p1 = grp_fu_1896_p_dout0[17:0];

assign trunc_ln727_19_fu_951_p1 = grp_fu_1884_p_dout0[17:0];

assign trunc_ln727_20_fu_955_p1 = grp_fu_1872_p_dout0[17:0];

assign trunc_ln727_21_fu_1085_p1 = grp_fu_1888_p_dout0[17:0];

assign trunc_ln727_22_fu_1089_p1 = grp_fu_1892_p_dout0[17:0];

assign trunc_ln727_23_fu_1216_p1 = grp_fu_1916_p_dout0[17:0];

assign trunc_ln727_24_fu_1220_p1 = grp_fu_1904_p_dout0[17:0];

assign trunc_ln727_25_fu_1322_p1 = grp_fu_1972_p_dout0[17:0];

assign trunc_ln727_26_fu_1326_p1 = grp_fu_2004_p_dout0[17:0];

assign trunc_ln727_27_fu_1428_p1 = grp_fu_2008_p_dout0[17:0];

assign trunc_ln727_28_fu_1432_p1 = grp_fu_2012_p_dout0[17:0];

assign trunc_ln727_29_fu_1534_p1 = grp_fu_2016_p_dout0[17:0];

assign trunc_ln727_30_fu_1538_p1 = grp_fu_1900_p_dout0[17:0];

assign trunc_ln727_fu_678_p1 = grp_fu_1868_p_dout0[17:0];

assign zext_ln1168_10_fu_1224_p1 = reg_482;

assign zext_ln1168_11_fu_1237_p1 = reg_486;

assign zext_ln1168_12_fu_1330_p1 = reg_482;

assign zext_ln1168_13_fu_1343_p1 = reg_486;

assign zext_ln1168_14_fu_1436_p1 = reg_482;

assign zext_ln1168_15_fu_1449_p1 = reg_486;

assign zext_ln1168_1_fu_637_p1 = reg_486;

assign zext_ln1168_2_fu_686_p1 = reg_482;

assign zext_ln1168_3_fu_699_p1 = reg_486;

assign zext_ln1168_4_fu_825_p1 = reg_482;

assign zext_ln1168_5_fu_838_p1 = reg_486;

assign zext_ln1168_6_fu_959_p1 = reg_482;

assign zext_ln1168_7_fu_972_p1 = reg_486;

assign zext_ln1168_8_fu_1093_p1 = reg_482;

assign zext_ln1168_9_fu_1106_p1 = reg_486;

assign zext_ln1168_fu_624_p1 = reg_482;

assign zext_ln289_fu_543_p1 = tmp_s_fu_535_p3;

assign zext_ln415_16_fu_931_p1 = and_ln412_16_fu_925_p2;

assign zext_ln415_17_fu_1065_p1 = and_ln412_17_fu_1059_p2;

assign zext_ln415_18_fu_1196_p1 = and_ln412_18_fu_1190_p2;

assign zext_ln415_19_fu_1302_p1 = and_ln412_19_fu_1296_p2;

assign zext_ln415_20_fu_1408_p1 = and_ln412_20_fu_1402_p2;

assign zext_ln415_21_fu_1514_p1 = and_ln412_21_fu_1508_p2;

assign zext_ln415_22_fu_1594_p1 = and_ln412_22_fu_1588_p2;

assign zext_ln415_23_fu_1666_p1 = and_ln412_23_fu_1660_p2;

assign zext_ln415_24_fu_1725_p1 = and_ln412_24_fu_1719_p2;

assign zext_ln415_25_fu_1787_p1 = and_ln412_25_fu_1781_p2;

assign zext_ln415_26_fu_1849_p1 = and_ln412_26_fu_1843_p2;

assign zext_ln415_27_fu_1911_p1 = and_ln412_27_fu_1905_p2;

assign zext_ln415_28_fu_1973_p1 = and_ln412_28_fu_1967_p2;

assign zext_ln415_29_fu_2035_p1 = and_ln412_29_fu_2029_p2;

assign zext_ln415_30_fu_2097_p1 = and_ln412_30_fu_2091_p2;

assign zext_ln415_fu_802_p1 = and_ln412_fu_796_p2;

always @ (posedge ap_clk) begin
    tmp_s_reg_2135[3:0] <= 4'b0000;
end

endmodule //master_fix_dense1_fix_Pipeline_Dense1_Loop29
