// Seed: 2110295750
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic [-1 : 1] id_3;
endmodule
module module_1 #(
    parameter id_11 = 32'd19,
    parameter id_2  = 32'd15,
    parameter id_8  = 32'd35
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  module_0 modCall_1 (
      id_7,
      id_12
  );
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire _id_11;
  inout wire id_10;
  output wire id_9;
  inout wire _id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire _id_2;
  input wire id_1;
  logic [1  +  id_8  +  id_2  ==  1 : id_11] id_18;
endmodule
