Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Aug 28 23:51:47 2022
| Host         : DESKTOP-LUJVCA8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_teclado_timing_summary_routed.rpt -pb top_module_teclado_timing_summary_routed.pb -rpx top_module_teclado_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_teclado
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clk_div/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db1/u1/clk_4Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db2/u1/clk_4Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db3/u1/clk_4Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db4/u1/clk_4Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.388        0.000                      0                  234        0.262        0.000                      0                  234        2.633        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk              {0.000 5.000}        10.000          100.000         
  clk_out1_WCLK  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_WCLK       95.388        0.000                      0                  234        0.262        0.000                      0                  234       49.500        0.000                       0                   136  
  clkfbout_WCLK                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_WCLK
  To Clock:  clk_out1_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       95.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.388ns  (required time - arrival time)
  Source:                 db2/u1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/u1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_WCLK rise@100.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.704ns (17.933%)  route 3.222ns (82.067%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.430ns = ( 97.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.738ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.204    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.317    -6.113 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.654    -4.458    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.624    -2.738    db2/u1/clk_out1
    SLICE_X5Y14          FDRE                                         r  db2/u1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -2.282 r  db2/u1/count_reg[1]/Q
                         net (fo=2, routed)           1.333    -0.949    db2/u1/count_reg_n_0_[1]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124    -0.825 f  db2/u1/count[25]_i_9__0/O
                         net (fo=1, routed)           0.649    -0.176    db2/u1/count[25]_i_9__0_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.124    -0.052 r  db2/u1/count[25]_i_3__0/O
                         net (fo=26, routed)          1.240     1.188    db2/u1/clk_4Hz
    SLICE_X5Y20          FDRE                                         r  db2/u1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                    100.000   100.000 r  
    P15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.817   100.817 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   101.998    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    94.404 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    95.980    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.071 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.499    97.570    db2/u1/clk_out1
    SLICE_X5Y20          FDRE                                         r  db2/u1/count_reg[25]/C
                         clock pessimism             -0.339    97.231    
                         clock uncertainty           -0.226    97.005    
    SLICE_X5Y20          FDRE (Setup_fdre_C_R)       -0.429    96.576    db2/u1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         96.576    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                 95.388    

Slack (MET) :             95.415ns  (required time - arrival time)
  Source:                 db1/u1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db1/u1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_WCLK rise@100.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.766ns (19.641%)  route 3.134ns (80.359%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.431ns = ( 97.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.740ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.204    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.317    -6.113 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.654    -4.458    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.622    -2.740    db1/u1/clk_out1
    SLICE_X6Y15          FDRE                                         r  db1/u1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -2.222 r  db1/u1/count_reg[0]/Q
                         net (fo=3, routed)           1.157    -1.065    db1/u1/count[0]
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124    -0.941 f  db1/u1/count[25]_i_9/O
                         net (fo=1, routed)           0.736    -0.205    db1/u1/count[25]_i_9_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124    -0.081 r  db1/u1/count[25]_i_3/O
                         net (fo=26, routed)          1.241     1.160    db1/u1/clk_4Hz
    SLICE_X7Y21          FDRE                                         r  db1/u1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                    100.000   100.000 r  
    P15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.817   100.817 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   101.998    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    94.404 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    95.980    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.071 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.498    97.569    db1/u1/clk_out1
    SLICE_X7Y21          FDRE                                         r  db1/u1/count_reg[25]/C
                         clock pessimism             -0.339    97.230    
                         clock uncertainty           -0.226    97.004    
    SLICE_X7Y21          FDRE (Setup_fdre_C_R)       -0.429    96.575    db1/u1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         96.575    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                 95.415    

Slack (MET) :             95.439ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_WCLK rise@100.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.963ns (22.057%)  route 3.403ns (77.943%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.425ns = ( 97.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.740ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.204    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.317    -6.113 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.654    -4.458    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.622    -2.740    clk_div/clk_out1
    SLICE_X0Y16          FDRE                                         r  clk_div/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.419    -2.321 r  clk_div/counter_reg[23]/Q
                         net (fo=2, routed)           1.179    -1.142    clk_div/counter[23]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.296    -0.846 r  clk_div/counter[24]_i_8/O
                         net (fo=1, routed)           0.952     0.105    clk_div/counter[24]_i_8_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     0.229 f  clk_div/counter[24]_i_2/O
                         net (fo=25, routed)          1.273     1.502    clk_div/clk_out
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     1.626 r  clk_div/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.626    clk_div/counter_0[19]
    SLICE_X0Y16          FDRE                                         r  clk_div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                    100.000   100.000 r  
    P15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.817   100.817 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   101.998    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    94.404 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    95.980    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.071 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.504    97.575    clk_div/clk_out1
    SLICE_X0Y16          FDRE                                         r  clk_div/counter_reg[19]/C
                         clock pessimism             -0.315    97.260    
                         clock uncertainty           -0.226    97.034    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.031    97.065    clk_div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         97.065    
                         arrival time                          -1.626    
  -------------------------------------------------------------------
                         slack                                 95.439    

Slack (MET) :             95.452ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_WCLK rise@100.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.963ns (22.229%)  route 3.369ns (77.771%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.422ns = ( 97.578 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.740ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.204    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.317    -6.113 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.654    -4.458    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.622    -2.740    clk_div/clk_out1
    SLICE_X0Y16          FDRE                                         r  clk_div/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.419    -2.321 r  clk_div/counter_reg[23]/Q
                         net (fo=2, routed)           1.179    -1.142    clk_div/counter[23]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.296    -0.846 r  clk_div/counter[24]_i_8/O
                         net (fo=1, routed)           0.952     0.105    clk_div/counter[24]_i_8_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     0.229 f  clk_div/counter[24]_i_2/O
                         net (fo=25, routed)          1.239     1.468    clk_div/clk_out
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  clk_div/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.592    clk_div/counter_0[2]
    SLICE_X0Y12          FDRE                                         r  clk_div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                    100.000   100.000 r  
    P15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.817   100.817 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   101.998    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    94.404 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    95.980    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.071 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.507    97.578    clk_div/clk_out1
    SLICE_X0Y12          FDRE                                         r  clk_div/counter_reg[2]/C
                         clock pessimism             -0.339    97.239    
                         clock uncertainty           -0.226    97.013    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)        0.031    97.044    clk_div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         97.044    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 95.452    

Slack (MET) :             95.453ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_WCLK rise@100.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.993ns (22.589%)  route 3.403ns (77.411%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.425ns = ( 97.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.740ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.204    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.317    -6.113 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.654    -4.458    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.622    -2.740    clk_div/clk_out1
    SLICE_X0Y16          FDRE                                         r  clk_div/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.419    -2.321 r  clk_div/counter_reg[23]/Q
                         net (fo=2, routed)           1.179    -1.142    clk_div/counter[23]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.296    -0.846 r  clk_div/counter[24]_i_8/O
                         net (fo=1, routed)           0.952     0.105    clk_div/counter[24]_i_8_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     0.229 f  clk_div/counter[24]_i_2/O
                         net (fo=25, routed)          1.273     1.502    clk_div/clk_out
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.154     1.656 r  clk_div/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.656    clk_div/counter_0[22]
    SLICE_X0Y16          FDRE                                         r  clk_div/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                    100.000   100.000 r  
    P15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.817   100.817 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   101.998    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    94.404 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    95.980    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.071 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.504    97.575    clk_div/clk_out1
    SLICE_X0Y16          FDRE                                         r  clk_div/counter_reg[22]/C
                         clock pessimism             -0.315    97.260    
                         clock uncertainty           -0.226    97.034    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.075    97.109    clk_div/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.109    
                         arrival time                          -1.656    
  -------------------------------------------------------------------
                         slack                                 95.453    

Slack (MET) :             95.466ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_WCLK rise@100.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.993ns (22.763%)  route 3.369ns (77.237%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.422ns = ( 97.578 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.740ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.204    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.317    -6.113 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.654    -4.458    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.622    -2.740    clk_div/clk_out1
    SLICE_X0Y16          FDRE                                         r  clk_div/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.419    -2.321 r  clk_div/counter_reg[23]/Q
                         net (fo=2, routed)           1.179    -1.142    clk_div/counter[23]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.296    -0.846 r  clk_div/counter[24]_i_8/O
                         net (fo=1, routed)           0.952     0.105    clk_div/counter[24]_i_8_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     0.229 f  clk_div/counter[24]_i_2/O
                         net (fo=25, routed)          1.239     1.468    clk_div/clk_out
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.154     1.622 r  clk_div/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.622    clk_div/counter_0[4]
    SLICE_X0Y12          FDRE                                         r  clk_div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                    100.000   100.000 r  
    P15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.817   100.817 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   101.998    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    94.404 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    95.980    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.071 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.507    97.578    clk_div/clk_out1
    SLICE_X0Y12          FDRE                                         r  clk_div/counter_reg[4]/C
                         clock pessimism             -0.339    97.239    
                         clock uncertainty           -0.226    97.013    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)        0.075    97.088    clk_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         97.088    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                 95.466    

Slack (MET) :             95.466ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_WCLK rise@100.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.963ns (22.313%)  route 3.353ns (77.687%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.422ns = ( 97.578 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.740ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.204    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.317    -6.113 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.654    -4.458    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.622    -2.740    clk_div/clk_out1
    SLICE_X0Y16          FDRE                                         r  clk_div/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.419    -2.321 r  clk_div/counter_reg[23]/Q
                         net (fo=2, routed)           1.179    -1.142    clk_div/counter[23]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.296    -0.846 r  clk_div/counter[24]_i_8/O
                         net (fo=1, routed)           0.952     0.105    clk_div/counter[24]_i_8_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     0.229 f  clk_div/counter[24]_i_2/O
                         net (fo=25, routed)          1.223     1.452    clk_div/clk_out
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.124     1.576 r  clk_div/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.576    clk_div/counter_0[1]
    SLICE_X0Y12          FDRE                                         r  clk_div/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                    100.000   100.000 r  
    P15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.817   100.817 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   101.998    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    94.404 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    95.980    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.071 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.507    97.578    clk_div/clk_out1
    SLICE_X0Y12          FDRE                                         r  clk_div/counter_reg[1]/C
                         clock pessimism             -0.339    97.239    
                         clock uncertainty           -0.226    97.013    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)        0.029    97.042    clk_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.042    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                 95.466    

Slack (MET) :             95.484ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_WCLK rise@100.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.991ns (22.814%)  route 3.353ns (77.186%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.422ns = ( 97.578 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.740ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.204    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.317    -6.113 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.654    -4.458    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.622    -2.740    clk_div/clk_out1
    SLICE_X0Y16          FDRE                                         r  clk_div/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.419    -2.321 r  clk_div/counter_reg[23]/Q
                         net (fo=2, routed)           1.179    -1.142    clk_div/counter[23]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.296    -0.846 r  clk_div/counter[24]_i_8/O
                         net (fo=1, routed)           0.952     0.105    clk_div/counter[24]_i_8_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     0.229 f  clk_div/counter[24]_i_2/O
                         net (fo=25, routed)          1.223     1.452    clk_div/clk_out
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.152     1.604 r  clk_div/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.604    clk_div/counter_0[3]
    SLICE_X0Y12          FDRE                                         r  clk_div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                    100.000   100.000 r  
    P15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.817   100.817 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   101.998    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    94.404 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    95.980    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.071 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.507    97.578    clk_div/clk_out1
    SLICE_X0Y12          FDRE                                         r  clk_div/counter_reg[3]/C
                         clock pessimism             -0.339    97.239    
                         clock uncertainty           -0.226    97.013    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)        0.075    97.088    clk_div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         97.088    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                 95.484    

Slack (MET) :             95.527ns  (required time - arrival time)
  Source:                 db2/u1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/u1/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_WCLK rise@100.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.704ns (18.588%)  route 3.083ns (81.412%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.430ns = ( 97.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.738ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.204    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.317    -6.113 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.654    -4.458    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.624    -2.738    db2/u1/clk_out1
    SLICE_X5Y14          FDRE                                         r  db2/u1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -2.282 r  db2/u1/count_reg[1]/Q
                         net (fo=2, routed)           1.333    -0.949    db2/u1/count_reg_n_0_[1]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124    -0.825 f  db2/u1/count[25]_i_9__0/O
                         net (fo=1, routed)           0.649    -0.176    db2/u1/count[25]_i_9__0_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.124    -0.052 r  db2/u1/count[25]_i_3__0/O
                         net (fo=26, routed)          1.101     1.049    db2/u1/clk_4Hz
    SLICE_X5Y19          FDRE                                         r  db2/u1/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                    100.000   100.000 r  
    P15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.817   100.817 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   101.998    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    94.404 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    95.980    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.071 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.499    97.570    db2/u1/clk_out1
    SLICE_X5Y19          FDRE                                         r  db2/u1/count_reg[21]/C
                         clock pessimism             -0.339    97.231    
                         clock uncertainty           -0.226    97.005    
    SLICE_X5Y19          FDRE (Setup_fdre_C_R)       -0.429    96.576    db2/u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         96.576    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                 95.527    

Slack (MET) :             95.527ns  (required time - arrival time)
  Source:                 db2/u1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/u1/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_WCLK rise@100.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.704ns (18.588%)  route 3.083ns (81.412%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.430ns = ( 97.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.738ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.204    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.317    -6.113 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.654    -4.458    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.362 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.624    -2.738    db2/u1/clk_out1
    SLICE_X5Y14          FDRE                                         r  db2/u1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -2.282 r  db2/u1/count_reg[1]/Q
                         net (fo=2, routed)           1.333    -0.949    db2/u1/count_reg_n_0_[1]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124    -0.825 f  db2/u1/count[25]_i_9__0/O
                         net (fo=1, routed)           0.649    -0.176    db2/u1/count[25]_i_9__0_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.124    -0.052 r  db2/u1/count[25]_i_3__0/O
                         net (fo=26, routed)          1.101     1.049    db2/u1/clk_4Hz
    SLICE_X5Y19          FDRE                                         r  db2/u1/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                    100.000   100.000 r  
    P15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.817   100.817 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   101.998    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    94.404 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    95.980    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.071 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         1.499    97.570    db2/u1/clk_out1
    SLICE_X5Y19          FDRE                                         r  db2/u1/count_reg[22]/C
                         clock pessimism             -0.339    97.231    
                         clock uncertainty           -0.226    97.005    
    SLICE_X5Y19          FDRE (Setup_fdre_C_R)       -0.429    96.576    db2/u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         96.576    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                 95.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db4/u1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db4/u1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WCLK rise@0.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.620    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.237    -1.617 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.117    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.091 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.584    -0.507    db4/u1/clk_out1
    SLICE_X3Y18          FDRE                                         r  db4/u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  db4/u1/count_reg[16]/Q
                         net (fo=2, routed)           0.118    -0.248    db4/u1/count_reg_n_0_[16]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.140 r  db4/u1/count_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.140    db4/u1/count_reg[16]_i_1__2_n_4
    SLICE_X3Y18          FDRE                                         r  db4/u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.850    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.548    -1.699 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.153    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.124 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.853    -0.271    db4/u1/clk_out1
    SLICE_X3Y18          FDRE                                         r  db4/u1/count_reg[16]/C
                         clock pessimism             -0.236    -0.507    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.105    -0.402    db4/u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db2/u1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/u1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WCLK rise@0.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.620    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.237    -1.617 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.117    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.091 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.585    -0.506    db2/u1/clk_out1
    SLICE_X5Y16          FDRE                                         r  db2/u1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db2/u1/count_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.247    db2/u1/count_reg_n_0_[12]
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.139 r  db2/u1/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.139    db2/u1/count_reg[12]_i_1__0_n_4
    SLICE_X5Y16          FDRE                                         r  db2/u1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.850    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.548    -1.699 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.153    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.124 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.853    -0.271    db2/u1/clk_out1
    SLICE_X5Y16          FDRE                                         r  db2/u1/count_reg[12]/C
                         clock pessimism             -0.235    -0.506    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.105    -0.401    db2/u1/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db4/u1/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db4/u1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WCLK rise@0.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.620    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.237    -1.617 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.117    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.091 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.583    -0.508    db4/u1/clk_out1
    SLICE_X3Y19          FDRE                                         r  db4/u1/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  db4/u1/count_reg[20]/Q
                         net (fo=2, routed)           0.118    -0.249    db4/u1/count_reg_n_0_[20]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  db4/u1/count_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.141    db4/u1/count_reg[20]_i_1__2_n_4
    SLICE_X3Y19          FDRE                                         r  db4/u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.850    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.548    -1.699 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.153    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.124 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.852    -0.272    db4/u1/clk_out1
    SLICE_X3Y19          FDRE                                         r  db4/u1/count_reg[20]/C
                         clock pessimism             -0.236    -0.508    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.105    -0.403    db4/u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db4/u1/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db4/u1/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WCLK rise@0.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.620    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.237    -1.617 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.117    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.091 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.582    -0.509    db4/u1/clk_out1
    SLICE_X3Y20          FDRE                                         r  db4/u1/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  db4/u1/count_reg[24]/Q
                         net (fo=2, routed)           0.118    -0.250    db4/u1/count_reg_n_0_[24]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.142 r  db4/u1/count_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.142    db4/u1/count_reg[24]_i_1__2_n_4
    SLICE_X3Y20          FDRE                                         r  db4/u1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.850    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.548    -1.699 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.153    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.124 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.851    -0.273    db4/u1/clk_out1
    SLICE_X3Y20          FDRE                                         r  db4/u1/count_reg[24]/C
                         clock pessimism             -0.236    -0.509    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.105    -0.404    db4/u1/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db4/u1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db4/u1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WCLK rise@0.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.620    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.237    -1.617 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.117    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.091 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.585    -0.506    db4/u1/clk_out1
    SLICE_X3Y17          FDRE                                         r  db4/u1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db4/u1/count_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.247    db4/u1/count_reg_n_0_[12]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.139 r  db4/u1/count_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.139    db4/u1/count_reg[12]_i_1__2_n_4
    SLICE_X3Y17          FDRE                                         r  db4/u1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.850    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.548    -1.699 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.153    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.124 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.854    -0.270    db4/u1/clk_out1
    SLICE_X3Y17          FDRE                                         r  db4/u1/count_reg[12]/C
                         clock pessimism             -0.236    -0.506    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.105    -0.401    db4/u1/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db2/u1/clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/u1/clk_4Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WCLK rise@0.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.620    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.237    -1.617 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.117    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.091 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.587    -0.504    db2/u1/clk_out1
    SLICE_X3Y13          FDRE                                         r  db2/u1/clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  db2/u1/clk_4Hz_reg/Q
                         net (fo=3, routed)           0.168    -0.195    db2/u1/clk_4Hz_reg_0
    SLICE_X3Y13          LUT2 (Prop_lut2_I1_O)        0.045    -0.150 r  db2/u1/clk_4Hz_i_1__0/O
                         net (fo=1, routed)           0.000    -0.150    db2/u1/clk_4Hz_i_1__0_n_0
    SLICE_X3Y13          FDRE                                         r  db2/u1/clk_4Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.850    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.548    -1.699 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.153    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.124 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.857    -0.267    db2/u1/clk_out1
    SLICE_X3Y13          FDRE                                         r  db2/u1/clk_4Hz_reg/C
                         clock pessimism             -0.237    -0.504    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.091    -0.413    db2/u1/clk_4Hz_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db1/u1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db1/u1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WCLK rise@0.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.620    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.237    -1.617 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.117    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.091 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.584    -0.507    db1/u1/clk_out1
    SLICE_X7Y17          FDRE                                         r  db1/u1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  db1/u1/count_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.247    db1/u1/count[12]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.139 r  db1/u1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    db1/u1/count_reg[12]_i_1_n_4
    SLICE_X7Y17          FDRE                                         r  db1/u1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.850    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.548    -1.699 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.153    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.124 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.852    -0.272    db1/u1/clk_out1
    SLICE_X7Y17          FDRE                                         r  db1/u1/count_reg[12]/C
                         clock pessimism             -0.235    -0.507    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.105    -0.402    db1/u1/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db2/u1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/u1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WCLK rise@0.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.620    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.237    -1.617 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.117    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.091 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.584    -0.507    db2/u1/clk_out1
    SLICE_X5Y17          FDRE                                         r  db2/u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  db2/u1/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.247    db2/u1/count_reg_n_0_[16]
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.139 r  db2/u1/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.139    db2/u1/count_reg[16]_i_1__0_n_4
    SLICE_X5Y17          FDRE                                         r  db2/u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.850    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.548    -1.699 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.153    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.124 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.852    -0.272    db2/u1/clk_out1
    SLICE_X5Y17          FDRE                                         r  db2/u1/count_reg[16]/C
                         clock pessimism             -0.235    -0.507    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.105    -0.402    db2/u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db1/u1/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db1/u1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WCLK rise@0.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.620    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.237    -1.617 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.117    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.091 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.582    -0.509    db1/u1/clk_out1
    SLICE_X7Y19          FDRE                                         r  db1/u1/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  db1/u1/count_reg[20]/Q
                         net (fo=2, routed)           0.119    -0.249    db1/u1/count[20]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  db1/u1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    db1/u1/count_reg[20]_i_1_n_4
    SLICE_X7Y19          FDRE                                         r  db1/u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.850    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.548    -1.699 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.153    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.124 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.850    -0.274    db1/u1/clk_out1
    SLICE_X7Y19          FDRE                                         r  db1/u1/count_reg[20]/C
                         clock pessimism             -0.235    -0.509    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.105    -0.404    db1/u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db1/u1/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db1/u1/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WCLK rise@0.000ns - clk_out1_WCLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.620    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.237    -1.617 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.117    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.091 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.581    -0.510    db1/u1/clk_out1
    SLICE_X7Y20          FDRE                                         r  db1/u1/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  db1/u1/count_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.250    db1/u1/count[24]
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.142 r  db1/u1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.142    db1/u1/count_reg[24]_i_1_n_4
    SLICE_X7Y20          FDRE                                         r  db1/u1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WCLK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.850    clk_wiz/inst/clk_in1_WCLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.548    -1.699 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.153    clk_wiz/inst/clk_out1_WCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.124 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=134, routed)         0.849    -0.275    db1/u1/clk_out1
    SLICE_X7Y20          FDRE                                         r  db1/u1/count_reg[24]/C
                         clock pessimism             -0.235    -0.510    
    SLICE_X7Y20          FDRE (Hold_fdre_C_D)         0.105    -0.405    db1/u1/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X1Y15     clk_div/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y14     clk_div/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y15     clk_div/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y15     clk_div/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y14     clk_div/counter_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y16     clk_div/counter_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y16     clk_div/counter_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y15     clk_div/counter_reg[18]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y18     db2/u1/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y23     db3/u1/count_reg[25]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X7Y18     db1/u1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X7Y18     db1/u1/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X7Y18     db1/u1/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X7Y18     db1/u1/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y18     db2/u1/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y18     db2/u1/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y18     db2/u1/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y15     clk_div/clk_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y15     clk_div/clk_out_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y14     clk_div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y14     clk_div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y15     clk_div/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y15     clk_div/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y14     clk_div/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y14     clk_div/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y16     clk_div/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y16     clk_div/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y15     clk_div/counter_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKFBOUT



