// Seed: 2627366487
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_16;
endmodule
module module_1 #(
    parameter id_2 = 32'd40,
    parameter id_6 = 32'd4
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  output wire _id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_5
  );
  inout wire id_4;
  input wire id_3;
  inout wire _id_2;
  inout reg id_1;
  logic [id_2 : id_6] id_7;
  wire id_8;
  initial id_1 = id_8;
endmodule
