--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml fb_less_2d_gpu_standalone.twx
fb_less_2d_gpu_standalone.ncd -o fb_less_2d_gpu_standalone.twr
fb_less_2d_gpu_standalone.pcf -ucf battle_city_standalone.ucf

Design file:              fb_less_2d_gpu_standalone.ncd
Physical constraint file: fb_less_2d_gpu_standalone.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.889ns (period - min period limit)
  Period: 8.889ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 
4.16666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4610 paths analyzed, 496 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.647ns.
--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/blue_7 (SLICE_X42Y97.D4), 599 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_col_reg/r_q_5 (FF)
  Destination:          vga_ctrl_i/blue_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      5.382ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.593 - 0.623)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_col_reg/r_q_5 to vga_ctrl_i/blue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.BQ      Tcko                  0.525   fb_less_2d_gpu_i/rect_col_reg/r_q<7>
                                                       fb_less_2d_gpu_i/rect_col_reg/r_q_5
    SLICE_X36Y94.B2      net (fanout=4)        0.987   fb_less_2d_gpu_i/rect_col_reg/r_q<5>
    SLICE_X36Y94.COUT    Topcyb                0.448   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_lut<5>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
    SLICE_X36Y95.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
    SLICE_X36Y95.BMUX    Tcinb                 0.277   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
    SLICE_X32Y96.A1      net (fanout=1)        1.024   fb_less_2d_gpu_i/rect_col_r[15]_rect_width_r[15]_add_61_OUT<9>
    SLICE_X32Y96.BMUX    Topab                 0.570   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_lutdi4
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_cy<5>
    SLICE_X42Y97.D4      net (fanout=3)        1.199   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
    SLICE_X42Y97.CLK     Tas                   0.349   vga_ctrl_i/blue<7>
                                                       fb_less_2d_gpu_i/rgb_o<17>1
                                                       vga_ctrl_i/blue_7
    -------------------------------------------------  ---------------------------
    Total                                      5.382ns (2.169ns logic, 3.213ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_col_reg/r_q_5 (FF)
  Destination:          vga_ctrl_i/blue_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      5.377ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.593 - 0.623)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_col_reg/r_q_5 to vga_ctrl_i/blue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.BQ      Tcko                  0.525   fb_less_2d_gpu_i/rect_col_reg/r_q<7>
                                                       fb_less_2d_gpu_i/rect_col_reg/r_q_5
    SLICE_X36Y94.B2      net (fanout=4)        0.987   fb_less_2d_gpu_i/rect_col_reg/r_q<5>
    SLICE_X36Y94.COUT    Topcyb                0.448   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_lut<5>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
    SLICE_X36Y95.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
    SLICE_X36Y95.BMUX    Tcinb                 0.277   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
    SLICE_X32Y96.A1      net (fanout=1)        1.024   fb_less_2d_gpu_i/rect_col_r[15]_rect_width_r[15]_add_61_OUT<9>
    SLICE_X32Y96.BMUX    Topab                 0.565   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_lut<4>
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_cy<5>
    SLICE_X42Y97.D4      net (fanout=3)        1.199   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
    SLICE_X42Y97.CLK     Tas                   0.349   vga_ctrl_i/blue<7>
                                                       fb_less_2d_gpu_i/rgb_o<17>1
                                                       vga_ctrl_i/blue_7
    -------------------------------------------------  ---------------------------
    Total                                      5.377ns (2.164ns logic, 3.213ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_col_reg/r_q_5 (FF)
  Destination:          vga_ctrl_i/blue_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      5.358ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.593 - 0.623)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_col_reg/r_q_5 to vga_ctrl_i/blue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.BQ      Tcko                  0.525   fb_less_2d_gpu_i/rect_col_reg/r_q<7>
                                                       fb_less_2d_gpu_i/rect_col_reg/r_q_5
    SLICE_X36Y94.B2      net (fanout=4)        0.987   fb_less_2d_gpu_i/rect_col_reg/r_q<5>
    SLICE_X36Y94.COUT    Topcyb                0.448   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_lut<5>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
    SLICE_X36Y95.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
    SLICE_X36Y95.CMUX    Tcinc                 0.289   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
    SLICE_X32Y96.A2      net (fanout=1)        0.988   fb_less_2d_gpu_i/rect_col_r[15]_rect_width_r[15]_add_61_OUT<10>
    SLICE_X32Y96.BMUX    Topab                 0.570   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_lutdi4
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_cy<5>
    SLICE_X42Y97.D4      net (fanout=3)        1.199   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
    SLICE_X42Y97.CLK     Tas                   0.349   vga_ctrl_i/blue<7>
                                                       fb_less_2d_gpu_i/rgb_o<17>1
                                                       vga_ctrl_i/blue_7
    -------------------------------------------------  ---------------------------
    Total                                      5.358ns (2.181ns logic, 3.177ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/blue_7 (SLICE_X42Y97.D5), 632 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_height_reg/r_q_4 (FF)
  Destination:          vga_ctrl_i/blue_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      5.242ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.593 - 0.623)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_height_reg/r_q_4 to vga_ctrl_i/blue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.AMUX    Tshcko                0.576   fb_less_2d_gpu_i/rect_col_reg/r_q<7>
                                                       fb_less_2d_gpu_i/rect_height_reg/r_q_4
    SLICE_X38Y95.A1      net (fanout=2)        1.251   fb_less_2d_gpu_i/rect_height_reg/r_q<4>
    SLICE_X38Y95.COUT    Topcya                0.474   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_lut<4>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
    SLICE_X38Y96.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
    SLICE_X38Y96.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
    SLICE_X38Y97.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
    SLICE_X38Y97.CMUX    Tcinc                 0.279   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_63_OUT<15>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_xor<15>
    SLICE_X40Y96.B2      net (fanout=1)        0.803   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_63_OUT<14>
    SLICE_X40Y96.BMUX    Topbb                 0.529   fb_less_2d_gpu_i/rect_row_r[15]_GND_6_o_LessThan_65_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_row_r[15]_GND_6_o_LessThan_65_o_lut<5>
                                                       fb_less_2d_gpu_i/Mcompar_rect_row_r[15]_GND_6_o_LessThan_65_o_cy<5>
    SLICE_X42Y97.D5      net (fanout=3)        0.882   fb_less_2d_gpu_i/rect_row_r[15]_GND_6_o_LessThan_65_o
    SLICE_X42Y97.CLK     Tas                   0.349   vga_ctrl_i/blue<7>
                                                       fb_less_2d_gpu_i/rgb_o<17>1
                                                       vga_ctrl_i/blue_7
    -------------------------------------------------  ---------------------------
    Total                                      5.242ns (2.300ns logic, 2.942ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_height_reg/r_q_4 (FF)
  Destination:          vga_ctrl_i/blue_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      5.139ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.593 - 0.623)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_height_reg/r_q_4 to vga_ctrl_i/blue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.AMUX    Tshcko                0.576   fb_less_2d_gpu_i/rect_col_reg/r_q<7>
                                                       fb_less_2d_gpu_i/rect_height_reg/r_q_4
    SLICE_X38Y95.A1      net (fanout=2)        1.251   fb_less_2d_gpu_i/rect_height_reg/r_q<4>
    SLICE_X38Y95.COUT    Topcya                0.474   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_lut<4>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
    SLICE_X38Y96.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
    SLICE_X38Y96.BMUX    Tcinb                 0.310   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
    SLICE_X40Y96.A2      net (fanout=1)        0.724   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_63_OUT<9>
    SLICE_X40Y96.BMUX    Topab                 0.570   fb_less_2d_gpu_i/rect_row_r[15]_GND_6_o_LessThan_65_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_row_r[15]_GND_6_o_LessThan_65_o_lutdi4
                                                       fb_less_2d_gpu_i/Mcompar_rect_row_r[15]_GND_6_o_LessThan_65_o_cy<5>
    SLICE_X42Y97.D5      net (fanout=3)        0.882   fb_less_2d_gpu_i/rect_row_r[15]_GND_6_o_LessThan_65_o
    SLICE_X42Y97.CLK     Tas                   0.349   vga_ctrl_i/blue<7>
                                                       fb_less_2d_gpu_i/rgb_o<17>1
                                                       vga_ctrl_i/blue_7
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (2.279ns logic, 2.860ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_height_reg/r_q_4 (FF)
  Destination:          vga_ctrl_i/blue_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      5.134ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.593 - 0.623)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_height_reg/r_q_4 to vga_ctrl_i/blue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.AMUX    Tshcko                0.576   fb_less_2d_gpu_i/rect_col_reg/r_q<7>
                                                       fb_less_2d_gpu_i/rect_height_reg/r_q_4
    SLICE_X38Y95.A1      net (fanout=2)        1.251   fb_less_2d_gpu_i/rect_height_reg/r_q<4>
    SLICE_X38Y95.COUT    Topcya                0.474   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_lut<4>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
    SLICE_X38Y96.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
    SLICE_X38Y96.BMUX    Tcinb                 0.310   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
    SLICE_X40Y96.A2      net (fanout=1)        0.724   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_63_OUT<9>
    SLICE_X40Y96.BMUX    Topab                 0.565   fb_less_2d_gpu_i/rect_row_r[15]_GND_6_o_LessThan_65_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_row_r[15]_GND_6_o_LessThan_65_o_lut<4>
                                                       fb_less_2d_gpu_i/Mcompar_rect_row_r[15]_GND_6_o_LessThan_65_o_cy<5>
    SLICE_X42Y97.D5      net (fanout=3)        0.882   fb_less_2d_gpu_i/rect_row_r[15]_GND_6_o_LessThan_65_o
    SLICE_X42Y97.CLK     Tas                   0.349   vga_ctrl_i/blue<7>
                                                       fb_less_2d_gpu_i/rgb_o<17>1
                                                       vga_ctrl_i/blue_7
    -------------------------------------------------  ---------------------------
    Total                                      5.134ns (2.274ns logic, 2.860ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/phase_reg/r_q_0 (SLICE_X39Y97.A2), 632 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_height_reg/r_q_4 (FF)
  Destination:          fb_less_2d_gpu_i/phase_reg/r_q_0 (FF)
  Requirement:          8.888ns
  Data Path Delay:      5.200ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.595 - 0.623)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_height_reg/r_q_4 to fb_less_2d_gpu_i/phase_reg/r_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.AMUX    Tshcko                0.576   fb_less_2d_gpu_i/rect_col_reg/r_q<7>
                                                       fb_less_2d_gpu_i/rect_height_reg/r_q_4
    SLICE_X38Y95.A1      net (fanout=2)        1.251   fb_less_2d_gpu_i/rect_height_reg/r_q<4>
    SLICE_X38Y95.COUT    Topcya                0.474   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_lut<4>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
    SLICE_X38Y96.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
    SLICE_X38Y96.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
    SLICE_X38Y97.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
    SLICE_X38Y97.CMUX    Tcinc                 0.279   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_63_OUT<15>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_xor<15>
    SLICE_X40Y96.B2      net (fanout=1)        0.803   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_63_OUT<14>
    SLICE_X40Y96.BMUX    Topbb                 0.529   fb_less_2d_gpu_i/rect_row_r[15]_GND_6_o_LessThan_65_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_row_r[15]_GND_6_o_LessThan_65_o_lut<5>
                                                       fb_less_2d_gpu_i/Mcompar_rect_row_r[15]_GND_6_o_LessThan_65_o_cy<5>
    SLICE_X39Y97.A2      net (fanout=3)        0.816   fb_less_2d_gpu_i/rect_row_r[15]_GND_6_o_LessThan_65_o
    SLICE_X39Y97.CLK     Tas                   0.373   fb_less_2d_gpu_i/phase_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Mmux_phase_s11
                                                       fb_less_2d_gpu_i/phase_reg/r_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (2.324ns logic, 2.876ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_height_reg/r_q_4 (FF)
  Destination:          fb_less_2d_gpu_i/phase_reg/r_q_0 (FF)
  Requirement:          8.888ns
  Data Path Delay:      5.097ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.595 - 0.623)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_height_reg/r_q_4 to fb_less_2d_gpu_i/phase_reg/r_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.AMUX    Tshcko                0.576   fb_less_2d_gpu_i/rect_col_reg/r_q<7>
                                                       fb_less_2d_gpu_i/rect_height_reg/r_q_4
    SLICE_X38Y95.A1      net (fanout=2)        1.251   fb_less_2d_gpu_i/rect_height_reg/r_q<4>
    SLICE_X38Y95.COUT    Topcya                0.474   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_lut<4>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
    SLICE_X38Y96.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
    SLICE_X38Y96.BMUX    Tcinb                 0.310   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
    SLICE_X40Y96.A2      net (fanout=1)        0.724   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_63_OUT<9>
    SLICE_X40Y96.BMUX    Topab                 0.570   fb_less_2d_gpu_i/rect_row_r[15]_GND_6_o_LessThan_65_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_row_r[15]_GND_6_o_LessThan_65_o_lutdi4
                                                       fb_less_2d_gpu_i/Mcompar_rect_row_r[15]_GND_6_o_LessThan_65_o_cy<5>
    SLICE_X39Y97.A2      net (fanout=3)        0.816   fb_less_2d_gpu_i/rect_row_r[15]_GND_6_o_LessThan_65_o
    SLICE_X39Y97.CLK     Tas                   0.373   fb_less_2d_gpu_i/phase_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Mmux_phase_s11
                                                       fb_less_2d_gpu_i/phase_reg/r_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.097ns (2.303ns logic, 2.794ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_height_reg/r_q_4 (FF)
  Destination:          fb_less_2d_gpu_i/phase_reg/r_q_0 (FF)
  Requirement:          8.888ns
  Data Path Delay:      5.092ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.595 - 0.623)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_height_reg/r_q_4 to fb_less_2d_gpu_i/phase_reg/r_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.AMUX    Tshcko                0.576   fb_less_2d_gpu_i/rect_col_reg/r_q<7>
                                                       fb_less_2d_gpu_i/rect_height_reg/r_q_4
    SLICE_X38Y95.A1      net (fanout=2)        1.251   fb_less_2d_gpu_i/rect_height_reg/r_q<4>
    SLICE_X38Y95.COUT    Topcya                0.474   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_lut<4>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
    SLICE_X38Y96.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<7>
    SLICE_X38Y96.BMUX    Tcinb                 0.310   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_63_OUT_cy<11>
    SLICE_X40Y96.A2      net (fanout=1)        0.724   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_63_OUT<9>
    SLICE_X40Y96.BMUX    Topab                 0.565   fb_less_2d_gpu_i/rect_row_r[15]_GND_6_o_LessThan_65_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_row_r[15]_GND_6_o_LessThan_65_o_lut<4>
                                                       fb_less_2d_gpu_i/Mcompar_rect_row_r[15]_GND_6_o_LessThan_65_o_cy<5>
    SLICE_X39Y97.A2      net (fanout=3)        0.816   fb_less_2d_gpu_i/rect_row_r[15]_GND_6_o_LessThan_65_o
    SLICE_X39Y97.CLK     Tas                   0.373   fb_less_2d_gpu_i/phase_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Mmux_phase_s11
                                                       fb_less_2d_gpu_i/phase_reg/r_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (2.298ns logic, 2.794ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_8 (SLICE_X35Y99.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_ctrl_i/pixel_x_8 (FF)
  Destination:          vga_ctrl_i/pixel_x_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_ctrl_i/pixel_x_8 to vga_ctrl_i/pixel_x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y99.AQ      Tcko                  0.198   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/pixel_x_8
    SLICE_X35Y99.A6      net (fanout=6)        0.051   vga_ctrl_i/pixel_x<8>
    SLICE_X35Y99.CLK     Tah         (-Th)    -0.215   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/pixel_x_8_rstpot
                                                       vga_ctrl_i/pixel_x_8
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.413ns logic, 0.051ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/phase_reg/r_q_0 (SLICE_X39Y97.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/phase_reg/r_q_0 (FF)
  Destination:          fb_less_2d_gpu_i/phase_reg/r_q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/phase_reg/r_q_0 to fb_less_2d_gpu_i/phase_reg/r_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y97.AQ      Tcko                  0.198   fb_less_2d_gpu_i/phase_reg/r_q<1>
                                                       fb_less_2d_gpu_i/phase_reg/r_q_0
    SLICE_X39Y97.A6      net (fanout=35)       0.052   fb_less_2d_gpu_i/phase_reg/r_q<0>
    SLICE_X39Y97.CLK     Tah         (-Th)    -0.215   fb_less_2d_gpu_i/phase_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Mmux_phase_s11
                                                       fb_less_2d_gpu_i/phase_reg/r_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.413ns logic, 0.052ns route)
                                                       (88.8% logic, 11.2% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/phase_0 (SLICE_X35Y100.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_ctrl_i/phase_0 (FF)
  Destination:          vga_ctrl_i/phase_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_ctrl_i/phase_0 to vga_ctrl_i/phase_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y100.AQ     Tcko                  0.198   vga_ctrl_i/phase<1>
                                                       vga_ctrl_i/phase_0
    SLICE_X35Y100.A6     net (fanout=14)       0.054   vga_ctrl_i/phase<0>
    SLICE_X35Y100.CLK    Tah         (-Th)    -0.215   vga_ctrl_i/phase<1>
                                                       vga_ctrl_i/Mcount_phase_xor<0>11_INV_0
                                                       vga_ctrl_i/phase_0
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.413ns logic, 0.054ns route)
                                                       (88.4% logic, 11.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Location pin: RAMB16_X2Y40.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Location pin: RAMB16_X3Y44.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     37.037ns|     16.000ns|     23.529ns|            0|            0|            0|         4610|
| TS_clk_gen_clk_fx             |      8.889ns|      5.647ns|          N/A|            0|            0|         4610|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_24MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_24MHz_i    |    5.647|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4610 paths, 0 nets, and 651 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 18 15:21:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 266 MB



