Classic Timing Analyzer report for nBitAddSub_sch
Sun Mar 08 22:08:25 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.610 ns   ; M    ; C  ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C4F324C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 15.610 ns       ; M    ; C    ;
; N/A   ; None              ; 15.204 ns       ; M    ; s[3] ;
; N/A   ; None              ; 14.666 ns       ; M    ; s[2] ;
; N/A   ; None              ; 14.070 ns       ; M    ; s[1] ;
; N/A   ; None              ; 13.839 ns       ; b[0] ; C    ;
; N/A   ; None              ; 13.699 ns       ; b[2] ; C    ;
; N/A   ; None              ; 13.433 ns       ; b[0] ; s[3] ;
; N/A   ; None              ; 13.293 ns       ; b[2] ; s[3] ;
; N/A   ; None              ; 13.234 ns       ; a[1] ; C    ;
; N/A   ; None              ; 13.100 ns       ; b[3] ; C    ;
; N/A   ; None              ; 12.990 ns       ; a[0] ; C    ;
; N/A   ; None              ; 12.989 ns       ; b[1] ; C    ;
; N/A   ; None              ; 12.976 ns       ; a[2] ; C    ;
; N/A   ; None              ; 12.960 ns       ; b[0] ; s[2] ;
; N/A   ; None              ; 12.828 ns       ; a[1] ; s[3] ;
; N/A   ; None              ; 12.733 ns       ; a[3] ; C    ;
; N/A   ; None              ; 12.584 ns       ; a[0] ; s[3] ;
; N/A   ; None              ; 12.583 ns       ; b[1] ; s[3] ;
; N/A   ; None              ; 12.570 ns       ; a[2] ; s[3] ;
; N/A   ; None              ; 12.364 ns       ; b[0] ; s[1] ;
; N/A   ; None              ; 12.355 ns       ; a[1] ; s[2] ;
; N/A   ; None              ; 12.307 ns       ; b[2] ; s[2] ;
; N/A   ; None              ; 12.176 ns       ; b[3] ; s[3] ;
; N/A   ; None              ; 12.111 ns       ; a[0] ; s[2] ;
; N/A   ; None              ; 12.110 ns       ; b[1] ; s[2] ;
; N/A   ; None              ; 12.032 ns       ; b[1] ; s[1] ;
; N/A   ; None              ; 11.884 ns       ; b[0] ; s[0] ;
; N/A   ; None              ; 11.814 ns       ; a[3] ; s[3] ;
; N/A   ; None              ; 11.764 ns       ; a[1] ; s[1] ;
; N/A   ; None              ; 11.579 ns       ; a[2] ; s[2] ;
; N/A   ; None              ; 11.515 ns       ; a[0] ; s[1] ;
; N/A   ; None              ; 11.034 ns       ; a[0] ; s[0] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 08 22:08:24 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nBitAddSub_sch -c nBitAddSub_sch --timing_analysis_only
Info: Longest tpd from source pin "M" to destination pin "C" is 15.610 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L16; Fanout = 5; PIN Node = 'M'
    Info: 2: + IC(7.366 ns) + CELL(0.292 ns) = 9.127 ns; Loc. = LC_X8_Y1_N7; Fanout = 3; COMB Node = 'inst5'
    Info: 3: + IC(0.424 ns) + CELL(0.575 ns) = 10.126 ns; Loc. = LC_X8_Y1_N2; Fanout = 2; COMB Node = 'FullAdder_sch:inst2|inst4~32COUT1'
    Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 10.206 ns; Loc. = LC_X8_Y1_N3; Fanout = 1; COMB Node = 'FullAdder_sch:inst2|inst4~30COUT1'
    Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 10.814 ns; Loc. = LC_X8_Y1_N4; Fanout = 1; COMB Node = 'FullAdder_sch:inst2|inst4~27'
    Info: 6: + IC(2.688 ns) + CELL(2.108 ns) = 15.610 ns; Loc. = PIN_V12; Fanout = 0; PIN Node = 'C'
    Info: Total cell delay = 5.132 ns ( 32.88 % )
    Info: Total interconnect delay = 10.478 ns ( 67.12 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 124 megabytes
    Info: Processing ended: Sun Mar 08 22:08:25 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


