<pb_type name="DPRAM32" num_pb="1" blif_model=".subckt DPRAM32">
  <clock  name="CLK" num_pins="1" />

  <!-- A1 - Read port -->
  <input  name="A"  num_pins="5" />
  <output name="O"  num_pins="1" />

  <delay_matrix type="max" in_port="A" out_port="O">
    {iopath_A1_O5}
    {iopath_A2_O5}
    {iopath_A3_O5}
    {iopath_A4_O5}
    {iopath_A5_O5}
  </delay_matrix>

  <!-- B1 - Write Port -->
  <input  name="WA" num_pins="5" />
  <input  name="DI" num_pins="1" />
  <input  name="WE" num_pins="1" />

  <T_setup      value="10e-12" port="WA"    clock="CLK"  />
  <T_clock_to_Q   max="10e-12" port="WA"    clock="CLK"  />
  <delay_constant max="10e-12" in_port="WA" out_port="O" />

  <T_setup      value="10e-12" port="WE"    clock="CLK"  />
  <T_clock_to_Q   max="10e-12" port="WE"    clock="CLK"  />
  <delay_constant max="10e-12" in_port="WE" out_port="O" />

  <T_setup      value="10e-12" port="DI"    clock="CLK"  />
  <T_clock_to_Q   max="10e-12" port="DI"    clock="CLK"  />
  <delay_constant max="10e-12" in_port="DI" out_port="O" />
  <metadata>
    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
    <meta name="type">bel</meta>
    <meta name="subtype">memory</meta>
  </metadata>
</pb_type>
