#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa8a8b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa8aa40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xa7d2d0 .functor NOT 1, L_0xad97a0, C4<0>, C4<0>, C4<0>;
L_0xad9580 .functor XOR 2, L_0xad9420, L_0xad94e0, C4<00>, C4<00>;
L_0xad9690 .functor XOR 2, L_0xad9580, L_0xad95f0, C4<00>, C4<00>;
v0xad4c10_0 .net *"_ivl_10", 1 0, L_0xad95f0;  1 drivers
v0xad4d10_0 .net *"_ivl_12", 1 0, L_0xad9690;  1 drivers
v0xad4df0_0 .net *"_ivl_2", 1 0, L_0xad7f30;  1 drivers
v0xad4eb0_0 .net *"_ivl_4", 1 0, L_0xad9420;  1 drivers
v0xad4f90_0 .net *"_ivl_6", 1 0, L_0xad94e0;  1 drivers
v0xad50c0_0 .net *"_ivl_8", 1 0, L_0xad9580;  1 drivers
v0xad51a0_0 .net "a", 0 0, v0xad1aa0_0;  1 drivers
v0xad5240_0 .net "b", 0 0, v0xad1b40_0;  1 drivers
v0xad52e0_0 .net "c", 0 0, v0xad1be0_0;  1 drivers
v0xad5380_0 .var "clk", 0 0;
v0xad5420_0 .net "d", 0 0, v0xad1d20_0;  1 drivers
v0xad54c0_0 .net "out_pos_dut", 0 0, L_0xad9180;  1 drivers
v0xad5560_0 .net "out_pos_ref", 0 0, L_0xad6a90;  1 drivers
v0xad5600_0 .net "out_sop_dut", 0 0, L_0xad80e0;  1 drivers
v0xad56a0_0 .net "out_sop_ref", 0 0, L_0xaac250;  1 drivers
v0xad5740_0 .var/2u "stats1", 223 0;
v0xad57e0_0 .var/2u "strobe", 0 0;
v0xad5880_0 .net "tb_match", 0 0, L_0xad97a0;  1 drivers
v0xad5950_0 .net "tb_mismatch", 0 0, L_0xa7d2d0;  1 drivers
v0xad59f0_0 .net "wavedrom_enable", 0 0, v0xad1ff0_0;  1 drivers
v0xad5ac0_0 .net "wavedrom_title", 511 0, v0xad2090_0;  1 drivers
L_0xad7f30 .concat [ 1 1 0 0], L_0xad6a90, L_0xaac250;
L_0xad9420 .concat [ 1 1 0 0], L_0xad6a90, L_0xaac250;
L_0xad94e0 .concat [ 1 1 0 0], L_0xad9180, L_0xad80e0;
L_0xad95f0 .concat [ 1 1 0 0], L_0xad6a90, L_0xaac250;
L_0xad97a0 .cmp/eeq 2, L_0xad7f30, L_0xad9690;
S_0xa8abd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xa8aa40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa7d6b0 .functor AND 1, v0xad1be0_0, v0xad1d20_0, C4<1>, C4<1>;
L_0xa7da90 .functor NOT 1, v0xad1aa0_0, C4<0>, C4<0>, C4<0>;
L_0xa7de70 .functor NOT 1, v0xad1b40_0, C4<0>, C4<0>, C4<0>;
L_0xa7e0f0 .functor AND 1, L_0xa7da90, L_0xa7de70, C4<1>, C4<1>;
L_0xa95440 .functor AND 1, L_0xa7e0f0, v0xad1be0_0, C4<1>, C4<1>;
L_0xaac250 .functor OR 1, L_0xa7d6b0, L_0xa95440, C4<0>, C4<0>;
L_0xad5f10 .functor NOT 1, v0xad1b40_0, C4<0>, C4<0>, C4<0>;
L_0xad5f80 .functor OR 1, L_0xad5f10, v0xad1d20_0, C4<0>, C4<0>;
L_0xad6090 .functor AND 1, v0xad1be0_0, L_0xad5f80, C4<1>, C4<1>;
L_0xad6150 .functor NOT 1, v0xad1aa0_0, C4<0>, C4<0>, C4<0>;
L_0xad6220 .functor OR 1, L_0xad6150, v0xad1b40_0, C4<0>, C4<0>;
L_0xad6290 .functor AND 1, L_0xad6090, L_0xad6220, C4<1>, C4<1>;
L_0xad6410 .functor NOT 1, v0xad1b40_0, C4<0>, C4<0>, C4<0>;
L_0xad6480 .functor OR 1, L_0xad6410, v0xad1d20_0, C4<0>, C4<0>;
L_0xad63a0 .functor AND 1, v0xad1be0_0, L_0xad6480, C4<1>, C4<1>;
L_0xad6610 .functor NOT 1, v0xad1aa0_0, C4<0>, C4<0>, C4<0>;
L_0xad6710 .functor OR 1, L_0xad6610, v0xad1d20_0, C4<0>, C4<0>;
L_0xad67d0 .functor AND 1, L_0xad63a0, L_0xad6710, C4<1>, C4<1>;
L_0xad6980 .functor XNOR 1, L_0xad6290, L_0xad67d0, C4<0>, C4<0>;
v0xa7cc00_0 .net *"_ivl_0", 0 0, L_0xa7d6b0;  1 drivers
v0xa7d000_0 .net *"_ivl_12", 0 0, L_0xad5f10;  1 drivers
v0xa7d3e0_0 .net *"_ivl_14", 0 0, L_0xad5f80;  1 drivers
v0xa7d7c0_0 .net *"_ivl_16", 0 0, L_0xad6090;  1 drivers
v0xa7dba0_0 .net *"_ivl_18", 0 0, L_0xad6150;  1 drivers
v0xa7df80_0 .net *"_ivl_2", 0 0, L_0xa7da90;  1 drivers
v0xa7e200_0 .net *"_ivl_20", 0 0, L_0xad6220;  1 drivers
v0xad0010_0 .net *"_ivl_24", 0 0, L_0xad6410;  1 drivers
v0xad00f0_0 .net *"_ivl_26", 0 0, L_0xad6480;  1 drivers
v0xad01d0_0 .net *"_ivl_28", 0 0, L_0xad63a0;  1 drivers
v0xad02b0_0 .net *"_ivl_30", 0 0, L_0xad6610;  1 drivers
v0xad0390_0 .net *"_ivl_32", 0 0, L_0xad6710;  1 drivers
v0xad0470_0 .net *"_ivl_36", 0 0, L_0xad6980;  1 drivers
L_0x7fbe5832e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xad0530_0 .net *"_ivl_38", 0 0, L_0x7fbe5832e018;  1 drivers
v0xad0610_0 .net *"_ivl_4", 0 0, L_0xa7de70;  1 drivers
v0xad06f0_0 .net *"_ivl_6", 0 0, L_0xa7e0f0;  1 drivers
v0xad07d0_0 .net *"_ivl_8", 0 0, L_0xa95440;  1 drivers
v0xad08b0_0 .net "a", 0 0, v0xad1aa0_0;  alias, 1 drivers
v0xad0970_0 .net "b", 0 0, v0xad1b40_0;  alias, 1 drivers
v0xad0a30_0 .net "c", 0 0, v0xad1be0_0;  alias, 1 drivers
v0xad0af0_0 .net "d", 0 0, v0xad1d20_0;  alias, 1 drivers
v0xad0bb0_0 .net "out_pos", 0 0, L_0xad6a90;  alias, 1 drivers
v0xad0c70_0 .net "out_sop", 0 0, L_0xaac250;  alias, 1 drivers
v0xad0d30_0 .net "pos0", 0 0, L_0xad6290;  1 drivers
v0xad0df0_0 .net "pos1", 0 0, L_0xad67d0;  1 drivers
L_0xad6a90 .functor MUXZ 1, L_0x7fbe5832e018, L_0xad6290, L_0xad6980, C4<>;
S_0xad0f70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xa8aa40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xad1aa0_0 .var "a", 0 0;
v0xad1b40_0 .var "b", 0 0;
v0xad1be0_0 .var "c", 0 0;
v0xad1c80_0 .net "clk", 0 0, v0xad5380_0;  1 drivers
v0xad1d20_0 .var "d", 0 0;
v0xad1e10_0 .var/2u "fail", 0 0;
v0xad1eb0_0 .var/2u "fail1", 0 0;
v0xad1f50_0 .net "tb_match", 0 0, L_0xad97a0;  alias, 1 drivers
v0xad1ff0_0 .var "wavedrom_enable", 0 0;
v0xad2090_0 .var "wavedrom_title", 511 0;
E_0xa89220/0 .event negedge, v0xad1c80_0;
E_0xa89220/1 .event posedge, v0xad1c80_0;
E_0xa89220 .event/or E_0xa89220/0, E_0xa89220/1;
S_0xad12a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xad0f70;
 .timescale -12 -12;
v0xad14e0_0 .var/2s "i", 31 0;
E_0xa890c0 .event posedge, v0xad1c80_0;
S_0xad15e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xad0f70;
 .timescale -12 -12;
v0xad17e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xad18c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xad0f70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xad2270 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xa8aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xad6c40 .functor NOT 1, v0xad1aa0_0, C4<0>, C4<0>, C4<0>;
L_0xad6cd0 .functor NOT 1, v0xad1b40_0, C4<0>, C4<0>, C4<0>;
L_0xad6e70 .functor AND 1, L_0xad6c40, L_0xad6cd0, C4<1>, C4<1>;
L_0xad6f80 .functor NOT 1, v0xad1be0_0, C4<0>, C4<0>, C4<0>;
L_0xad7130 .functor AND 1, L_0xad6e70, L_0xad6f80, C4<1>, C4<1>;
L_0xad7240 .functor AND 1, L_0xad7130, v0xad1d20_0, C4<1>, C4<1>;
L_0xad7450 .functor NOT 1, v0xad1aa0_0, C4<0>, C4<0>, C4<0>;
L_0xad75d0 .functor NOT 1, v0xad1b40_0, C4<0>, C4<0>, C4<0>;
L_0xad7690 .functor AND 1, L_0xad7450, L_0xad75d0, C4<1>, C4<1>;
L_0xad77a0 .functor AND 1, L_0xad7690, v0xad1be0_0, C4<1>, C4<1>;
L_0xad78c0 .functor NOT 1, v0xad1d20_0, C4<0>, C4<0>, C4<0>;
L_0xad7930 .functor AND 1, L_0xad77a0, L_0xad78c0, C4<1>, C4<1>;
L_0xad7a60 .functor OR 1, L_0xad7240, L_0xad7930, C4<0>, C4<0>;
L_0xad7b70 .functor NOT 1, v0xad1b40_0, C4<0>, C4<0>, C4<0>;
L_0xad79f0 .functor AND 1, v0xad1aa0_0, L_0xad7b70, C4<1>, C4<1>;
L_0xad7cb0 .functor NOT 1, v0xad1be0_0, C4<0>, C4<0>, C4<0>;
L_0xad7db0 .functor AND 1, L_0xad79f0, L_0xad7cb0, C4<1>, C4<1>;
L_0xad7ec0 .functor NOT 1, v0xad1d20_0, C4<0>, C4<0>, C4<0>;
L_0xad7fd0 .functor AND 1, L_0xad7db0, L_0xad7ec0, C4<1>, C4<1>;
L_0xad80e0 .functor OR 1, L_0xad7a60, L_0xad7fd0, C4<0>, C4<0>;
L_0xad82f0 .functor OR 1, v0xad1aa0_0, v0xad1b40_0, C4<0>, C4<0>;
L_0xad8360 .functor OR 1, L_0xad82f0, v0xad1be0_0, C4<0>, C4<0>;
L_0xad84e0 .functor NOT 1, v0xad1d20_0, C4<0>, C4<0>, C4<0>;
L_0xad8550 .functor OR 1, L_0xad8360, L_0xad84e0, C4<0>, C4<0>;
L_0xad8730 .functor OR 1, v0xad1aa0_0, v0xad1b40_0, C4<0>, C4<0>;
L_0xad87a0 .functor NOT 1, v0xad1be0_0, C4<0>, C4<0>, C4<0>;
L_0xad88f0 .functor OR 1, L_0xad8730, L_0xad87a0, C4<0>, C4<0>;
L_0xad8a00 .functor OR 1, L_0xad88f0, v0xad1d20_0, C4<0>, C4<0>;
L_0xad8bb0 .functor AND 1, L_0xad8550, L_0xad8a00, C4<1>, C4<1>;
L_0xad8cc0 .functor NOT 1, v0xad1b40_0, C4<0>, C4<0>, C4<0>;
L_0xad8e30 .functor OR 1, v0xad1aa0_0, L_0xad8cc0, C4<0>, C4<0>;
L_0xad8ef0 .functor OR 1, L_0xad8e30, v0xad1be0_0, C4<0>, C4<0>;
L_0xad90c0 .functor OR 1, L_0xad8ef0, v0xad1d20_0, C4<0>, C4<0>;
L_0xad9180 .functor AND 1, L_0xad8bb0, L_0xad90c0, C4<1>, C4<1>;
v0xad2430_0 .net *"_ivl_0", 0 0, L_0xad6c40;  1 drivers
v0xad2510_0 .net *"_ivl_10", 0 0, L_0xad7240;  1 drivers
v0xad25f0_0 .net *"_ivl_12", 0 0, L_0xad7450;  1 drivers
v0xad26e0_0 .net *"_ivl_14", 0 0, L_0xad75d0;  1 drivers
v0xad27c0_0 .net *"_ivl_16", 0 0, L_0xad7690;  1 drivers
v0xad28f0_0 .net *"_ivl_18", 0 0, L_0xad77a0;  1 drivers
v0xad29d0_0 .net *"_ivl_2", 0 0, L_0xad6cd0;  1 drivers
v0xad2ab0_0 .net *"_ivl_20", 0 0, L_0xad78c0;  1 drivers
v0xad2b90_0 .net *"_ivl_22", 0 0, L_0xad7930;  1 drivers
v0xad2d00_0 .net *"_ivl_24", 0 0, L_0xad7a60;  1 drivers
v0xad2de0_0 .net *"_ivl_26", 0 0, L_0xad7b70;  1 drivers
v0xad2ec0_0 .net *"_ivl_28", 0 0, L_0xad79f0;  1 drivers
v0xad2fa0_0 .net *"_ivl_30", 0 0, L_0xad7cb0;  1 drivers
v0xad3080_0 .net *"_ivl_32", 0 0, L_0xad7db0;  1 drivers
v0xad3160_0 .net *"_ivl_34", 0 0, L_0xad7ec0;  1 drivers
v0xad3240_0 .net *"_ivl_36", 0 0, L_0xad7fd0;  1 drivers
v0xad3320_0 .net *"_ivl_4", 0 0, L_0xad6e70;  1 drivers
v0xad3510_0 .net *"_ivl_40", 0 0, L_0xad82f0;  1 drivers
v0xad35f0_0 .net *"_ivl_42", 0 0, L_0xad8360;  1 drivers
v0xad36d0_0 .net *"_ivl_44", 0 0, L_0xad84e0;  1 drivers
v0xad37b0_0 .net *"_ivl_46", 0 0, L_0xad8550;  1 drivers
v0xad3890_0 .net *"_ivl_48", 0 0, L_0xad8730;  1 drivers
v0xad3970_0 .net *"_ivl_50", 0 0, L_0xad87a0;  1 drivers
v0xad3a50_0 .net *"_ivl_52", 0 0, L_0xad88f0;  1 drivers
v0xad3b30_0 .net *"_ivl_54", 0 0, L_0xad8a00;  1 drivers
v0xad3c10_0 .net *"_ivl_56", 0 0, L_0xad8bb0;  1 drivers
v0xad3cf0_0 .net *"_ivl_58", 0 0, L_0xad8cc0;  1 drivers
v0xad3dd0_0 .net *"_ivl_6", 0 0, L_0xad6f80;  1 drivers
v0xad3eb0_0 .net *"_ivl_60", 0 0, L_0xad8e30;  1 drivers
v0xad3f90_0 .net *"_ivl_62", 0 0, L_0xad8ef0;  1 drivers
v0xad4070_0 .net *"_ivl_64", 0 0, L_0xad90c0;  1 drivers
v0xad4150_0 .net *"_ivl_8", 0 0, L_0xad7130;  1 drivers
v0xad4230_0 .net "a", 0 0, v0xad1aa0_0;  alias, 1 drivers
v0xad44e0_0 .net "b", 0 0, v0xad1b40_0;  alias, 1 drivers
v0xad45d0_0 .net "c", 0 0, v0xad1be0_0;  alias, 1 drivers
v0xad46c0_0 .net "d", 0 0, v0xad1d20_0;  alias, 1 drivers
v0xad47b0_0 .net "out_pos", 0 0, L_0xad9180;  alias, 1 drivers
v0xad4870_0 .net "out_sop", 0 0, L_0xad80e0;  alias, 1 drivers
S_0xad49f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xa8aa40;
 .timescale -12 -12;
E_0xa729f0 .event anyedge, v0xad57e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xad57e0_0;
    %nor/r;
    %assign/vec4 v0xad57e0_0, 0;
    %wait E_0xa729f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xad0f70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad1e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad1eb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xad0f70;
T_4 ;
    %wait E_0xa89220;
    %load/vec4 v0xad1f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad1e10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xad0f70;
T_5 ;
    %wait E_0xa890c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
    %wait E_0xa890c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
    %wait E_0xa890c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
    %wait E_0xa890c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
    %wait E_0xa890c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
    %wait E_0xa890c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
    %wait E_0xa890c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
    %wait E_0xa890c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
    %wait E_0xa890c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
    %wait E_0xa890c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
    %wait E_0xa890c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
    %wait E_0xa890c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
    %wait E_0xa890c0;
    %load/vec4 v0xad1e10_0;
    %store/vec4 v0xad1eb0_0, 0, 1;
    %fork t_1, S_0xad12a0;
    %jmp t_0;
    .scope S_0xad12a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xad14e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xad14e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xa890c0;
    %load/vec4 v0xad14e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xad14e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xad14e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xad0f70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa89220;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xad1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad1b40_0, 0;
    %assign/vec4 v0xad1aa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xad1e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xad1eb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xa8aa40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad5380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad57e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xa8aa40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xad5380_0;
    %inv;
    %store/vec4 v0xad5380_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xa8aa40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xad1c80_0, v0xad5950_0, v0xad51a0_0, v0xad5240_0, v0xad52e0_0, v0xad5420_0, v0xad56a0_0, v0xad5600_0, v0xad5560_0, v0xad54c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xa8aa40;
T_9 ;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xad5740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xa8aa40;
T_10 ;
    %wait E_0xa89220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xad5740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad5740_0, 4, 32;
    %load/vec4 v0xad5880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad5740_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xad5740_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad5740_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xad56a0_0;
    %load/vec4 v0xad56a0_0;
    %load/vec4 v0xad5600_0;
    %xor;
    %load/vec4 v0xad56a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad5740_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad5740_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xad5560_0;
    %load/vec4 v0xad5560_0;
    %load/vec4 v0xad54c0_0;
    %xor;
    %load/vec4 v0xad5560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad5740_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xad5740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad5740_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response1/top_module.sv";
