
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//more_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401998 <.init>:
  401998:	stp	x29, x30, [sp, #-16]!
  40199c:	mov	x29, sp
  4019a0:	bl	401f40 <tigetstr@plt+0x60>
  4019a4:	ldp	x29, x30, [sp], #16
  4019a8:	ret

Disassembly of section .plt:

00000000004019b0 <mbrtowc@plt-0x20>:
  4019b0:	stp	x16, x30, [sp, #-16]!
  4019b4:	adrp	x16, 417000 <tigetstr@plt+0x15120>
  4019b8:	ldr	x17, [x16, #4088]
  4019bc:	add	x16, x16, #0xff8
  4019c0:	br	x17
  4019c4:	nop
  4019c8:	nop
  4019cc:	nop

00000000004019d0 <mbrtowc@plt>:
  4019d0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  4019d4:	ldr	x17, [x16]
  4019d8:	add	x16, x16, #0x0
  4019dc:	br	x17

00000000004019e0 <memcpy@plt>:
  4019e0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  4019e4:	ldr	x17, [x16, #8]
  4019e8:	add	x16, x16, #0x8
  4019ec:	br	x17

00000000004019f0 <memmove@plt>:
  4019f0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  4019f4:	ldr	x17, [x16, #16]
  4019f8:	add	x16, x16, #0x10
  4019fc:	br	x17

0000000000401a00 <_exit@plt>:
  401a00:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a04:	ldr	x17, [x16, #24]
  401a08:	add	x16, x16, #0x18
  401a0c:	br	x17

0000000000401a10 <strlen@plt>:
  401a10:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a14:	ldr	x17, [x16, #32]
  401a18:	add	x16, x16, #0x20
  401a1c:	br	x17

0000000000401a20 <fputs@plt>:
  401a20:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a24:	ldr	x17, [x16, #40]
  401a28:	add	x16, x16, #0x28
  401a2c:	br	x17

0000000000401a30 <exit@plt>:
  401a30:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a34:	ldr	x17, [x16, #48]
  401a38:	add	x16, x16, #0x30
  401a3c:	br	x17

0000000000401a40 <dup@plt>:
  401a40:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a44:	ldr	x17, [x16, #56]
  401a48:	add	x16, x16, #0x38
  401a4c:	br	x17

0000000000401a50 <setupterm@plt>:
  401a50:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a54:	ldr	x17, [x16, #64]
  401a58:	add	x16, x16, #0x40
  401a5c:	br	x17

0000000000401a60 <sigprocmask@plt>:
  401a60:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a64:	ldr	x17, [x16, #72]
  401a68:	add	x16, x16, #0x48
  401a6c:	br	x17

0000000000401a70 <__sigsetjmp@plt>:
  401a70:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a74:	ldr	x17, [x16, #80]
  401a78:	add	x16, x16, #0x50
  401a7c:	br	x17

0000000000401a80 <putp@plt>:
  401a80:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a84:	ldr	x17, [x16, #88]
  401a88:	add	x16, x16, #0x58
  401a8c:	br	x17

0000000000401a90 <sprintf@plt>:
  401a90:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a94:	ldr	x17, [x16, #96]
  401a98:	add	x16, x16, #0x60
  401a9c:	br	x17

0000000000401aa0 <putc@plt>:
  401aa0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401aa4:	ldr	x17, [x16, #104]
  401aa8:	add	x16, x16, #0x68
  401aac:	br	x17

0000000000401ab0 <__cxa_atexit@plt>:
  401ab0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ab4:	ldr	x17, [x16, #112]
  401ab8:	add	x16, x16, #0x70
  401abc:	br	x17

0000000000401ac0 <fputc@plt>:
  401ac0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ac4:	ldr	x17, [x16, #120]
  401ac8:	add	x16, x16, #0x78
  401acc:	br	x17

0000000000401ad0 <kill@plt>:
  401ad0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ad4:	ldr	x17, [x16, #128]
  401ad8:	add	x16, x16, #0x80
  401adc:	br	x17

0000000000401ae0 <fork@plt>:
  401ae0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ae4:	ldr	x17, [x16, #136]
  401ae8:	add	x16, x16, #0x88
  401aec:	br	x17

0000000000401af0 <tcgetattr@plt>:
  401af0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401af4:	ldr	x17, [x16, #144]
  401af8:	add	x16, x16, #0x90
  401afc:	br	x17

0000000000401b00 <fileno@plt>:
  401b00:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b04:	ldr	x17, [x16, #152]
  401b08:	add	x16, x16, #0x98
  401b0c:	br	x17

0000000000401b10 <signal@plt>:
  401b10:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b14:	ldr	x17, [x16, #160]
  401b18:	add	x16, x16, #0xa0
  401b1c:	br	x17

0000000000401b20 <fclose@plt>:
  401b20:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b24:	ldr	x17, [x16, #168]
  401b28:	add	x16, x16, #0xa8
  401b2c:	br	x17

0000000000401b30 <fopen@plt>:
  401b30:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b34:	ldr	x17, [x16, #176]
  401b38:	add	x16, x16, #0xb0
  401b3c:	br	x17

0000000000401b40 <malloc@plt>:
  401b40:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b44:	ldr	x17, [x16, #184]
  401b48:	add	x16, x16, #0xb8
  401b4c:	br	x17

0000000000401b50 <wcwidth@plt>:
  401b50:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b54:	ldr	x17, [x16, #192]
  401b58:	add	x16, x16, #0xc0
  401b5c:	br	x17

0000000000401b60 <open@plt>:
  401b60:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b64:	ldr	x17, [x16, #200]
  401b68:	add	x16, x16, #0xc8
  401b6c:	br	x17

0000000000401b70 <tparm@plt>:
  401b70:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b74:	ldr	x17, [x16, #208]
  401b78:	add	x16, x16, #0xd0
  401b7c:	br	x17

0000000000401b80 <sigemptyset@plt>:
  401b80:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b84:	ldr	x17, [x16, #216]
  401b88:	add	x16, x16, #0xd8
  401b8c:	br	x17

0000000000401b90 <bindtextdomain@plt>:
  401b90:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b94:	ldr	x17, [x16, #224]
  401b98:	add	x16, x16, #0xe0
  401b9c:	br	x17

0000000000401ba0 <__libc_start_main@plt>:
  401ba0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ba4:	ldr	x17, [x16, #232]
  401ba8:	add	x16, x16, #0xe8
  401bac:	br	x17

0000000000401bb0 <tigetflag@plt>:
  401bb0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401bb4:	ldr	x17, [x16, #240]
  401bb8:	add	x16, x16, #0xf0
  401bbc:	br	x17

0000000000401bc0 <sleep@plt>:
  401bc0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401bc4:	ldr	x17, [x16, #248]
  401bc8:	add	x16, x16, #0xf8
  401bcc:	br	x17

0000000000401bd0 <realloc@plt>:
  401bd0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401bd4:	ldr	x17, [x16, #256]
  401bd8:	add	x16, x16, #0x100
  401bdc:	br	x17

0000000000401be0 <getc@plt>:
  401be0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401be4:	ldr	x17, [x16, #264]
  401be8:	add	x16, x16, #0x108
  401bec:	br	x17

0000000000401bf0 <strdup@plt>:
  401bf0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401bf4:	ldr	x17, [x16, #272]
  401bf8:	add	x16, x16, #0x110
  401bfc:	br	x17

0000000000401c00 <close@plt>:
  401c00:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c04:	ldr	x17, [x16, #280]
  401c08:	add	x16, x16, #0x118
  401c0c:	br	x17

0000000000401c10 <strrchr@plt>:
  401c10:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c14:	ldr	x17, [x16, #288]
  401c18:	add	x16, x16, #0x120
  401c1c:	br	x17

0000000000401c20 <__gmon_start__@plt>:
  401c20:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c24:	ldr	x17, [x16, #296]
  401c28:	add	x16, x16, #0x128
  401c2c:	br	x17

0000000000401c30 <fseek@plt>:
  401c30:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c34:	ldr	x17, [x16, #304]
  401c38:	add	x16, x16, #0x130
  401c3c:	br	x17

0000000000401c40 <abort@plt>:
  401c40:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c44:	ldr	x17, [x16, #312]
  401c48:	add	x16, x16, #0x138
  401c4c:	br	x17

0000000000401c50 <feof@plt>:
  401c50:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c54:	ldr	x17, [x16, #320]
  401c58:	add	x16, x16, #0x140
  401c5c:	br	x17

0000000000401c60 <puts@plt>:
  401c60:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c64:	ldr	x17, [x16, #328]
  401c68:	add	x16, x16, #0x148
  401c6c:	br	x17

0000000000401c70 <fread_unlocked@plt>:
  401c70:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c74:	ldr	x17, [x16, #336]
  401c78:	add	x16, x16, #0x150
  401c7c:	br	x17

0000000000401c80 <textdomain@plt>:
  401c80:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c84:	ldr	x17, [x16, #344]
  401c88:	add	x16, x16, #0x158
  401c8c:	br	x17

0000000000401c90 <execvp@plt>:
  401c90:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c94:	ldr	x17, [x16, #352]
  401c98:	add	x16, x16, #0x160
  401c9c:	br	x17

0000000000401ca0 <strcmp@plt>:
  401ca0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ca4:	ldr	x17, [x16, #360]
  401ca8:	add	x16, x16, #0x168
  401cac:	br	x17

0000000000401cb0 <warn@plt>:
  401cb0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401cb4:	ldr	x17, [x16, #368]
  401cb8:	add	x16, x16, #0x170
  401cbc:	br	x17

0000000000401cc0 <__ctype_b_loc@plt>:
  401cc0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401cc4:	ldr	x17, [x16, #376]
  401cc8:	add	x16, x16, #0x178
  401ccc:	br	x17

0000000000401cd0 <fread@plt>:
  401cd0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401cd4:	ldr	x17, [x16, #384]
  401cd8:	add	x16, x16, #0x180
  401cdc:	br	x17

0000000000401ce0 <free@plt>:
  401ce0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ce4:	ldr	x17, [x16, #392]
  401ce8:	add	x16, x16, #0x188
  401cec:	br	x17

0000000000401cf0 <ungetc@plt>:
  401cf0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401cf4:	ldr	x17, [x16, #400]
  401cf8:	add	x16, x16, #0x190
  401cfc:	br	x17

0000000000401d00 <__ctype_get_mb_cur_max@plt>:
  401d00:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d04:	ldr	x17, [x16, #408]
  401d08:	add	x16, x16, #0x198
  401d0c:	br	x17

0000000000401d10 <siglongjmp@plt>:
  401d10:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d14:	ldr	x17, [x16, #416]
  401d18:	add	x16, x16, #0x1a0
  401d1c:	br	x17

0000000000401d20 <fwrite@plt>:
  401d20:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d24:	ldr	x17, [x16, #424]
  401d28:	add	x16, x16, #0x1a8
  401d2c:	br	x17

0000000000401d30 <fcntl@plt>:
  401d30:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d34:	ldr	x17, [x16, #432]
  401d38:	add	x16, x16, #0x1b0
  401d3c:	br	x17

0000000000401d40 <wait@plt>:
  401d40:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d44:	ldr	x17, [x16, #440]
  401d48:	add	x16, x16, #0x1b8
  401d4c:	br	x17

0000000000401d50 <dcngettext@plt>:
  401d50:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d54:	ldr	x17, [x16, #448]
  401d58:	add	x16, x16, #0x1c0
  401d5c:	br	x17

0000000000401d60 <fflush@plt>:
  401d60:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d64:	ldr	x17, [x16, #456]
  401d68:	add	x16, x16, #0x1c8
  401d6c:	br	x17

0000000000401d70 <strcpy@plt>:
  401d70:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d74:	ldr	x17, [x16, #464]
  401d78:	add	x16, x16, #0x1d0
  401d7c:	br	x17

0000000000401d80 <warnx@plt>:
  401d80:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d84:	ldr	x17, [x16, #472]
  401d88:	add	x16, x16, #0x1d8
  401d8c:	br	x17

0000000000401d90 <read@plt>:
  401d90:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d94:	ldr	x17, [x16, #480]
  401d98:	add	x16, x16, #0x1e0
  401d9c:	br	x17

0000000000401da0 <tcsetattr@plt>:
  401da0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401da4:	ldr	x17, [x16, #488]
  401da8:	add	x16, x16, #0x1e8
  401dac:	br	x17

0000000000401db0 <isatty@plt>:
  401db0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401db4:	ldr	x17, [x16, #496]
  401db8:	add	x16, x16, #0x1f0
  401dbc:	br	x17

0000000000401dc0 <dcgettext@plt>:
  401dc0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401dc4:	ldr	x17, [x16, #504]
  401dc8:	add	x16, x16, #0x1f8
  401dcc:	br	x17

0000000000401dd0 <regexec@plt>:
  401dd0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401dd4:	ldr	x17, [x16, #512]
  401dd8:	add	x16, x16, #0x200
  401ddc:	br	x17

0000000000401de0 <regfree@plt>:
  401de0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401de4:	ldr	x17, [x16, #520]
  401de8:	add	x16, x16, #0x208
  401dec:	br	x17

0000000000401df0 <regcomp@plt>:
  401df0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401df4:	ldr	x17, [x16, #528]
  401df8:	add	x16, x16, #0x210
  401dfc:	br	x17

0000000000401e00 <strncpy@plt>:
  401e00:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e04:	ldr	x17, [x16, #536]
  401e08:	add	x16, x16, #0x218
  401e0c:	br	x17

0000000000401e10 <sigaddset@plt>:
  401e10:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e14:	ldr	x17, [x16, #544]
  401e18:	add	x16, x16, #0x220
  401e1c:	br	x17

0000000000401e20 <printf@plt>:
  401e20:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e24:	ldr	x17, [x16, #552]
  401e28:	add	x16, x16, #0x228
  401e2c:	br	x17

0000000000401e30 <__assert_fail@plt>:
  401e30:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e34:	ldr	x17, [x16, #560]
  401e38:	add	x16, x16, #0x230
  401e3c:	br	x17

0000000000401e40 <__errno_location@plt>:
  401e40:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e44:	ldr	x17, [x16, #568]
  401e48:	add	x16, x16, #0x238
  401e4c:	br	x17

0000000000401e50 <regerror@plt>:
  401e50:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e54:	ldr	x17, [x16, #576]
  401e58:	add	x16, x16, #0x240
  401e5c:	br	x17

0000000000401e60 <getenv@plt>:
  401e60:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e64:	ldr	x17, [x16, #584]
  401e68:	add	x16, x16, #0x248
  401e6c:	br	x17

0000000000401e70 <__xstat@plt>:
  401e70:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e74:	ldr	x17, [x16, #592]
  401e78:	add	x16, x16, #0x250
  401e7c:	br	x17

0000000000401e80 <tigetnum@plt>:
  401e80:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e84:	ldr	x17, [x16, #600]
  401e88:	add	x16, x16, #0x258
  401e8c:	br	x17

0000000000401e90 <fprintf@plt>:
  401e90:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e94:	ldr	x17, [x16, #608]
  401e98:	add	x16, x16, #0x260
  401e9c:	br	x17

0000000000401ea0 <err@plt>:
  401ea0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ea4:	ldr	x17, [x16, #616]
  401ea8:	add	x16, x16, #0x268
  401eac:	br	x17

0000000000401eb0 <ioctl@plt>:
  401eb0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401eb4:	ldr	x17, [x16, #624]
  401eb8:	add	x16, x16, #0x270
  401ebc:	br	x17

0000000000401ec0 <setlocale@plt>:
  401ec0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ec4:	ldr	x17, [x16, #632]
  401ec8:	add	x16, x16, #0x278
  401ecc:	br	x17

0000000000401ed0 <ferror@plt>:
  401ed0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ed4:	ldr	x17, [x16, #640]
  401ed8:	add	x16, x16, #0x280
  401edc:	br	x17

0000000000401ee0 <tigetstr@plt>:
  401ee0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ee4:	ldr	x17, [x16, #648]
  401ee8:	add	x16, x16, #0x288
  401eec:	br	x17

Disassembly of section .text:

0000000000401ef0 <.text>:
  401ef0:	mov	x29, #0x0                   	// #0
  401ef4:	mov	x30, #0x0                   	// #0
  401ef8:	mov	x5, x0
  401efc:	ldr	x1, [sp]
  401f00:	add	x2, sp, #0x8
  401f04:	mov	x6, sp
  401f08:	movz	x0, #0x0, lsl #48
  401f0c:	movk	x0, #0x0, lsl #32
  401f10:	movk	x0, #0x40, lsl #16
  401f14:	movk	x0, #0x1ffc
  401f18:	movz	x3, #0x0, lsl #48
  401f1c:	movk	x3, #0x0, lsl #32
  401f20:	movk	x3, #0x40, lsl #16
  401f24:	movk	x3, #0x66c0
  401f28:	movz	x4, #0x0, lsl #48
  401f2c:	movk	x4, #0x0, lsl #32
  401f30:	movk	x4, #0x40, lsl #16
  401f34:	movk	x4, #0x6740
  401f38:	bl	401ba0 <__libc_start_main@plt>
  401f3c:	bl	401c40 <abort@plt>
  401f40:	adrp	x0, 417000 <tigetstr@plt+0x15120>
  401f44:	ldr	x0, [x0, #4064]
  401f48:	cbz	x0, 401f50 <tigetstr@plt+0x70>
  401f4c:	b	401c20 <__gmon_start__@plt>
  401f50:	ret
  401f54:	nop
  401f58:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  401f5c:	add	x0, x0, #0x2a8
  401f60:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  401f64:	add	x1, x1, #0x2a8
  401f68:	cmp	x1, x0
  401f6c:	b.eq	401f84 <tigetstr@plt+0xa4>  // b.none
  401f70:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  401f74:	ldr	x1, [x1, #1904]
  401f78:	cbz	x1, 401f84 <tigetstr@plt+0xa4>
  401f7c:	mov	x16, x1
  401f80:	br	x16
  401f84:	ret
  401f88:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  401f8c:	add	x0, x0, #0x2a8
  401f90:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  401f94:	add	x1, x1, #0x2a8
  401f98:	sub	x1, x1, x0
  401f9c:	lsr	x2, x1, #63
  401fa0:	add	x1, x2, x1, asr #3
  401fa4:	cmp	xzr, x1, asr #1
  401fa8:	asr	x1, x1, #1
  401fac:	b.eq	401fc4 <tigetstr@plt+0xe4>  // b.none
  401fb0:	adrp	x2, 406000 <tigetstr@plt+0x4120>
  401fb4:	ldr	x2, [x2, #1912]
  401fb8:	cbz	x2, 401fc4 <tigetstr@plt+0xe4>
  401fbc:	mov	x16, x2
  401fc0:	br	x16
  401fc4:	ret
  401fc8:	stp	x29, x30, [sp, #-32]!
  401fcc:	mov	x29, sp
  401fd0:	str	x19, [sp, #16]
  401fd4:	adrp	x19, 418000 <tigetstr@plt+0x16120>
  401fd8:	ldrb	w0, [x19, #712]
  401fdc:	cbnz	w0, 401fec <tigetstr@plt+0x10c>
  401fe0:	bl	401f58 <tigetstr@plt+0x78>
  401fe4:	mov	w0, #0x1                   	// #1
  401fe8:	strb	w0, [x19, #712]
  401fec:	ldr	x19, [sp, #16]
  401ff0:	ldp	x29, x30, [sp], #32
  401ff4:	ret
  401ff8:	b	401f88 <tigetstr@plt+0xa8>
  401ffc:	stp	x29, x30, [sp, #-96]!
  402000:	stp	x28, x27, [sp, #16]
  402004:	stp	x26, x25, [sp, #32]
  402008:	stp	x24, x23, [sp, #48]
  40200c:	stp	x22, x21, [sp, #64]
  402010:	stp	x20, x19, [sp, #80]
  402014:	mov	x29, sp
  402018:	sub	sp, sp, #0x2, lsl #12
  40201c:	sub	sp, sp, #0x6f0
  402020:	mov	x19, x1
  402024:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402028:	mov	w20, w0
  40202c:	add	x1, x1, #0x928
  402030:	add	x0, sp, #0x28
  402034:	mov	w2, #0x6b8                 	// #1720
  402038:	add	x21, sp, #0x28
  40203c:	bl	4019e0 <memcpy@plt>
  402040:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402044:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  402048:	add	x1, x1, #0xb7d
  40204c:	mov	w0, #0x6                   	// #6
  402050:	str	x21, [x8, #720]
  402054:	bl	401ec0 <setlocale@plt>
  402058:	adrp	x21, 406000 <tigetstr@plt+0x4120>
  40205c:	add	x21, x21, #0xfe0
  402060:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402064:	add	x1, x1, #0xfeb
  402068:	mov	x0, x21
  40206c:	bl	401b90 <bindtextdomain@plt>
  402070:	mov	x0, x21
  402074:	bl	401c80 <textdomain@plt>
  402078:	adrp	x0, 405000 <tigetstr@plt+0x3120>
  40207c:	add	x0, x0, #0x234
  402080:	bl	406748 <tigetstr@plt+0x4868>
  402084:	cmp	w20, #0x2
  402088:	b.lt	4020b8 <tigetstr@plt+0x1d8>  // b.tstop
  40208c:	ldr	x21, [x19, #8]
  402090:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402094:	add	x1, x1, #0xffd
  402098:	mov	x0, x21
  40209c:	bl	401ca0 <strcmp@plt>
  4020a0:	cbz	w0, 402eac <tigetstr@plt+0xfcc>
  4020a4:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4020a8:	add	x1, x1, #0x4
  4020ac:	mov	x0, x21
  4020b0:	bl	401ca0 <strcmp@plt>
  4020b4:	cbz	w0, 402eb0 <tigetstr@plt+0xfd0>
  4020b8:	str	x19, [sp, #200]
  4020bc:	adrp	x19, 407000 <tigetstr@plt+0x5120>
  4020c0:	add	x19, x19, #0xb7d
  4020c4:	mov	w0, #0x6                   	// #6
  4020c8:	mov	x1, x19
  4020cc:	str	w20, [sp, #208]
  4020d0:	bl	401ec0 <setlocale@plt>
  4020d4:	add	x1, sp, #0x28
  4020d8:	mov	w0, #0x1                   	// #1
  4020dc:	bl	401af0 <tcgetattr@plt>
  4020e0:	ldr	w8, [sp, #1756]
  4020e4:	bfi	w8, w0, #16, #1
  4020e8:	str	w8, [sp, #1756]
  4020ec:	tbnz	w0, #0, 4023dc <tigetstr@plt+0x4fc>
  4020f0:	ldrb	w9, [sp, #59]
  4020f4:	ldrb	w10, [sp, #60]
  4020f8:	and	w20, w8, #0xffffff3f
  4020fc:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402100:	cmp	w9, #0xff
  402104:	cset	w8, ne  // ne = any
  402108:	cmp	w10, #0xff
  40210c:	bfi	w20, w8, #7, #1
  402110:	cset	w8, ne  // ne = any
  402114:	bfi	w20, w8, #6, #1
  402118:	add	x0, x0, #0x358
  40211c:	str	w20, [sp, #1756]
  402120:	bl	401e60 <getenv@plt>
  402124:	cbnz	x0, 402134 <tigetstr@plt+0x254>
  402128:	and	w8, w20, #0xffffffdf
  40212c:	orr	w8, w8, #0x8
  402130:	str	w8, [sp, #1756]
  402134:	add	x2, sp, #0x6e4
  402138:	mov	w1, #0x1                   	// #1
  40213c:	bl	401a50 <setupterm@plt>
  402140:	ldr	w8, [sp, #1764]
  402144:	cmp	w8, #0x0
  402148:	b.le	40218c <tigetstr@plt+0x2ac>
  40214c:	add	x2, sp, #0x6e8
  402150:	mov	w0, #0x1                   	// #1
  402154:	mov	w1, #0x5413                	// #21523
  402158:	bl	401eb0 <ioctl@plt>
  40215c:	tbnz	w0, #31, 4021a0 <tigetstr@plt+0x2c0>
  402160:	ldrh	w8, [sp, #1768]
  402164:	str	w8, [sp, #560]
  402168:	cbnz	w8, 40217c <tigetstr@plt+0x29c>
  40216c:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402170:	add	x0, x0, #0x51b
  402174:	bl	401e80 <tigetnum@plt>
  402178:	str	w0, [sp, #560]
  40217c:	ldrh	w8, [sp, #1770]
  402180:	str	w8, [sp, #696]
  402184:	cbnz	w8, 4021c0 <tigetstr@plt+0x2e0>
  402188:	b	4021b0 <tigetstr@plt+0x2d0>
  40218c:	ldr	w8, [sp, #1756]
  402190:	and	w8, w8, #0xffffffdf
  402194:	orr	w8, w8, #0x8
  402198:	str	w8, [sp, #1756]
  40219c:	b	4023bc <tigetstr@plt+0x4dc>
  4021a0:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4021a4:	add	x0, x0, #0x51b
  4021a8:	bl	401e80 <tigetnum@plt>
  4021ac:	str	w0, [sp, #560]
  4021b0:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4021b4:	add	x0, x0, #0x35d
  4021b8:	bl	401e80 <tigetnum@plt>
  4021bc:	str	w0, [sp, #696]
  4021c0:	ldr	w8, [sp, #560]
  4021c4:	cmp	w8, #0x1
  4021c8:	b.lt	4021dc <tigetstr@plt+0x2fc>  // b.tstop
  4021cc:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4021d0:	add	x0, x0, #0x362
  4021d4:	bl	401bb0 <tigetflag@plt>
  4021d8:	cbz	w0, 4021f0 <tigetstr@plt+0x310>
  4021dc:	ldr	w8, [sp, #1756]
  4021e0:	mov	w9, #0x18                  	// #24
  4021e4:	str	w9, [sp, #560]
  4021e8:	orr	w8, w8, #0x800
  4021ec:	str	w8, [sp, #1756]
  4021f0:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4021f4:	add	x0, x0, #0x365
  4021f8:	bl	401bb0 <tigetflag@plt>
  4021fc:	cbz	w0, 40220c <tigetstr@plt+0x32c>
  402200:	ldr	w8, [sp, #1756]
  402204:	eor	w8, w8, #0x10
  402208:	str	w8, [sp, #1756]
  40220c:	ldr	w8, [sp, #696]
  402210:	cmp	w8, #0x0
  402214:	b.gt	402220 <tigetstr@plt+0x340>
  402218:	mov	w8, #0x50                  	// #80
  40221c:	str	w8, [sp, #696]
  402220:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402224:	add	x0, x0, #0x36a
  402228:	bl	401bb0 <tigetflag@plt>
  40222c:	ldr	w8, [sp, #1756]
  402230:	bfi	w8, w0, #28, #1
  402234:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402238:	add	x0, x0, #0x36d
  40223c:	str	w8, [sp, #1756]
  402240:	bl	401bb0 <tigetflag@plt>
  402244:	ldr	w8, [sp, #1756]
  402248:	bfxil	w8, w0, #0, #1
  40224c:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402250:	add	x0, x0, #0x371
  402254:	str	w8, [sp, #1756]
  402258:	bl	401ee0 <tigetstr@plt>
  40225c:	str	x0, [sp, #576]
  402260:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402264:	add	x0, x0, #0x374
  402268:	bl	401ee0 <tigetstr@plt>
  40226c:	str	x0, [sp, #568]
  402270:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402274:	add	x0, x0, #0x37a
  402278:	bl	401ee0 <tigetstr@plt>
  40227c:	str	x0, [sp, #584]
  402280:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402284:	add	x0, x0, #0x37f
  402288:	bl	401ee0 <tigetstr@plt>
  40228c:	str	x0, [sp, #592]
  402290:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402294:	add	x0, x0, #0x384
  402298:	bl	401e80 <tigetnum@plt>
  40229c:	cmp	w0, #0x1
  4022a0:	b.lt	4022b0 <tigetstr@plt+0x3d0>  // b.tstop
  4022a4:	ldr	w8, [sp, #1756]
  4022a8:	orr	w8, w8, #0x200000
  4022ac:	str	w8, [sp, #1756]
  4022b0:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4022b4:	add	x0, x0, #0x395
  4022b8:	bl	401bb0 <tigetflag@plt>
  4022bc:	cbnz	w0, 4022d0 <tigetstr@plt+0x3f0>
  4022c0:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4022c4:	add	x0, x0, #0x388
  4022c8:	bl	401bb0 <tigetflag@plt>
  4022cc:	cbz	w0, 4022dc <tigetstr@plt+0x3fc>
  4022d0:	ldr	w8, [sp, #1756]
  4022d4:	and	w8, w8, #0xffffffdf
  4022d8:	str	w8, [sp, #1756]
  4022dc:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4022e0:	add	x0, x0, #0x38b
  4022e4:	bl	401ee0 <tigetstr@plt>
  4022e8:	cmp	x0, #0x0
  4022ec:	csel	x8, x19, x0, eq  // eq = none
  4022f0:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4022f4:	add	x0, x0, #0x38e
  4022f8:	str	x8, [sp, #616]
  4022fc:	bl	401ee0 <tigetstr@plt>
  402300:	str	x0, [sp, #600]
  402304:	cbz	x0, 40231c <tigetstr@plt+0x43c>
  402308:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  40230c:	add	x0, x0, #0x393
  402310:	bl	401ee0 <tigetstr@plt>
  402314:	str	x0, [sp, #608]
  402318:	cbnz	x0, 402328 <tigetstr@plt+0x448>
  40231c:	ldr	x8, [sp, #616]
  402320:	ldrb	w8, [x8]
  402324:	cbz	w8, 402d9c <tigetstr@plt+0xebc>
  402328:	ldr	w8, [sp, #1756]
  40232c:	and	w8, w8, #0xfeffffff
  402330:	str	w8, [sp, #1756]
  402334:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402338:	add	x0, x0, #0x398
  40233c:	bl	401ee0 <tigetstr@plt>
  402340:	str	x0, [sp, #632]
  402344:	cbz	x0, 402350 <tigetstr@plt+0x470>
  402348:	ldrb	w8, [x0]
  40234c:	cbnz	w8, 40238c <tigetstr@plt+0x4ac>
  402350:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402354:	add	x0, x0, #0x39d
  402358:	bl	401ee0 <tigetstr@plt>
  40235c:	str	x0, [sp, #640]
  402360:	cbz	x0, 40238c <tigetstr@plt+0x4ac>
  402364:	mov	w1, wzr
  402368:	mov	w2, wzr
  40236c:	bl	401b70 <tparm@plt>
  402370:	add	x8, sp, #0x28
  402374:	mov	x1, x0
  402378:	add	x0, x8, #0x260
  40237c:	mov	w2, #0x27                  	// #39
  402380:	bl	401e00 <strncpy@plt>
  402384:	strb	wzr, [x0, #39]
  402388:	str	x0, [sp, #632]
  40238c:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402390:	add	x0, x0, #0x483
  402394:	bl	401ee0 <tigetstr@plt>
  402398:	str	x0, [sp, #688]
  40239c:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4023a0:	add	x0, x0, #0x3a1
  4023a4:	bl	401ee0 <tigetstr@plt>
  4023a8:	adrp	x8, 407000 <tigetstr@plt+0x5120>
  4023ac:	add	x8, x8, #0xb7c
  4023b0:	cmp	x0, #0x0
  4023b4:	csel	x8, x8, x0, eq  // eq = none
  4023b8:	str	x8, [sp, #624]
  4023bc:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4023c0:	add	x0, x0, #0x3a6
  4023c4:	bl	401e60 <getenv@plt>
  4023c8:	adrp	x8, 407000 <tigetstr@plt+0x5120>
  4023cc:	add	x8, x8, #0x3ac
  4023d0:	cmp	x0, #0x0
  4023d4:	csel	x8, x8, x0, eq  // eq = none
  4023d8:	str	x8, [sp, #216]
  4023dc:	add	x1, sp, #0x28
  4023e0:	mov	w0, wzr
  4023e4:	bl	401af0 <tcgetattr@plt>
  4023e8:	ldr	w8, [sp, #1756]
  4023ec:	add	x1, sp, #0x28
  4023f0:	bfi	w8, w0, #15, #1
  4023f4:	mov	w0, #0x2                   	// #2
  4023f8:	str	w8, [sp, #1756]
  4023fc:	bl	401af0 <tcgetattr@plt>
  402400:	ldur	q0, [sp, #40]
  402404:	ldr	w8, [sp, #44]
  402408:	ldr	w9, [sp, #1756]
  40240c:	ldur	q1, [sp, #56]
  402410:	ldur	q2, [sp, #72]
  402414:	stur	q0, [sp, #100]
  402418:	ldur	q0, [sp, #84]
  40241c:	mov	w10, #0x1800                	// #6144
  402420:	bics	wzr, w10, w8
  402424:	cset	w8, ne  // ne = any
  402428:	mov	w19, w9
  40242c:	bfi	w19, w8, #10, #1
  402430:	stur	q1, [sp, #116]
  402434:	stur	q2, [sp, #132]
  402438:	stur	q0, [sp, #144]
  40243c:	str	w19, [sp, #1756]
  402440:	tbnz	w9, #16, 40245c <tigetstr@plt+0x57c>
  402444:	ldr	w8, [sp, #52]
  402448:	mov	w9, #0xfffffff5            	// #-11
  40244c:	mov	w10, #0x100                 	// #256
  402450:	strh	w10, [sp, #62]
  402454:	and	w8, w8, w9
  402458:	str	w8, [sp, #52]
  40245c:	adrp	x21, 418000 <tigetstr@plt+0x16120>
  402460:	ldr	x0, [x21, #704]
  402464:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402468:	add	x1, x1, #0x4e2
  40246c:	bl	401ca0 <strcmp@plt>
  402470:	cbnz	w0, 40247c <tigetstr@plt+0x59c>
  402474:	eor	w8, w19, #0x4000
  402478:	str	w8, [sp, #1756]
  40247c:	ldrsw	x8, [sp, #696]
  402480:	ldr	x9, [sp, #552]
  402484:	lsl	x8, x8, #2
  402488:	cmp	x9, x8
  40248c:	b.cs	4024bc <tigetstr@plt+0x5dc>  // b.hs, b.nlast
  402490:	cmp	w8, #0x100
  402494:	mov	w9, #0x100                 	// #256
  402498:	ldr	x0, [sp, #544]
  40249c:	csel	w8, w8, w9, hi  // hi = pmore
  4024a0:	sxtw	x20, w8
  4024a4:	orr	x19, x20, #0x2
  4024a8:	mov	x1, x19
  4024ac:	bl	401bd0 <realloc@plt>
  4024b0:	cbz	x0, 402ee0 <tigetstr@plt+0x1000>
  4024b4:	str	x0, [sp, #544]
  4024b8:	str	x20, [sp, #552]
  4024bc:	ldr	w8, [sp, #560]
  4024c0:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4024c4:	add	x0, x0, #0x2c
  4024c8:	cmp	w8, #0x0
  4024cc:	cinc	w9, w8, lt  // lt = tstop
  4024d0:	asr	w9, w9, #1
  4024d4:	sub	w9, w9, #0x1
  4024d8:	cmp	w8, #0x4
  4024dc:	csinc	w8, w9, wzr, ge  // ge = tcont
  4024e0:	str	w8, [sp, #184]
  4024e4:	bl	401e60 <getenv@plt>
  4024e8:	cbz	x0, 4024f8 <tigetstr@plt+0x618>
  4024ec:	mov	x1, x0
  4024f0:	add	x0, sp, #0x28
  4024f4:	bl	403124 <tigetstr@plt+0x1244>
  4024f8:	ldr	w8, [sp, #208]
  4024fc:	sub	w9, w8, #0x1
  402500:	cmp	w8, #0x2
  402504:	str	w9, [sp, #208]
  402508:	b.lt	4025dc <tigetstr@plt+0x6fc>  // b.tstop
  40250c:	mov	w24, wzr
  402510:	mov	w19, wzr
  402514:	mov	w20, #0xa                   	// #10
  402518:	str	xzr, [sp, #24]
  40251c:	str	wzr, [sp, #36]
  402520:	b	40253c <tigetstr@plt+0x65c>
  402524:	mov	w8, wzr
  402528:	sub	w24, w8, #0x1
  40252c:	ldr	w8, [sp, #208]
  402530:	subs	w9, w8, #0x1
  402534:	str	w9, [sp, #208]
  402538:	b.le	4025ec <tigetstr@plt+0x70c>
  40253c:	ldr	x10, [sp, #200]
  402540:	add	x11, x10, #0x8
  402544:	str	x11, [sp, #200]
  402548:	ldr	x23, [x10, #8]
  40254c:	ldrb	w10, [x23]
  402550:	cmp	w10, #0x2b
  402554:	b.eq	402570 <tigetstr@plt+0x690>  // b.none
  402558:	cmp	w10, #0x2d
  40255c:	b.ne	4025ec <tigetstr@plt+0x70c>  // b.any
  402560:	add	x1, x23, #0x1
  402564:	add	x0, sp, #0x28
  402568:	bl	403124 <tigetstr@plt+0x1244>
  40256c:	b	40252c <tigetstr@plt+0x64c>
  402570:	ldrb	w22, [x23, #1]
  402574:	cmp	w22, #0x2f
  402578:	b.ne	40259c <tigetstr@plt+0x6bc>  // b.any
  40257c:	add	x0, x23, #0x2
  402580:	bl	401bf0 <strdup@plt>
  402584:	cbz	x0, 402dc4 <tigetstr@plt+0xee4>
  402588:	ldr	w8, [sp, #36]
  40258c:	str	x0, [sp, #24]
  402590:	add	w8, w8, #0x1
  402594:	str	w8, [sp, #36]
  402598:	b	40252c <tigetstr@plt+0x64c>
  40259c:	add	w19, w19, #0x1
  4025a0:	cbz	w22, 402524 <tigetstr@plt+0x644>
  4025a4:	bl	401cc0 <__ctype_b_loc@plt>
  4025a8:	ldr	x9, [x0]
  4025ac:	mov	w8, wzr
  4025b0:	add	x10, x23, #0x2
  4025b4:	sxtb	x11, w22
  4025b8:	ldrh	w11, [x9, x11, lsl #1]
  4025bc:	mul	w12, w8, w20
  4025c0:	add	w12, w12, w22, sxtb
  4025c4:	ldrb	w22, [x10], #1
  4025c8:	sub	w12, w12, #0x30
  4025cc:	tst	w11, #0x800
  4025d0:	csel	w8, w8, w12, eq  // eq = none
  4025d4:	cbnz	w22, 4025b4 <tigetstr@plt+0x6d4>
  4025d8:	b	402528 <tigetstr@plt+0x648>
  4025dc:	mov	w19, wzr
  4025e0:	str	wzr, [sp, #36]
  4025e4:	mov	w24, wzr
  4025e8:	str	xzr, [sp, #24]
  4025ec:	ldr	w10, [sp, #1756]
  4025f0:	tbz	w10, #2, 402634 <tigetstr@plt+0x754>
  4025f4:	ldr	x11, [sp, #632]
  4025f8:	cbz	x11, 40262c <tigetstr@plt+0x74c>
  4025fc:	ldrb	w11, [x11]
  402600:	cbz	w11, 40262c <tigetstr@plt+0x74c>
  402604:	ldr	x11, [sp, #576]
  402608:	cbz	x11, 40262c <tigetstr@plt+0x74c>
  40260c:	ldrb	w11, [x11]
  402610:	cbz	w11, 40262c <tigetstr@plt+0x74c>
  402614:	ldr	x11, [sp, #688]
  402618:	cbz	x11, 40262c <tigetstr@plt+0x74c>
  40261c:	ldrb	w11, [x11]
  402620:	cbz	w11, 40262c <tigetstr@plt+0x74c>
  402624:	orr	w10, w10, #0x4000
  402628:	b	402630 <tigetstr@plt+0x750>
  40262c:	and	w10, w10, #0xfffffffb
  402630:	str	w10, [sp, #1756]
  402634:	ldr	w20, [sp, #180]
  402638:	cbnz	w20, 402648 <tigetstr@plt+0x768>
  40263c:	ldr	w11, [sp, #560]
  402640:	sub	w20, w11, #0x1
  402644:	str	w20, [sp, #180]
  402648:	cmp	w8, #0x2
  40264c:	and	w8, w10, #0x8000
  402650:	orr	w9, w8, w9
  402654:	cset	w11, gt
  402658:	str	w11, [sp, #16]
  40265c:	cbz	w9, 402e60 <tigetstr@plt+0xf80>
  402660:	adrp	x23, 418000 <tigetstr@plt+0x16120>
  402664:	ldr	x21, [x23, #696]
  402668:	tbnz	w10, #16, 4026e0 <tigetstr@plt+0x800>
  40266c:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  402670:	add	x1, x1, #0x28c
  402674:	mov	w0, #0x3                   	// #3
  402678:	bl	401b10 <signal@plt>
  40267c:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  402680:	add	x1, x1, #0x370
  402684:	mov	w0, #0x2                   	// #2
  402688:	bl	401b10 <signal@plt>
  40268c:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  402690:	add	x1, x1, #0x4d4
  402694:	mov	w0, #0x1c                  	// #28
  402698:	bl	401b10 <signal@plt>
  40269c:	mov	w0, #0x14                  	// #20
  4026a0:	mov	w1, #0x1                   	// #1
  4026a4:	bl	401b10 <signal@plt>
  4026a8:	cbnz	x0, 4026c8 <tigetstr@plt+0x7e8>
  4026ac:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  4026b0:	add	x1, x1, #0x55c
  4026b4:	mov	w0, #0x14                  	// #20
  4026b8:	bl	401b10 <signal@plt>
  4026bc:	ldr	w8, [sp, #1756]
  4026c0:	eor	w8, w8, #0x2
  4026c4:	str	w8, [sp, #1756]
  4026c8:	add	x2, sp, #0x28
  4026cc:	mov	w0, #0x2                   	// #2
  4026d0:	mov	w1, wzr
  4026d4:	bl	401da0 <tcsetattr@plt>
  4026d8:	ldr	w10, [sp, #1756]
  4026dc:	and	w8, w10, #0x8000
  4026e0:	adrp	x28, 418000 <tigetstr@plt+0x16120>
  4026e4:	str	w24, [sp, #20]
  4026e8:	cbz	w8, 402814 <tigetstr@plt+0x934>
  4026ec:	tbnz	w10, #16, 402714 <tigetstr@plt+0x834>
  4026f0:	mov	x0, x21
  4026f4:	bl	401be0 <getc@plt>
  4026f8:	cmp	w0, #0xc
  4026fc:	b.ne	402764 <tigetstr@plt+0x884>  // b.any
  402700:	ldr	x0, [sp, #568]
  402704:	cbz	x0, 4027a4 <tigetstr@plt+0x8c4>
  402708:	ldrb	w8, [sp, #1757]
  40270c:	tbz	w8, #3, 402790 <tigetstr@plt+0x8b0>
  402710:	b	4027a4 <tigetstr@plt+0x8c4>
  402714:	ldr	x21, [x23, #696]
  402718:	add	x0, sp, #0x6e8
  40271c:	mov	w1, #0x1                   	// #1
  402720:	mov	w2, #0x2000                	// #8192
  402724:	mov	x3, x21
  402728:	bl	401cd0 <fread@plt>
  40272c:	cbz	x0, 4027fc <tigetstr@plt+0x91c>
  402730:	mov	x2, x0
  402734:	ldr	x3, [x28, #688]
  402738:	add	x0, sp, #0x6e8
  40273c:	mov	w1, #0x1                   	// #1
  402740:	bl	401d20 <fwrite@plt>
  402744:	add	x0, sp, #0x6e8
  402748:	mov	w1, #0x1                   	// #1
  40274c:	mov	w2, #0x2000                	// #8192
  402750:	mov	x3, x21
  402754:	bl	401cd0 <fread@plt>
  402758:	mov	x2, x0
  40275c:	cbnz	x0, 402734 <tigetstr@plt+0x854>
  402760:	b	4027fc <tigetstr@plt+0x91c>
  402764:	mov	x1, x21
  402768:	mov	w22, w0
  40276c:	bl	401cf0 <ungetc@plt>
  402770:	cmn	w22, #0x1
  402774:	b.eq	4027a4 <tigetstr@plt+0x8c4>  // b.none
  402778:	ldr	w8, [sp, #1756]
  40277c:	tbz	w8, #14, 4027a4 <tigetstr@plt+0x8c4>
  402780:	tbnz	w8, #2, 402e00 <tigetstr@plt+0xf20>
  402784:	tbnz	w8, #11, 4027a4 <tigetstr@plt+0x8c4>
  402788:	ldr	x0, [sp, #568]
  40278c:	cbz	x0, 4027a4 <tigetstr@plt+0x8c4>
  402790:	bl	401a80 <putp@plt>
  402794:	ldr	x1, [x28, #688]
  402798:	mov	w0, #0xd                   	// #13
  40279c:	bl	401aa0 <putc@plt>
  4027a0:	str	wzr, [sp, #188]
  4027a4:	ldr	w8, [sp, #36]
  4027a8:	cbz	w8, 402e10 <tigetstr@plt+0xf30>
  4027ac:	ldr	x0, [sp, #704]
  4027b0:	bl	401ce0 <free@plt>
  4027b4:	ldr	x21, [sp, #24]
  4027b8:	cbz	x21, 402dd4 <tigetstr@plt+0xef4>
  4027bc:	mov	x0, x21
  4027c0:	bl	401bf0 <strdup@plt>
  4027c4:	cbz	x0, 402dc4 <tigetstr@plt+0xee4>
  4027c8:	ldr	x2, [x23, #696]
  4027cc:	str	x0, [sp, #704]
  4027d0:	add	x0, sp, #0x28
  4027d4:	mov	w3, #0x1                   	// #1
  4027d8:	mov	x1, x21
  4027dc:	bl	4036a0 <tigetstr@plt+0x17c0>
  4027e0:	ldr	w8, [sp, #1756]
  4027e4:	lsl	w8, w8, #17
  4027e8:	add	w20, w20, w8, asr #31
  4027ec:	ldr	x1, [x23, #696]
  4027f0:	add	x0, sp, #0x28
  4027f4:	mov	w2, w20
  4027f8:	bl	403a68 <tigetstr@plt+0x1b88>
  4027fc:	ldr	w8, [sp, #1756]
  402800:	mov	w9, #0xffff7eff            	// #-33025
  402804:	and	w8, w8, w9
  402808:	str	w8, [sp, #1756]
  40280c:	mov	w8, #0x1                   	// #1
  402810:	str	w8, [sp, #16]
  402814:	ldr	w8, [sp, #176]
  402818:	ldr	w9, [sp, #208]
  40281c:	cmp	w8, w9
  402820:	b.ge	402d78 <tigetstr@plt+0xe98>  // b.tcont
  402824:	ldr	w10, [sp, #20]
  402828:	add	x9, sp, #0x28
  40282c:	cmp	w19, #0x0
  402830:	add	x24, x9, #0x2a0
  402834:	add	x27, x9, #0xc0
  402838:	cset	w9, ne  // ne = any
  40283c:	cmp	w10, #0x0
  402840:	adrp	x21, 407000 <tigetstr@plt+0x5120>
  402844:	adrp	x22, 407000 <tigetstr@plt+0x5120>
  402848:	adrp	x23, 407000 <tigetstr@plt+0x5120>
  40284c:	cset	w10, gt
  402850:	add	x21, x21, #0x474
  402854:	add	x22, x22, #0x486
  402858:	add	x23, x23, #0x378
  40285c:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  402860:	and	w9, w9, w10
  402864:	str	w9, [sp, #12]
  402868:	b	4028a8 <tigetstr@plt+0x9c8>
  40286c:	mov	w2, #0x5                   	// #5
  402870:	mov	x0, xzr
  402874:	mov	x1, x22
  402878:	bl	401dc0 <dcgettext@plt>
  40287c:	mov	x1, x26
  402880:	bl	401e20 <printf@plt>
  402884:	ldr	w8, [sp, #176]
  402888:	ldr	w9, [sp, #1756]
  40288c:	ldr	w10, [sp, #208]
  402890:	add	w8, w8, #0x1
  402894:	and	w9, w9, #0xfffffeff
  402898:	cmp	w8, w10
  40289c:	str	w8, [sp, #176]
  4028a0:	str	w9, [sp, #1756]
  4028a4:	b.ge	402d78 <tigetstr@plt+0xe98>  // b.tcont
  4028a8:	ldr	x9, [sp, #200]
  4028ac:	add	x2, sp, #0x6e8
  4028b0:	mov	w0, wzr
  4028b4:	ldr	x26, [x9, w8, sxtw #3]
  4028b8:	mov	x1, x26
  4028bc:	bl	401e70 <__xstat@plt>
  4028c0:	cmn	w0, #0x1
  4028c4:	b.eq	402974 <tigetstr@plt+0xa94>  // b.none
  4028c8:	ldr	w8, [sp, #1784]
  4028cc:	and	w8, w8, #0xf000
  4028d0:	cmp	w8, #0x4, lsl #12
  4028d4:	b.eq	40286c <tigetstr@plt+0x98c>  // b.none
  4028d8:	mov	x0, x26
  4028dc:	mov	x1, x23
  4028e0:	str	wzr, [sp, #192]
  4028e4:	str	xzr, [sp, #160]
  4028e8:	bl	401b30 <fopen@plt>
  4028ec:	cbz	x0, 40299c <tigetstr@plt+0xabc>
  4028f0:	mov	x1, xzr
  4028f4:	mov	w2, wzr
  4028f8:	mov	x25, x0
  4028fc:	bl	401c30 <fseek@plt>
  402900:	cbnz	w0, 4029ec <tigetstr@plt+0xb0c>
  402904:	add	x0, sp, #0x6e4
  402908:	mov	w1, #0x2                   	// #2
  40290c:	mov	w2, #0x1                   	// #1
  402910:	mov	x3, x25
  402914:	bl	401c70 <fread_unlocked@plt>
  402918:	cmp	x0, #0x1
  40291c:	b.ne	4029dc <tigetstr@plt+0xafc>  // b.any
  402920:	ldrsb	w8, [sp, #1764]
  402924:	ldrsb	w9, [sp, #1765]
  402928:	add	w8, w8, w9, lsl #8
  40292c:	sub	w9, w8, #0x105
  402930:	cmp	w9, #0x6
  402934:	b.hi	4029c4 <tigetstr@plt+0xae4>  // b.pmore
  402938:	mov	w10, #0x1                   	// #1
  40293c:	lsl	w9, w10, w9
  402940:	mov	w10, #0x5d                  	// #93
  402944:	tst	w9, w10
  402948:	b.eq	4029c4 <tigetstr@plt+0xae4>  // b.none
  40294c:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402950:	mov	w2, #0x5                   	// #5
  402954:	mov	x0, xzr
  402958:	add	x1, x1, #0x4ae
  40295c:	bl	401dc0 <dcgettext@plt>
  402960:	mov	x1, x26
  402964:	bl	401e20 <printf@plt>
  402968:	mov	x0, x25
  40296c:	bl	401b20 <fclose@plt>
  402970:	b	402884 <tigetstr@plt+0x9a4>
  402974:	ldr	x0, [x28, #688]
  402978:	bl	401d60 <fflush@plt>
  40297c:	ldrb	w8, [sp, #1756]
  402980:	tbz	w8, #2, 40298c <tigetstr@plt+0xaac>
  402984:	ldr	x0, [sp, #576]
  402988:	bl	401a80 <putp@plt>
  40298c:	mov	w2, #0x5                   	// #5
  402990:	mov	x0, xzr
  402994:	mov	x1, x21
  402998:	b	4029b4 <tigetstr@plt+0xad4>
  40299c:	ldr	x0, [x28, #688]
  4029a0:	bl	401d60 <fflush@plt>
  4029a4:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4029a8:	mov	w2, #0x5                   	// #5
  4029ac:	mov	x0, xzr
  4029b0:	add	x1, x1, #0x49f
  4029b4:	bl	401dc0 <dcgettext@plt>
  4029b8:	mov	x1, x26
  4029bc:	bl	401cb0 <warn@plt>
  4029c0:	b	402884 <tigetstr@plt+0x9a4>
  4029c4:	mov	w9, #0x457f                	// #17791
  4029c8:	cmp	w8, w9
  4029cc:	b.eq	40294c <tigetstr@plt+0xa6c>  // b.none
  4029d0:	mov	w9, #0xff65                	// #65381
  4029d4:	cmp	w8, w9
  4029d8:	b.eq	40294c <tigetstr@plt+0xa6c>  // b.none
  4029dc:	mov	x0, x25
  4029e0:	mov	x1, xzr
  4029e4:	mov	w2, wzr
  4029e8:	bl	401c30 <fseek@plt>
  4029ec:	mov	x0, x25
  4029f0:	bl	401b00 <fileno@plt>
  4029f4:	mov	w1, #0x2                   	// #2
  4029f8:	mov	w2, #0x1                   	// #1
  4029fc:	bl	401d30 <fcntl@plt>
  402a00:	ldr	x8, [sp, #160]
  402a04:	mov	x0, x25
  402a08:	add	x8, x8, #0x1
  402a0c:	str	x8, [sp, #160]
  402a10:	bl	401be0 <getc@plt>
  402a14:	ldr	x8, [sp, #160]
  402a18:	cmp	w0, #0xc
  402a1c:	mov	x1, x25
  402a20:	cset	w26, eq  // eq = none
  402a24:	sub	x8, x8, #0x1
  402a28:	str	x8, [sp, #160]
  402a2c:	bl	401cf0 <ungetc@plt>
  402a30:	ldr	x8, [sp, #1816]
  402a34:	str	wzr, [sp, #192]
  402a38:	cmp	x8, #0x0
  402a3c:	csel	x8, x19, x8, eq  // eq = none
  402a40:	str	x8, [sp, #168]
  402a44:	stp	xzr, xzr, [x24]
  402a48:	ldr	w8, [sp, #1756]
  402a4c:	tbz	w8, #8, 402a60 <tigetstr@plt+0xb80>
  402a50:	mov	w1, #0x1                   	// #1
  402a54:	mov	x0, x27
  402a58:	bl	401a70 <__sigsetjmp@plt>
  402a5c:	ldr	w8, [sp, #1756]
  402a60:	tbnz	w8, #8, 402aa4 <tigetstr@plt+0xbc4>
  402a64:	tbnz	w8, #16, 402af8 <tigetstr@plt+0xc18>
  402a68:	ldr	w8, [sp, #176]
  402a6c:	ldr	w9, [sp, #208]
  402a70:	cmp	w8, w9
  402a74:	b.ge	402af8 <tigetstr@plt+0xc18>  // b.tcont
  402a78:	mov	w1, #0x1                   	// #1
  402a7c:	mov	x0, x27
  402a80:	bl	401a70 <__sigsetjmp@plt>
  402a84:	ldr	x8, [sp, #200]
  402a88:	ldrsw	x9, [sp, #176]
  402a8c:	add	x0, sp, #0x28
  402a90:	mov	x2, x25
  402a94:	ldr	x1, [x8, x9, lsl #3]
  402a98:	bl	404340 <tigetstr@plt+0x2460>
  402a9c:	mov	w20, w0
  402aa0:	b	402af8 <tigetstr@plt+0xc18>
  402aa4:	and	w8, w8, #0xfffffeff
  402aa8:	str	w8, [sp, #1756]
  402aac:	ldr	w8, [sp, #36]
  402ab0:	cbz	w8, 402b40 <tigetstr@plt+0xc60>
  402ab4:	ldr	x0, [sp, #704]
  402ab8:	bl	401ce0 <free@plt>
  402abc:	ldr	x19, [sp, #24]
  402ac0:	cbz	x19, 402dd4 <tigetstr@plt+0xef4>
  402ac4:	mov	x0, x19
  402ac8:	bl	401bf0 <strdup@plt>
  402acc:	cbz	x0, 402dc4 <tigetstr@plt+0xee4>
  402ad0:	str	x0, [sp, #704]
  402ad4:	add	x0, sp, #0x28
  402ad8:	mov	w3, #0x1                   	// #1
  402adc:	mov	x1, x19
  402ae0:	mov	x2, x25
  402ae4:	bl	4036a0 <tigetstr@plt+0x17c0>
  402ae8:	ldr	w8, [sp, #1756]
  402aec:	lsl	w8, w8, #17
  402af0:	add	w20, w20, w8, asr #31
  402af4:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  402af8:	cbz	w20, 402d50 <tigetstr@plt+0xe70>
  402afc:	ldr	w8, [sp, #1756]
  402b00:	and	w9, w8, #0x4000
  402b04:	orr	w9, w9, w26
  402b08:	cbz	w9, 402b90 <tigetstr@plt+0xcb0>
  402b0c:	ldr	x9, [sp, #168]
  402b10:	cmp	x9, x19
  402b14:	b.eq	402b90 <tigetstr@plt+0xcb0>  // b.none
  402b18:	tbnz	w8, #2, 402b88 <tigetstr@plt+0xca8>
  402b1c:	tbnz	w8, #11, 402b90 <tigetstr@plt+0xcb0>
  402b20:	ldr	x0, [sp, #568]
  402b24:	cbz	x0, 402b90 <tigetstr@plt+0xcb0>
  402b28:	bl	401a80 <putp@plt>
  402b2c:	ldr	x1, [x28, #688]
  402b30:	mov	w0, #0xd                   	// #13
  402b34:	bl	401aa0 <putc@plt>
  402b38:	str	wzr, [sp, #188]
  402b3c:	b	402b90 <tigetstr@plt+0xcb0>
  402b40:	ldr	w8, [sp, #12]
  402b44:	cbz	w8, 402af8 <tigetstr@plt+0xc18>
  402b48:	ldr	w19, [sp, #20]
  402b4c:	ldr	x8, [sp, #160]
  402b50:	mov	x0, x25
  402b54:	add	x8, x8, #0x1
  402b58:	str	x8, [sp, #160]
  402b5c:	bl	401be0 <getc@plt>
  402b60:	cmn	w0, #0x1
  402b64:	b.eq	402af4 <tigetstr@plt+0xc14>  // b.none
  402b68:	cmp	w0, #0xa
  402b6c:	b.ne	402b4c <tigetstr@plt+0xc6c>  // b.any
  402b70:	ldr	w8, [sp, #192]
  402b74:	subs	w19, w19, #0x1
  402b78:	add	w8, w8, #0x1
  402b7c:	str	w8, [sp, #192]
  402b80:	b.gt	402b4c <tigetstr@plt+0xc6c>
  402b84:	b	402af4 <tigetstr@plt+0xc14>
  402b88:	ldr	x0, [sp, #632]
  402b8c:	bl	401a80 <putp@plt>
  402b90:	ldr	w8, [sp, #16]
  402b94:	cbz	w8, 402cd8 <tigetstr@plt+0xdf8>
  402b98:	ldr	w8, [sp, #1756]
  402b9c:	tbz	w8, #0, 402bfc <tigetstr@plt+0xd1c>
  402ba0:	ldr	w9, [sp, #188]
  402ba4:	cbz	w9, 402bfc <tigetstr@plt+0xd1c>
  402ba8:	ldr	x1, [x28, #688]
  402bac:	tbnz	w8, #11, 402bd0 <tigetstr@plt+0xcf0>
  402bb0:	mov	w0, #0xd                   	// #13
  402bb4:	bl	401aa0 <putc@plt>
  402bb8:	ldrb	w8, [sp, #1756]
  402bbc:	tbnz	w8, #3, 402bdc <tigetstr@plt+0xcfc>
  402bc0:	ldr	x0, [sp, #576]
  402bc4:	cbz	x0, 402bdc <tigetstr@plt+0xcfc>
  402bc8:	bl	401a80 <putp@plt>
  402bcc:	b	402bf4 <tigetstr@plt+0xd14>
  402bd0:	mov	w0, #0xa                   	// #10
  402bd4:	bl	401aa0 <putc@plt>
  402bd8:	b	402bf4 <tigetstr@plt+0xd14>
  402bdc:	ldr	w1, [sp, #188]
  402be0:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402be4:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  402be8:	add	x0, x0, #0xbe7
  402bec:	add	x2, x2, #0xb7d
  402bf0:	bl	401e20 <printf@plt>
  402bf4:	ldr	w8, [sp, #1756]
  402bf8:	str	wzr, [sp, #188]
  402bfc:	tbz	w8, #2, 402c08 <tigetstr@plt+0xd28>
  402c00:	ldr	x0, [sp, #576]
  402c04:	bl	401a80 <putp@plt>
  402c08:	ldr	x3, [x28, #688]
  402c0c:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402c10:	mov	w1, #0xe                   	// #14
  402c14:	mov	w2, #0x1                   	// #1
  402c18:	add	x0, x0, #0x62
  402c1c:	bl	401d20 <fwrite@plt>
  402c20:	ldr	w8, [sp, #188]
  402c24:	cmp	w8, #0xf
  402c28:	b.lt	402c74 <tigetstr@plt+0xd94>  // b.tstop
  402c2c:	ldr	w9, [sp, #1756]
  402c30:	tbnz	w9, #11, 402c48 <tigetstr@plt+0xd68>
  402c34:	tbnz	w9, #3, 402c58 <tigetstr@plt+0xd78>
  402c38:	ldr	x0, [sp, #576]
  402c3c:	cbz	x0, 402c58 <tigetstr@plt+0xd78>
  402c40:	bl	401a80 <putp@plt>
  402c44:	b	402c70 <tigetstr@plt+0xd90>
  402c48:	ldr	x1, [x28, #688]
  402c4c:	mov	w0, #0xa                   	// #10
  402c50:	bl	401aa0 <putc@plt>
  402c54:	b	402c70 <tigetstr@plt+0xd90>
  402c58:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402c5c:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  402c60:	sub	w1, w8, #0xe
  402c64:	add	x0, x0, #0xbe7
  402c68:	add	x2, x2, #0xb7d
  402c6c:	bl	401e20 <printf@plt>
  402c70:	str	wzr, [sp, #188]
  402c74:	ldr	x1, [x28, #688]
  402c78:	mov	w0, #0xa                   	// #10
  402c7c:	bl	401aa0 <putc@plt>
  402c80:	ldrb	w8, [sp, #1756]
  402c84:	tbz	w8, #2, 402c90 <tigetstr@plt+0xdb0>
  402c88:	ldr	x0, [sp, #576]
  402c8c:	bl	401a80 <putp@plt>
  402c90:	ldr	x8, [sp, #200]
  402c94:	ldrsw	x9, [sp, #176]
  402c98:	ldr	x0, [x8, x9, lsl #3]
  402c9c:	bl	401c60 <puts@plt>
  402ca0:	ldrb	w8, [sp, #1756]
  402ca4:	tbz	w8, #2, 402cb0 <tigetstr@plt+0xdd0>
  402ca8:	ldr	x0, [sp, #576]
  402cac:	bl	401a80 <putp@plt>
  402cb0:	ldr	x3, [x28, #688]
  402cb4:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402cb8:	mov	w1, #0xf                   	// #15
  402cbc:	mov	w2, #0x1                   	// #1
  402cc0:	add	x0, x0, #0x71
  402cc4:	bl	401d20 <fwrite@plt>
  402cc8:	ldr	w8, [sp, #560]
  402ccc:	sub	w8, w8, #0x4
  402cd0:	cmp	w20, w8
  402cd4:	csel	w20, w8, w20, gt
  402cd8:	ldr	w8, [sp, #1756]
  402cdc:	tbnz	w8, #16, 402d08 <tigetstr@plt+0xe28>
  402ce0:	orr	w8, w8, #0x8000000
  402ce4:	add	x0, sp, #0x28
  402ce8:	mov	x1, x25
  402cec:	mov	w2, w20
  402cf0:	str	w8, [sp, #1756]
  402cf4:	bl	403a68 <tigetstr@plt+0x1b88>
  402cf8:	ldr	w8, [sp, #1756]
  402cfc:	and	w8, w8, #0xf7ffffff
  402d00:	str	w8, [sp, #1756]
  402d04:	b	402d50 <tigetstr@plt+0xe70>
  402d08:	add	x0, sp, #0x6e8
  402d0c:	mov	w1, #0x1                   	// #1
  402d10:	mov	w2, #0x2000                	// #8192
  402d14:	mov	x3, x25
  402d18:	bl	401c70 <fread_unlocked@plt>
  402d1c:	cbz	x0, 402d50 <tigetstr@plt+0xe70>
  402d20:	mov	x2, x0
  402d24:	ldr	x3, [x28, #688]
  402d28:	add	x0, sp, #0x6e8
  402d2c:	mov	w1, #0x1                   	// #1
  402d30:	bl	401d20 <fwrite@plt>
  402d34:	add	x0, sp, #0x6e8
  402d38:	mov	w1, #0x1                   	// #1
  402d3c:	mov	w2, #0x2000                	// #8192
  402d40:	mov	x3, x25
  402d44:	bl	401c70 <fread_unlocked@plt>
  402d48:	mov	x2, x0
  402d4c:	cbnz	x0, 402d24 <tigetstr@plt+0xe44>
  402d50:	mov	w1, #0x1                   	// #1
  402d54:	mov	x0, x27
  402d58:	bl	401a70 <__sigsetjmp@plt>
  402d5c:	ldr	x0, [x28, #688]
  402d60:	bl	401d60 <fflush@plt>
  402d64:	mov	x0, x25
  402d68:	bl	401b20 <fclose@plt>
  402d6c:	movi	v0.2d, #0x0
  402d70:	stp	q0, q0, [x24]
  402d74:	b	402884 <tigetstr@plt+0x9a4>
  402d78:	ldr	x0, [sp, #704]
  402d7c:	bl	401ce0 <free@plt>
  402d80:	ldr	x0, [sp, #24]
  402d84:	bl	401ce0 <free@plt>
  402d88:	ldr	x0, [sp, #544]
  402d8c:	bl	401ce0 <free@plt>
  402d90:	bl	4051b4 <tigetstr@plt+0x32d4>
  402d94:	mov	w0, wzr
  402d98:	bl	401a30 <exit@plt>
  402d9c:	ldr	x8, [sp, #584]
  402da0:	str	x8, [sp, #600]
  402da4:	cbz	x8, 402df4 <tigetstr@plt+0xf14>
  402da8:	ldr	x8, [sp, #592]
  402dac:	str	x8, [sp, #608]
  402db0:	cbz	x8, 402df4 <tigetstr@plt+0xf14>
  402db4:	ldr	w8, [sp, #1756]
  402db8:	lsr	w9, w8, #21
  402dbc:	bfi	w8, w9, #24, #1
  402dc0:	b	402330 <tigetstr@plt+0x450>
  402dc4:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402dc8:	add	x1, x1, #0x414
  402dcc:	mov	w0, #0x1                   	// #1
  402dd0:	bl	401ea0 <err@plt>
  402dd4:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  402dd8:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402ddc:	adrp	x3, 407000 <tigetstr@plt+0x5120>
  402de0:	add	x0, x0, #0x3e1
  402de4:	add	x1, x1, #0x3e5
  402de8:	add	x3, x3, #0x3f8
  402dec:	mov	w2, #0x4a                  	// #74
  402df0:	bl	401e30 <__assert_fail@plt>
  402df4:	str	x19, [sp, #600]
  402df8:	str	x19, [sp, #608]
  402dfc:	b	402334 <tigetstr@plt+0x454>
  402e00:	ldr	x0, [sp, #632]
  402e04:	bl	401a80 <putp@plt>
  402e08:	ldr	w8, [sp, #36]
  402e0c:	cbnz	w8, 4027ac <tigetstr@plt+0x8cc>
  402e10:	cbz	w19, 4027ec <tigetstr@plt+0x90c>
  402e14:	cmp	w24, #0x1
  402e18:	b.lt	4027ec <tigetstr@plt+0x90c>  // b.tstop
  402e1c:	ldr	x21, [x23, #696]
  402e20:	mov	w22, w24
  402e24:	ldr	x8, [sp, #160]
  402e28:	mov	x0, x21
  402e2c:	add	x8, x8, #0x1
  402e30:	str	x8, [sp, #160]
  402e34:	bl	401be0 <getc@plt>
  402e38:	cmn	w0, #0x1
  402e3c:	b.eq	4027ec <tigetstr@plt+0x90c>  // b.none
  402e40:	cmp	w0, #0xa
  402e44:	b.ne	402e24 <tigetstr@plt+0xf44>  // b.any
  402e48:	ldr	w8, [sp, #192]
  402e4c:	subs	w22, w22, #0x1
  402e50:	add	w8, w8, #0x1
  402e54:	str	w8, [sp, #192]
  402e58:	b.gt	402e24 <tigetstr@plt+0xf44>
  402e5c:	b	4027ec <tigetstr@plt+0x90c>
  402e60:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402e64:	add	x1, x1, #0x31
  402e68:	mov	w2, #0x5                   	// #5
  402e6c:	mov	x0, xzr
  402e70:	bl	401dc0 <dcgettext@plt>
  402e74:	bl	401d80 <warnx@plt>
  402e78:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  402e7c:	ldr	x19, [x8, #680]
  402e80:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402e84:	add	x1, x1, #0x3b
  402e88:	mov	w2, #0x5                   	// #5
  402e8c:	mov	x0, xzr
  402e90:	bl	401dc0 <dcgettext@plt>
  402e94:	ldr	x2, [x21, #704]
  402e98:	mov	x1, x0
  402e9c:	mov	x0, x19
  402ea0:	bl	401e90 <fprintf@plt>
  402ea4:	mov	w0, #0x1                   	// #1
  402ea8:	bl	401a30 <exit@plt>
  402eac:	bl	402ef4 <tigetstr@plt+0x1014>
  402eb0:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402eb4:	add	x1, x1, #0xe
  402eb8:	mov	w2, #0x5                   	// #5
  402ebc:	mov	x0, xzr
  402ec0:	bl	401dc0 <dcgettext@plt>
  402ec4:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  402ec8:	ldr	x1, [x8, #704]
  402ecc:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  402ed0:	add	x2, x2, #0x1a
  402ed4:	bl	401e20 <printf@plt>
  402ed8:	mov	w0, wzr
  402edc:	bl	401a30 <exit@plt>
  402ee0:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402ee4:	add	x1, x1, #0x3b4
  402ee8:	mov	w0, #0x1                   	// #1
  402eec:	mov	x2, x19
  402ef0:	bl	401ea0 <err@plt>
  402ef4:	stp	x29, x30, [sp, #-32]!
  402ef8:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  402efc:	str	x19, [sp, #16]
  402f00:	ldr	x19, [x8, #688]
  402f04:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402f08:	add	x1, x1, #0x8d
  402f0c:	mov	w2, #0x5                   	// #5
  402f10:	mov	x0, xzr
  402f14:	mov	x29, sp
  402f18:	bl	401dc0 <dcgettext@plt>
  402f1c:	mov	x1, x19
  402f20:	bl	401a20 <fputs@plt>
  402f24:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402f28:	add	x1, x1, #0x96
  402f2c:	mov	w2, #0x5                   	// #5
  402f30:	mov	x0, xzr
  402f34:	bl	401dc0 <dcgettext@plt>
  402f38:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  402f3c:	ldr	x2, [x8, #704]
  402f40:	mov	x1, x0
  402f44:	mov	x0, x19
  402f48:	bl	401e90 <fprintf@plt>
  402f4c:	mov	w0, #0xa                   	// #10
  402f50:	mov	x1, x19
  402f54:	bl	401ac0 <fputc@plt>
  402f58:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402f5c:	add	x1, x1, #0xaf
  402f60:	mov	w2, #0x5                   	// #5
  402f64:	mov	x0, xzr
  402f68:	bl	401dc0 <dcgettext@plt>
  402f6c:	mov	x1, x19
  402f70:	bl	401a20 <fputs@plt>
  402f74:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402f78:	add	x1, x1, #0xd7
  402f7c:	mov	w2, #0x5                   	// #5
  402f80:	mov	x0, xzr
  402f84:	bl	401dc0 <dcgettext@plt>
  402f88:	mov	x1, x19
  402f8c:	bl	401a20 <fputs@plt>
  402f90:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402f94:	add	x1, x1, #0xe2
  402f98:	mov	w2, #0x5                   	// #5
  402f9c:	mov	x0, xzr
  402fa0:	bl	401dc0 <dcgettext@plt>
  402fa4:	mov	x1, x19
  402fa8:	bl	401a20 <fputs@plt>
  402fac:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402fb0:	add	x1, x1, #0x115
  402fb4:	mov	w2, #0x5                   	// #5
  402fb8:	mov	x0, xzr
  402fbc:	bl	401dc0 <dcgettext@plt>
  402fc0:	mov	x1, x19
  402fc4:	bl	401a20 <fputs@plt>
  402fc8:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402fcc:	add	x1, x1, #0x14a
  402fd0:	mov	w2, #0x5                   	// #5
  402fd4:	mov	x0, xzr
  402fd8:	bl	401dc0 <dcgettext@plt>
  402fdc:	mov	x1, x19
  402fe0:	bl	401a20 <fputs@plt>
  402fe4:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  402fe8:	add	x1, x1, #0x177
  402fec:	mov	w2, #0x5                   	// #5
  402ff0:	mov	x0, xzr
  402ff4:	bl	401dc0 <dcgettext@plt>
  402ff8:	mov	x1, x19
  402ffc:	bl	401a20 <fputs@plt>
  403000:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  403004:	add	x1, x1, #0x1b5
  403008:	mov	w2, #0x5                   	// #5
  40300c:	mov	x0, xzr
  403010:	bl	401dc0 <dcgettext@plt>
  403014:	mov	x1, x19
  403018:	bl	401a20 <fputs@plt>
  40301c:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  403020:	add	x1, x1, #0x1f0
  403024:	mov	w2, #0x5                   	// #5
  403028:	mov	x0, xzr
  40302c:	bl	401dc0 <dcgettext@plt>
  403030:	mov	x1, x19
  403034:	bl	401a20 <fputs@plt>
  403038:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  40303c:	add	x1, x1, #0x224
  403040:	mov	w2, #0x5                   	// #5
  403044:	mov	x0, xzr
  403048:	bl	401dc0 <dcgettext@plt>
  40304c:	mov	x1, x19
  403050:	bl	401a20 <fputs@plt>
  403054:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  403058:	add	x1, x1, #0x247
  40305c:	mov	w2, #0x5                   	// #5
  403060:	mov	x0, xzr
  403064:	bl	401dc0 <dcgettext@plt>
  403068:	mov	x1, x19
  40306c:	bl	401a20 <fputs@plt>
  403070:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  403074:	add	x1, x1, #0x277
  403078:	mov	w2, #0x5                   	// #5
  40307c:	mov	x0, xzr
  403080:	bl	401dc0 <dcgettext@plt>
  403084:	mov	x1, x19
  403088:	bl	401a20 <fputs@plt>
  40308c:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  403090:	add	x1, x1, #0x2ad
  403094:	mov	w2, #0x5                   	// #5
  403098:	mov	x0, xzr
  40309c:	bl	401dc0 <dcgettext@plt>
  4030a0:	mov	x1, x19
  4030a4:	bl	401a20 <fputs@plt>
  4030a8:	mov	w0, #0xa                   	// #10
  4030ac:	mov	x1, x19
  4030b0:	bl	401ac0 <fputc@plt>
  4030b4:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4030b8:	add	x1, x1, #0x2ff
  4030bc:	mov	w2, #0x5                   	// #5
  4030c0:	mov	x0, xzr
  4030c4:	bl	401dc0 <dcgettext@plt>
  4030c8:	mov	x1, x0
  4030cc:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4030d0:	add	x0, x0, #0x2eb
  4030d4:	bl	401e20 <printf@plt>
  4030d8:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4030dc:	add	x1, x1, #0x325
  4030e0:	mov	w2, #0x5                   	// #5
  4030e4:	mov	x0, xzr
  4030e8:	bl	401dc0 <dcgettext@plt>
  4030ec:	mov	x1, x0
  4030f0:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4030f4:	add	x0, x0, #0x311
  4030f8:	bl	401e20 <printf@plt>
  4030fc:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  403100:	add	x1, x1, #0x335
  403104:	mov	w2, #0x5                   	// #5
  403108:	mov	x0, xzr
  40310c:	bl	401dc0 <dcgettext@plt>
  403110:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  403114:	add	x1, x1, #0x350
  403118:	bl	401e20 <printf@plt>
  40311c:	mov	w0, wzr
  403120:	bl	401a30 <exit@plt>
  403124:	stp	x29, x30, [sp, #-32]!
  403128:	ldrb	w11, [x1]
  40312c:	str	x19, [sp, #16]
  403130:	mov	x29, sp
  403134:	cbz	w11, 4031f4 <tigetstr@plt+0x1314>
  403138:	adrp	x8, 406000 <tigetstr@plt+0x4120>
  40313c:	mov	w9, wzr
  403140:	add	x8, x8, #0x780
  403144:	mov	w10, #0xa                   	// #10
  403148:	b	403160 <tigetstr@plt+0x1280>
  40314c:	ldr	w11, [x0, #1716]
  403150:	orr	w11, w11, #0x80000
  403154:	str	w11, [x0, #1716]
  403158:	ldrb	w11, [x1, #1]!
  40315c:	cbz	w11, 4031f4 <tigetstr@plt+0x1314>
  403160:	sxtb	w11, w11
  403164:	sub	w12, w11, #0x9
  403168:	cmp	w12, #0x6c
  40316c:	b.hi	403200 <tigetstr@plt+0x1320>  // b.pmore
  403170:	adr	x13, 40314c <tigetstr@plt+0x126c>
  403174:	ldrb	w14, [x8, x12]
  403178:	add	x13, x13, x14, lsl #2
  40317c:	br	x13
  403180:	cbz	w9, 40318c <tigetstr@plt+0x12ac>
  403184:	ldr	w12, [x0, #140]
  403188:	b	40319c <tigetstr@plt+0x12bc>
  40318c:	str	wzr, [x0, #140]
  403190:	ldrsb	w11, [x1]
  403194:	mov	w12, wzr
  403198:	mov	w9, #0x1                   	// #1
  40319c:	madd	w11, w12, w10, w11
  4031a0:	sub	w11, w11, #0x30
  4031a4:	str	w11, [x0, #140]
  4031a8:	b	403158 <tigetstr@plt+0x1278>
  4031ac:	ldr	w11, [x0, #1716]
  4031b0:	orr	w11, w11, #0x4000
  4031b4:	b	403154 <tigetstr@plt+0x1274>
  4031b8:	ldr	w11, [x0, #1716]
  4031bc:	orr	w11, w11, #0x800000
  4031c0:	b	403154 <tigetstr@plt+0x1274>
  4031c4:	ldr	w11, [x0, #1716]
  4031c8:	and	w11, w11, #0xffbfffff
  4031cc:	b	403154 <tigetstr@plt+0x1274>
  4031d0:	ldr	w11, [x0, #1716]
  4031d4:	and	w11, w11, #0xffffffdf
  4031d8:	b	403154 <tigetstr@plt+0x1274>
  4031dc:	ldr	w11, [x0, #1716]
  4031e0:	orr	w11, w11, #0x4
  4031e4:	b	403154 <tigetstr@plt+0x1274>
  4031e8:	ldr	w11, [x0, #1716]
  4031ec:	and	w11, w11, #0xfffffdff
  4031f0:	b	403154 <tigetstr@plt+0x1274>
  4031f4:	ldr	x19, [sp, #16]
  4031f8:	ldp	x29, x30, [sp], #32
  4031fc:	ret
  403200:	adrp	x8, 407000 <tigetstr@plt+0x5120>
  403204:	add	x8, x8, #0x3ce
  403208:	mov	w2, #0x5                   	// #5
  40320c:	mov	x0, xzr
  403210:	mov	x19, x1
  403214:	mov	x1, x8
  403218:	bl	401dc0 <dcgettext@plt>
  40321c:	mov	x1, x19
  403220:	bl	401d80 <warnx@plt>
  403224:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  403228:	ldr	x19, [x8, #680]
  40322c:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  403230:	add	x1, x1, #0x3b
  403234:	mov	w2, #0x5                   	// #5
  403238:	mov	x0, xzr
  40323c:	bl	401dc0 <dcgettext@plt>
  403240:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  403244:	ldr	x2, [x8, #704]
  403248:	mov	x1, x0
  40324c:	mov	x0, x19
  403250:	bl	401e90 <fprintf@plt>
  403254:	mov	w0, #0x1                   	// #1
  403258:	bl	401a30 <exit@plt>
  40325c:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  403260:	add	x1, x1, #0xe
  403264:	mov	w2, #0x5                   	// #5
  403268:	mov	x0, xzr
  40326c:	bl	401dc0 <dcgettext@plt>
  403270:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  403274:	ldr	x1, [x8, #704]
  403278:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  40327c:	add	x2, x2, #0x1a
  403280:	bl	401e20 <printf@plt>
  403284:	mov	w0, wzr
  403288:	bl	401a30 <exit@plt>
  40328c:	stp	x29, x30, [sp, #-32]!
  403290:	mov	w0, #0x3                   	// #3
  403294:	mov	w1, #0x1                   	// #1
  403298:	stp	x20, x19, [sp, #16]
  40329c:	mov	x29, sp
  4032a0:	bl	401b10 <signal@plt>
  4032a4:	adrp	x20, 418000 <tigetstr@plt+0x16120>
  4032a8:	ldr	x8, [x20, #720]
  4032ac:	ldr	w8, [x8, #1716]
  4032b0:	tbnz	w8, #26, 4032dc <tigetstr@plt+0x13fc>
  4032b4:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  4032b8:	ldr	x1, [x8, #688]
  4032bc:	mov	w0, #0xa                   	// #10
  4032c0:	bl	401aa0 <putc@plt>
  4032c4:	ldr	x8, [x20, #720]
  4032c8:	ldr	w9, [x8, #1716]
  4032cc:	tbz	w9, #20, 403350 <tigetstr@plt+0x1470>
  4032d0:	orr	w9, w9, #0x1000
  4032d4:	str	w9, [x8, #1716]
  4032d8:	b	4032f0 <tigetstr@plt+0x1410>
  4032dc:	mov	w9, #0x2000                	// #8192
  4032e0:	movk	w9, #0x80, lsl #16
  4032e4:	and	w8, w8, w9
  4032e8:	cmp	w8, #0x2, lsl #12
  4032ec:	b.eq	403308 <tigetstr@plt+0x1428>  // b.none
  4032f0:	ldp	x20, x19, [sp, #16]
  4032f4:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  4032f8:	add	x1, x1, #0x28c
  4032fc:	mov	w0, #0x3                   	// #3
  403300:	ldp	x29, x30, [sp], #32
  403304:	b	401b10 <signal@plt>
  403308:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  40330c:	ldr	x19, [x8, #680]
  403310:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  403314:	add	x1, x1, #0x42c
  403318:	mov	w2, #0x5                   	// #5
  40331c:	mov	x0, xzr
  403320:	bl	401dc0 <dcgettext@plt>
  403324:	mov	x1, x0
  403328:	mov	x0, x19
  40332c:	bl	401e90 <fprintf@plt>
  403330:	ldr	x8, [x20, #720]
  403334:	ldr	w9, [x8, #148]
  403338:	ldr	w10, [x8, #1716]
  40333c:	add	w9, w9, w0
  403340:	and	w10, w10, #0xffffdfff
  403344:	str	w9, [x8, #148]
  403348:	str	w10, [x8, #1716]
  40334c:	b	4032f0 <tigetstr@plt+0x1410>
  403350:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  403354:	add	x1, x1, #0x28c
  403358:	mov	w0, #0x3                   	// #3
  40335c:	bl	401b10 <signal@plt>
  403360:	ldr	x8, [x20, #720]
  403364:	mov	w1, #0x1                   	// #1
  403368:	add	x0, x8, #0xc0
  40336c:	bl	401d10 <siglongjmp@plt>
  403370:	stp	x29, x30, [sp, #-48]!
  403374:	mov	w0, #0x2                   	// #2
  403378:	mov	w1, #0x1                   	// #1
  40337c:	str	x21, [sp, #16]
  403380:	stp	x20, x19, [sp, #32]
  403384:	mov	x29, sp
  403388:	bl	401b10 <signal@plt>
  40338c:	adrp	x19, 418000 <tigetstr@plt+0x16120>
  403390:	ldr	x20, [x19, #720]
  403394:	ldr	w8, [x20, #1716]
  403398:	tbnz	w8, #16, 4033f4 <tigetstr@plt+0x1514>
  40339c:	tbz	w8, #25, 4033c4 <tigetstr@plt+0x14e4>
  4033a0:	ldr	x0, [x20, #568]
  4033a4:	bl	401a80 <putp@plt>
  4033a8:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  4033ac:	ldr	x0, [x8, #688]
  4033b0:	bl	401d60 <fflush@plt>
  4033b4:	ldr	x20, [x19, #720]
  4033b8:	ldr	w8, [x20, #1716]
  4033bc:	and	w8, w8, #0xfdffffff
  4033c0:	str	w8, [x20, #1716]
  4033c4:	ldr	w8, [x20, #12]
  4033c8:	ldrh	w10, [x20, #82]
  4033cc:	mov	w9, #0xa                   	// #10
  4033d0:	add	x2, x20, #0x3c
  4033d4:	orr	w8, w8, w9
  4033d8:	mov	w0, #0x2                   	// #2
  4033dc:	mov	w1, wzr
  4033e0:	str	w8, [x20, #12]
  4033e4:	strh	w10, [x20, #22]
  4033e8:	bl	401da0 <tcsetattr@plt>
  4033ec:	ldr	x20, [x19, #720]
  4033f0:	ldr	w8, [x20, #1716]
  4033f4:	tbnz	w8, #2, 403444 <tigetstr@plt+0x1564>
  4033f8:	ldr	w9, [x20, #148]
  4033fc:	cmp	w9, #0x1
  403400:	b.lt	403468 <tigetstr@plt+0x1588>  // b.tstop
  403404:	adrp	x21, 418000 <tigetstr@plt+0x16120>
  403408:	ldr	x1, [x21, #688]
  40340c:	tbnz	w8, #11, 40347c <tigetstr@plt+0x159c>
  403410:	mov	w0, #0xd                   	// #13
  403414:	bl	401aa0 <putc@plt>
  403418:	ldrb	w8, [x20, #1716]
  40341c:	tbnz	w8, #3, 403428 <tigetstr@plt+0x1548>
  403420:	ldr	x0, [x20, #536]
  403424:	cbnz	x0, 403488 <tigetstr@plt+0x15a8>
  403428:	ldr	w1, [x20, #148]
  40342c:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  403430:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  403434:	add	x0, x0, #0xbe7
  403438:	add	x2, x2, #0xb7d
  40343c:	bl	401e20 <printf@plt>
  403440:	b	40348c <tigetstr@plt+0x15ac>
  403444:	adrp	x20, 418000 <tigetstr@plt+0x16120>
  403448:	ldr	x1, [x20, #688]
  40344c:	mov	w0, #0xd                   	// #13
  403450:	bl	401aa0 <putc@plt>
  403454:	ldr	x8, [x19, #720]
  403458:	ldr	x0, [x8, #536]
  40345c:	bl	401a80 <putp@plt>
  403460:	ldr	x0, [x20, #688]
  403464:	b	4034b0 <tigetstr@plt+0x15d0>
  403468:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  40346c:	ldr	x1, [x8, #680]
  403470:	mov	w0, #0xa                   	// #10
  403474:	bl	401ac0 <fputc@plt>
  403478:	b	4034b4 <tigetstr@plt+0x15d4>
  40347c:	mov	w0, #0xa                   	// #10
  403480:	bl	401aa0 <putc@plt>
  403484:	b	40348c <tigetstr@plt+0x15ac>
  403488:	bl	401a80 <putp@plt>
  40348c:	ldr	x8, [x20, #536]
  403490:	str	wzr, [x20, #148]
  403494:	cbz	x8, 4034a0 <tigetstr@plt+0x15c0>
  403498:	ldrb	w8, [x20, #1716]
  40349c:	tbz	w8, #3, 4034ac <tigetstr@plt+0x15cc>
  4034a0:	ldr	x1, [x21, #688]
  4034a4:	mov	w0, #0xd                   	// #13
  4034a8:	bl	401aa0 <putc@plt>
  4034ac:	ldr	x0, [x21, #688]
  4034b0:	bl	401d60 <fflush@plt>
  4034b4:	ldr	x8, [x19, #720]
  4034b8:	ldr	x0, [x8, #664]
  4034bc:	bl	401ce0 <free@plt>
  4034c0:	ldr	x8, [x19, #720]
  4034c4:	ldr	x0, [x8, #504]
  4034c8:	bl	401ce0 <free@plt>
  4034cc:	mov	w0, wzr
  4034d0:	bl	401a00 <_exit@plt>
  4034d4:	sub	sp, sp, #0x20
  4034d8:	mov	w0, #0x1c                  	// #28
  4034dc:	mov	w1, #0x1                   	// #1
  4034e0:	stp	x29, x30, [sp, #16]
  4034e4:	add	x29, sp, #0x10
  4034e8:	bl	401b10 <signal@plt>
  4034ec:	add	x2, sp, #0x8
  4034f0:	mov	w0, #0x1                   	// #1
  4034f4:	mov	w1, #0x5413                	// #21523
  4034f8:	bl	401eb0 <ioctl@plt>
  4034fc:	cmn	w0, #0x1
  403500:	b.eq	403540 <tigetstr@plt+0x1660>  // b.none
  403504:	ldrh	w9, [sp, #8]
  403508:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  40350c:	cbz	w9, 403530 <tigetstr@plt+0x1650>
  403510:	ldr	x10, [x8, #720]
  403514:	lsr	w11, w9, #1
  403518:	cmp	w9, #0x4
  40351c:	sub	w11, w11, #0x1
  403520:	sub	w12, w9, #0x1
  403524:	csinc	w11, w11, wzr, cs  // cs = hs, nlast
  403528:	str	w9, [x10, #520]
  40352c:	stp	w12, w11, [x10, #140]
  403530:	ldrh	w9, [sp, #10]
  403534:	cbz	w9, 403540 <tigetstr@plt+0x1660>
  403538:	ldr	x8, [x8, #720]
  40353c:	str	w9, [x8, #656]
  403540:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  403544:	add	x1, x1, #0x4d4
  403548:	mov	w0, #0x1c                  	// #28
  40354c:	bl	401b10 <signal@plt>
  403550:	ldp	x29, x30, [sp, #16]
  403554:	add	sp, sp, #0x20
  403558:	ret
  40355c:	sub	sp, sp, #0x130
  403560:	mov	w0, #0x16                  	// #22
  403564:	mov	w1, #0x1                   	// #1
  403568:	stp	x29, x30, [sp, #256]
  40356c:	str	x28, [sp, #272]
  403570:	stp	x20, x19, [sp, #288]
  403574:	add	x29, sp, #0x100
  403578:	bl	401b10 <signal@plt>
  40357c:	adrp	x19, 418000 <tigetstr@plt+0x16120>
  403580:	ldr	x8, [x19, #720]
  403584:	adrp	x20, 418000 <tigetstr@plt+0x16120>
  403588:	ldr	w9, [x8, #1716]
  40358c:	tbnz	w9, #16, 4035dc <tigetstr@plt+0x16fc>
  403590:	tbz	w9, #25, 4035b4 <tigetstr@plt+0x16d4>
  403594:	ldr	x0, [x8, #568]
  403598:	bl	401a80 <putp@plt>
  40359c:	ldr	x0, [x20, #688]
  4035a0:	bl	401d60 <fflush@plt>
  4035a4:	ldr	x8, [x19, #720]
  4035a8:	ldr	w9, [x8, #1716]
  4035ac:	and	w9, w9, #0xfdffffff
  4035b0:	str	w9, [x8, #1716]
  4035b4:	ldr	w9, [x8, #12]
  4035b8:	ldrh	w11, [x8, #82]
  4035bc:	mov	w10, #0xa                   	// #10
  4035c0:	add	x2, x8, #0x3c
  4035c4:	orr	w9, w9, w10
  4035c8:	mov	w0, #0x2                   	// #2
  4035cc:	mov	w1, wzr
  4035d0:	str	w9, [x8, #12]
  4035d4:	strh	w11, [x8, #22]
  4035d8:	bl	401da0 <tcsetattr@plt>
  4035dc:	ldr	x0, [x20, #688]
  4035e0:	bl	401d60 <fflush@plt>
  4035e4:	mov	w0, #0x16                  	// #22
  4035e8:	mov	x1, xzr
  4035ec:	bl	401b10 <signal@plt>
  4035f0:	mov	w0, #0x14                  	// #20
  4035f4:	mov	x1, xzr
  4035f8:	bl	401b10 <signal@plt>
  4035fc:	add	x0, sp, #0x80
  403600:	bl	401b80 <sigemptyset@plt>
  403604:	add	x0, sp, #0x80
  403608:	mov	w1, #0x14                  	// #20
  40360c:	bl	401e10 <sigaddset@plt>
  403610:	add	x1, sp, #0x80
  403614:	mov	x2, sp
  403618:	mov	w0, #0x1                   	// #1
  40361c:	bl	401a60 <sigprocmask@plt>
  403620:	mov	w1, #0x14                  	// #20
  403624:	mov	w0, wzr
  403628:	bl	401ad0 <kill@plt>
  40362c:	mov	x1, sp
  403630:	mov	w0, #0x2                   	// #2
  403634:	mov	x2, xzr
  403638:	bl	401a60 <sigprocmask@plt>
  40363c:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  403640:	add	x1, x1, #0x55c
  403644:	mov	w0, #0x14                  	// #20
  403648:	bl	401b10 <signal@plt>
  40364c:	ldr	x2, [x19, #720]
  403650:	mov	w9, #0xfffffff5            	// #-11
  403654:	mov	w10, #0x100                 	// #256
  403658:	mov	w0, #0x2                   	// #2
  40365c:	ldr	w8, [x2, #12]
  403660:	mov	w1, wzr
  403664:	strh	w10, [x2, #22]
  403668:	and	w8, w8, w9
  40366c:	str	w8, [x2, #12]
  403670:	bl	401da0 <tcsetattr@plt>
  403674:	ldr	x8, [x19, #720]
  403678:	ldrb	w9, [x8, #1719]
  40367c:	tbnz	w9, #2, 403694 <tigetstr@plt+0x17b4>
  403680:	ldp	x20, x19, [sp, #288]
  403684:	ldr	x28, [sp, #272]
  403688:	ldp	x29, x30, [sp, #256]
  40368c:	add	sp, sp, #0x130
  403690:	ret
  403694:	add	x0, x8, #0xc0
  403698:	mov	w1, #0x1                   	// #1
  40369c:	bl	401d10 <siglongjmp@plt>
  4036a0:	sub	sp, sp, #0x100
  4036a4:	stp	x29, x30, [sp, #160]
  4036a8:	stp	x28, x27, [sp, #176]
  4036ac:	stp	x26, x25, [sp, #192]
  4036b0:	stp	x24, x23, [sp, #208]
  4036b4:	stp	x22, x21, [sp, #224]
  4036b8:	stp	x20, x19, [sp, #240]
  4036bc:	ldrsw	x9, [x0, #152]
  4036c0:	ldr	x8, [x0, #120]
  4036c4:	mov	x19, x0
  4036c8:	add	x29, sp, #0xa0
  4036cc:	str	x9, [x0, #680]
  4036d0:	str	x8, [sp, #8]
  4036d4:	str	x8, [x0, #672]
  4036d8:	cbz	x1, 403a20 <tigetstr@plt+0x1b40>
  4036dc:	mov	x20, x2
  4036e0:	sub	x0, x29, #0x40
  4036e4:	mov	w2, #0x8                   	// #8
  4036e8:	mov	w23, w3
  4036ec:	str	x9, [sp]
  4036f0:	bl	401df0 <regcomp@plt>
  4036f4:	cbnz	w0, 4039d8 <tigetstr@plt+0x1af8>
  4036f8:	mov	x0, x20
  4036fc:	bl	401c50 <feof@plt>
  403700:	cbz	w0, 403738 <tigetstr@plt+0x1858>
  403704:	sub	x0, x29, #0x40
  403708:	bl	401de0 <regfree@plt>
  40370c:	mov	x0, x20
  403710:	bl	401c50 <feof@plt>
  403714:	cbnz	w0, 4039f4 <tigetstr@plt+0x1b14>
  403718:	ldp	x20, x19, [sp, #240]
  40371c:	ldp	x22, x21, [sp, #224]
  403720:	ldp	x24, x23, [sp, #208]
  403724:	ldp	x26, x25, [sp, #192]
  403728:	ldp	x28, x27, [sp, #176]
  40372c:	ldp	x29, x30, [sp, #160]
  403730:	add	sp, sp, #0x100
  403734:	ret
  403738:	ldr	x22, [sp, #8]
  40373c:	mov	w27, wzr
  403740:	mov	x26, x22
  403744:	b	40375c <tigetstr@plt+0x187c>
  403748:	mov	x0, x20
  40374c:	bl	401c50 <feof@plt>
  403750:	mov	w27, w24
  403754:	mov	x22, x21
  403758:	cbnz	w0, 403704 <tigetstr@plt+0x1824>
  40375c:	ldrsw	x8, [x19, #656]
  403760:	ldr	x9, [x19, #512]
  403764:	mov	x21, x26
  403768:	ldr	x26, [x19, #120]
  40376c:	lsl	x8, x8, #2
  403770:	cmp	x9, x8
  403774:	b.cs	4037a8 <tigetstr@plt+0x18c8>  // b.hs, b.nlast
  403778:	cmp	w8, #0x100
  40377c:	mov	w9, #0x100                 	// #256
  403780:	ldr	x0, [x19, #504]
  403784:	csel	w8, w8, w9, hi  // hi = pmore
  403788:	sxtw	x28, w8
  40378c:	orr	x25, x28, #0x2
  403790:	mov	x1, x25
  403794:	bl	401bd0 <realloc@plt>
  403798:	cbz	x0, 4039c4 <tigetstr@plt+0x1ae4>
  40379c:	mov	x24, x0
  4037a0:	stp	x0, x28, [x19, #504]
  4037a4:	b	4037ac <tigetstr@plt+0x18cc>
  4037a8:	ldr	x24, [x19, #504]
  4037ac:	ldr	x8, [x19, #120]
  4037b0:	mov	x0, x20
  4037b4:	add	x8, x8, #0x1
  4037b8:	str	x8, [x19, #120]
  4037bc:	bl	401be0 <getc@plt>
  4037c0:	cmn	w0, #0x1
  4037c4:	b.eq	403800 <tigetstr@plt+0x1920>  // b.none
  4037c8:	cmp	w0, #0xa
  4037cc:	b.eq	4037f4 <tigetstr@plt+0x1914>  // b.none
  4037d0:	ldp	x8, x9, [x19, #504]
  4037d4:	sub	x8, x24, x8
  4037d8:	sub	x9, x9, #0x1
  4037dc:	cmp	x8, x9
  4037e0:	b.cs	4037ec <tigetstr@plt+0x190c>  // b.hs, b.nlast
  4037e4:	strb	w0, [x24], #1
  4037e8:	b	4037ac <tigetstr@plt+0x18cc>
  4037ec:	cmp	w0, #0xa
  4037f0:	b.ne	403800 <tigetstr@plt+0x1920>  // b.any
  4037f4:	ldr	w8, [x19, #152]
  4037f8:	add	w8, w8, #0x1
  4037fc:	str	w8, [x19, #152]
  403800:	strb	wzr, [x24]
  403804:	ldr	x1, [x19, #504]
  403808:	sub	x0, x29, #0x40
  40380c:	mov	x2, xzr
  403810:	mov	x3, xzr
  403814:	mov	w4, wzr
  403818:	add	w24, w27, #0x1
  40381c:	bl	401dd0 <regexec@plt>
  403820:	cbnz	w0, 403748 <tigetstr@plt+0x1868>
  403824:	subs	w23, w23, #0x1
  403828:	b.ne	403748 <tigetstr@plt+0x1868>  // b.any
  40382c:	cmp	w27, #0x2
  403830:	b.hi	403840 <tigetstr@plt+0x1960>  // b.pmore
  403834:	cbz	w27, 40387c <tigetstr@plt+0x199c>
  403838:	ldrb	w8, [x19, #1717]
  40383c:	tbz	w8, #7, 40387c <tigetstr@plt+0x199c>
  403840:	adrp	x21, 418000 <tigetstr@plt+0x16120>
  403844:	ldr	x1, [x21, #688]
  403848:	mov	w0, #0xa                   	// #10
  40384c:	bl	401aa0 <putc@plt>
  403850:	ldrb	w8, [x19, #1716]
  403854:	tbz	w8, #2, 403860 <tigetstr@plt+0x1980>
  403858:	ldr	x0, [x19, #536]
  40385c:	bl	401a80 <putp@plt>
  403860:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  403864:	add	x1, x1, #0x441
  403868:	mov	w2, #0x5                   	// #5
  40386c:	mov	x0, xzr
  403870:	bl	401dc0 <dcgettext@plt>
  403874:	ldr	x1, [x21, #688]
  403878:	bl	401a20 <fputs@plt>
  40387c:	ldr	w8, [x19, #1716]
  403880:	tbnz	w8, #15, 4038e4 <tigetstr@plt+0x1a04>
  403884:	ldr	w8, [x19, #152]
  403888:	cmp	w27, #0x1
  40388c:	mov	w9, #0x3                   	// #3
  403890:	csel	w9, w9, w24, hi  // hi = pmore
  403894:	sub	w8, w8, w9
  403898:	mov	x0, x20
  40389c:	mov	x1, x22
  4038a0:	mov	w2, wzr
  4038a4:	str	w8, [x19, #152]
  4038a8:	str	x22, [x19, #120]
  4038ac:	bl	401c30 <fseek@plt>
  4038b0:	ldr	w8, [x19, #1716]
  4038b4:	tbz	w8, #14, 403704 <tigetstr@plt+0x1824>
  4038b8:	tbnz	w8, #2, 403924 <tigetstr@plt+0x1a44>
  4038bc:	tbnz	w8, #11, 403704 <tigetstr@plt+0x1824>
  4038c0:	ldr	x0, [x19, #528]
  4038c4:	cbz	x0, 403704 <tigetstr@plt+0x1824>
  4038c8:	bl	401a80 <putp@plt>
  4038cc:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  4038d0:	ldr	x1, [x8, #688]
  4038d4:	mov	w0, #0xd                   	// #13
  4038d8:	bl	401aa0 <putc@plt>
  4038dc:	str	wzr, [x19, #148]
  4038e0:	b	403704 <tigetstr@plt+0x1824>
  4038e4:	ldr	w9, [x19, #148]
  4038e8:	cbz	w9, 403954 <tigetstr@plt+0x1a74>
  4038ec:	adrp	x9, 418000 <tigetstr@plt+0x16120>
  4038f0:	ldr	x1, [x9, #688]
  4038f4:	tbnz	w8, #11, 403918 <tigetstr@plt+0x1a38>
  4038f8:	mov	w0, #0xd                   	// #13
  4038fc:	bl	401aa0 <putc@plt>
  403900:	ldrb	w8, [x19, #1716]
  403904:	tbnz	w8, #3, 403938 <tigetstr@plt+0x1a58>
  403908:	ldr	x0, [x19, #536]
  40390c:	cbz	x0, 403938 <tigetstr@plt+0x1a58>
  403910:	bl	401a80 <putp@plt>
  403914:	b	403950 <tigetstr@plt+0x1a70>
  403918:	mov	w0, #0xa                   	// #10
  40391c:	bl	401aa0 <putc@plt>
  403920:	b	403950 <tigetstr@plt+0x1a70>
  403924:	ldr	x0, [x19, #592]
  403928:	bl	401a80 <putp@plt>
  40392c:	ldr	x0, [x19, #536]
  403930:	bl	401a80 <putp@plt>
  403934:	b	403704 <tigetstr@plt+0x1824>
  403938:	ldr	w1, [x19, #148]
  40393c:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  403940:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  403944:	add	x0, x0, #0xbe7
  403948:	add	x2, x2, #0xb7d
  40394c:	bl	401e20 <printf@plt>
  403950:	str	wzr, [x19, #148]
  403954:	ldr	x8, [x19, #536]
  403958:	cbz	x8, 403964 <tigetstr@plt+0x1a84>
  40395c:	ldr	w8, [x19, #1716]
  403960:	tbz	w8, #3, 403978 <tigetstr@plt+0x1a98>
  403964:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  403968:	ldr	x1, [x8, #688]
  40396c:	mov	w0, #0xd                   	// #13
  403970:	bl	401aa0 <putc@plt>
  403974:	ldr	w8, [x19, #1716]
  403978:	tbz	w8, #14, 4039b8 <tigetstr@plt+0x1ad8>
  40397c:	tbnz	w8, #2, 4039a8 <tigetstr@plt+0x1ac8>
  403980:	tbnz	w8, #11, 4039b8 <tigetstr@plt+0x1ad8>
  403984:	ldr	x0, [x19, #528]
  403988:	cbz	x0, 4039b8 <tigetstr@plt+0x1ad8>
  40398c:	bl	401a80 <putp@plt>
  403990:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  403994:	ldr	x1, [x8, #688]
  403998:	mov	w0, #0xd                   	// #13
  40399c:	bl	401aa0 <putc@plt>
  4039a0:	str	wzr, [x19, #148]
  4039a4:	b	4039b8 <tigetstr@plt+0x1ad8>
  4039a8:	ldr	x0, [x19, #592]
  4039ac:	bl	401a80 <putp@plt>
  4039b0:	ldr	x0, [x19, #536]
  4039b4:	bl	401a80 <putp@plt>
  4039b8:	ldr	x0, [x19, #504]
  4039bc:	bl	401c60 <puts@plt>
  4039c0:	b	403704 <tigetstr@plt+0x1824>
  4039c4:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4039c8:	add	x1, x1, #0x3b4
  4039cc:	mov	w0, #0x1                   	// #1
  4039d0:	mov	x2, x25
  4039d4:	bl	401ea0 <err@plt>
  4039d8:	sub	x1, x29, #0x40
  4039dc:	add	x2, sp, #0x10
  4039e0:	mov	w3, #0x50                  	// #80
  4039e4:	bl	401e50 <regerror@plt>
  4039e8:	add	x1, sp, #0x10
  4039ec:	mov	x0, x19
  4039f0:	bl	405344 <tigetstr@plt+0x3464>
  4039f4:	ldrb	w8, [x19, #1717]
  4039f8:	tbnz	w8, #7, 403a40 <tigetstr@plt+0x1b60>
  4039fc:	ldp	x8, x1, [sp]
  403a00:	mov	x0, x20
  403a04:	mov	w2, wzr
  403a08:	str	w8, [x19, #152]
  403a0c:	str	x1, [x19, #120]
  403a10:	bl	401c30 <fseek@plt>
  403a14:	ldr	x0, [x19, #664]
  403a18:	bl	401ce0 <free@plt>
  403a1c:	str	xzr, [x19, #664]
  403a20:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  403a24:	add	x1, x1, #0x462
  403a28:	mov	w2, #0x5                   	// #5
  403a2c:	mov	x0, xzr
  403a30:	bl	401dc0 <dcgettext@plt>
  403a34:	mov	x1, x0
  403a38:	mov	x0, x19
  403a3c:	bl	405344 <tigetstr@plt+0x3464>
  403a40:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  403a44:	add	x1, x1, #0x44e
  403a48:	mov	w2, #0x5                   	// #5
  403a4c:	mov	x0, xzr
  403a50:	bl	401dc0 <dcgettext@plt>
  403a54:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  403a58:	ldr	x1, [x8, #688]
  403a5c:	bl	401a20 <fputs@plt>
  403a60:	mov	w0, wzr
  403a64:	bl	403370 <tigetstr@plt+0x1490>
  403a68:	sub	sp, sp, #0xc0
  403a6c:	stp	x29, x30, [sp, #96]
  403a70:	add	x29, sp, #0x60
  403a74:	sub	x8, x29, #0x20
  403a78:	stp	x26, x25, [sp, #128]
  403a7c:	stp	x20, x19, [sp, #176]
  403a80:	mov	w20, w2
  403a84:	mov	x26, x1
  403a88:	mov	x19, x0
  403a8c:	add	x9, x0, #0xc0
  403a90:	mov	w25, #0x20                  	// #32
  403a94:	orr	x8, x8, #0x1
  403a98:	stp	x28, x27, [sp, #112]
  403a9c:	stp	x24, x23, [sp, #144]
  403aa0:	stp	x22, x21, [sp, #160]
  403aa4:	stp	x8, x9, [sp, #40]
  403aa8:	stur	x1, [x29, #-40]
  403aac:	b	403ac8 <tigetstr@plt+0x1be8>
  403ab0:	ldr	x0, [x19, #592]
  403ab4:	bl	401a80 <putp@plt>
  403ab8:	ldrsw	x8, [x19, #152]
  403abc:	ldr	x9, [x19, #120]
  403ac0:	str	x8, [x19, #696]
  403ac4:	str	x9, [x19, #688]
  403ac8:	ldr	w8, [x19, #1716]
  403acc:	cmp	w20, #0x1
  403ad0:	b.lt	4041ec <tigetstr@plt+0x230c>  // b.tstop
  403ad4:	str	w20, [sp, #36]
  403ad8:	tbnz	w8, #12, 4041ec <tigetstr@plt+0x230c>
  403adc:	ldr	x21, [x19, #120]
  403ae0:	stur	xzr, [x29, #-16]
  403ae4:	ldrsw	x8, [x19, #656]
  403ae8:	ldr	x9, [x19, #512]
  403aec:	lsl	x8, x8, #2
  403af0:	cmp	x9, x8
  403af4:	b.cs	403b2c <tigetstr@plt+0x1c4c>  // b.hs, b.nlast
  403af8:	cmp	w8, #0x100
  403afc:	mov	w9, #0x100                 	// #256
  403b00:	ldr	x0, [x19, #504]
  403b04:	csel	w8, w8, w9, hi  // hi = pmore
  403b08:	sxtw	x20, w8
  403b0c:	orr	x23, x20, #0x2
  403b10:	mov	x1, x23
  403b14:	bl	401bd0 <realloc@plt>
  403b18:	cbz	x0, 40432c <tigetstr@plt+0x244c>
  403b1c:	ldr	x8, [x19, #120]
  403b20:	mov	x28, x0
  403b24:	stp	x0, x20, [x19, #504]
  403b28:	b	403b34 <tigetstr@plt+0x1c54>
  403b2c:	ldr	x28, [x19, #504]
  403b30:	mov	x8, x21
  403b34:	add	x8, x8, #0x1
  403b38:	mov	x0, x26
  403b3c:	str	x8, [x19, #120]
  403b40:	bl	401be0 <getc@plt>
  403b44:	mov	w23, w0
  403b48:	cmp	w0, #0xa
  403b4c:	b.ne	403b80 <tigetstr@plt+0x1ca0>  // b.any
  403b50:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  403b54:	ldr	w8, [x8, #728]
  403b58:	cbz	w8, 403b80 <tigetstr@plt+0x1ca0>
  403b5c:	ldr	w8, [x19, #152]
  403b60:	ldr	x9, [x19, #120]
  403b64:	mov	x0, x26
  403b68:	add	w8, w8, #0x1
  403b6c:	add	x9, x9, #0x1
  403b70:	str	w8, [x19, #152]
  403b74:	str	x9, [x19, #120]
  403b78:	bl	401be0 <getc@plt>
  403b7c:	mov	w23, w0
  403b80:	ldp	x8, x9, [x19, #504]
  403b84:	add	x8, x9, x8
  403b88:	sub	x8, x8, #0x1
  403b8c:	cmp	x28, x8
  403b90:	b.cs	403ff8 <tigetstr@plt+0x2118>  // b.hs, b.nlast
  403b94:	mov	w22, wzr
  403b98:	mov	x24, xzr
  403b9c:	mov	w27, wzr
  403ba0:	mov	x20, x28
  403ba4:	b	403bdc <tigetstr@plt+0x1cfc>
  403ba8:	cbz	w22, 403d10 <tigetstr@plt+0x1e30>
  403bac:	ldr	x8, [x19, #120]
  403bb0:	mov	x0, x26
  403bb4:	add	x8, x8, #0x1
  403bb8:	str	x8, [x19, #120]
  403bbc:	bl	401be0 <getc@plt>
  403bc0:	ldp	x8, x9, [x19, #504]
  403bc4:	mov	w23, w0
  403bc8:	mov	x20, x28
  403bcc:	add	x8, x9, x8
  403bd0:	sub	x8, x8, #0x1
  403bd4:	cmp	x28, x8
  403bd8:	b.cs	403ffc <tigetstr@plt+0x211c>  // b.hs, b.nlast
  403bdc:	cbz	w22, 403c98 <tigetstr@plt+0x1db8>
  403be0:	ldr	w8, [x19, #1716]
  403be4:	tbz	w8, #9, 403c98 <tigetstr@plt+0x1db8>
  403be8:	bl	401d00 <__ctype_get_mb_cur_max@plt>
  403bec:	cmp	x0, #0x2
  403bf0:	b.cc	403c98 <tigetstr@plt+0x1db8>  // b.lo, b.ul, b.last
  403bf4:	ldur	x22, [x29, #-16]
  403bf8:	mov	x8, x21
  403bfc:	sub	x9, x29, #0x20
  403c00:	str	x8, [sp, #24]
  403c04:	add	x8, x24, x8
  403c08:	add	x26, x9, x24
  403c0c:	add	w9, w27, w24
  403c10:	mov	x25, xzr
  403c14:	mov	x21, xzr
  403c18:	strb	w23, [x26]
  403c1c:	add	w9, w9, #0x1
  403c20:	add	x8, x8, #0x1
  403c24:	mov	w23, w27
  403c28:	str	w9, [sp, #12]
  403c2c:	str	x8, [sp, #16]
  403c30:	add	x8, x24, x21
  403c34:	add	x2, x8, #0x1
  403c38:	sub	x0, x29, #0x4
  403c3c:	sub	x1, x29, #0x20
  403c40:	sub	x3, x29, #0x10
  403c44:	bl	4019d0 <mbrtowc@plt>
  403c48:	cmn	x0, #0x1
  403c4c:	b.ne	403dc8 <tigetstr@plt+0x1ee8>  // b.any
  403c50:	ldurb	w8, [x29, #-32]
  403c54:	add	w9, w23, w25
  403c58:	add	w9, w9, #0x1
  403c5c:	strb	w8, [x20, x25]
  403c60:	stur	x22, [x29, #-16]
  403c64:	ldr	w8, [x19, #656]
  403c68:	cmp	w9, w8
  403c6c:	b.ge	403df8 <tigetstr@plt+0x1f18>  // b.tcont
  403c70:	ldr	x1, [sp, #40]
  403c74:	add	x28, x24, x21
  403c78:	sub	x0, x29, #0x20
  403c7c:	mov	x2, x28
  403c80:	bl	4019f0 <memmove@plt>
  403c84:	cbz	x28, 403e3c <tigetstr@plt+0x1f5c>
  403c88:	strb	wzr, [x26, x21]
  403c8c:	sub	x21, x21, #0x1
  403c90:	add	x25, x25, #0x1
  403c94:	b	403c30 <tigetstr@plt+0x1d50>
  403c98:	cmp	w23, #0xa
  403c9c:	b.eq	4040bc <tigetstr@plt+0x21dc>  // b.none
  403ca0:	cmn	w23, #0x1
  403ca4:	b.eq	4040d0 <tigetstr@plt+0x21f0>  // b.none
  403ca8:	mov	x28, x20
  403cac:	cmp	w23, #0x9
  403cb0:	strb	w23, [x28], #1
  403cb4:	b.ne	403cf8 <tigetstr@plt+0x1e18>  // b.any
  403cb8:	ldr	w8, [x19, #1716]
  403cbc:	tbnz	w8, #10, 403d74 <tigetstr@plt+0x1e94>
  403cc0:	orr	w8, w27, #0xfffffff8
  403cc4:	sub	w8, w27, w8
  403cc8:	ldp	x9, x10, [x19, #504]
  403ccc:	add	x9, x10, x9
  403cd0:	sub	x9, x9, #0x1
  403cd4:	cmp	x20, x9
  403cd8:	b.cs	403da4 <tigetstr@plt+0x1ec4>  // b.hs, b.nlast
  403cdc:	add	w27, w27, #0x1
  403ce0:	tst	w27, #0x7
  403ce4:	strb	w25, [x20], #1
  403ce8:	b.ne	403cc8 <tigetstr@plt+0x1de8>  // b.any
  403cec:	mov	x28, x20
  403cf0:	mov	w27, w8
  403cf4:	b	403da8 <tigetstr@plt+0x1ec8>
  403cf8:	subs	w8, w27, #0x1
  403cfc:	b.lt	403d28 <tigetstr@plt+0x1e48>  // b.tstop
  403d00:	cmp	w23, #0x8
  403d04:	b.ne	403d28 <tigetstr@plt+0x1e48>  // b.any
  403d08:	mov	w27, w8
  403d0c:	b	403efc <tigetstr@plt+0x201c>
  403d10:	ldp	x8, x9, [x19, #504]
  403d14:	add	x8, x9, x8
  403d18:	sub	x8, x8, #0x5
  403d1c:	cmp	x28, x8
  403d20:	b.cc	403bac <tigetstr@plt+0x1ccc>  // b.lo, b.ul, b.last
  403d24:	b	403ffc <tigetstr@plt+0x211c>
  403d28:	cmp	w23, #0xc
  403d2c:	b.eq	403e5c <tigetstr@plt+0x1f7c>  // b.none
  403d30:	cmp	w23, #0xd
  403d34:	b.ne	403e84 <tigetstr@plt+0x1fa4>  // b.any
  403d38:	ldr	x8, [x19, #120]
  403d3c:	mov	x0, x26
  403d40:	add	x8, x8, #0x1
  403d44:	str	x8, [x19, #120]
  403d48:	bl	401be0 <getc@plt>
  403d4c:	cmp	w0, #0xa
  403d50:	b.eq	4040bc <tigetstr@plt+0x21dc>  // b.none
  403d54:	ldr	x8, [x19, #120]
  403d58:	mov	w0, #0xd                   	// #13
  403d5c:	mov	x1, x26
  403d60:	sub	x8, x8, #0x1
  403d64:	str	x8, [x19, #120]
  403d68:	bl	401cf0 <ungetc@plt>
  403d6c:	mov	w27, wzr
  403d70:	b	403efc <tigetstr@plt+0x201c>
  403d74:	tbnz	w8, #11, 403dbc <tigetstr@plt+0x1edc>
  403d78:	ldr	w9, [x19, #148]
  403d7c:	cmp	w27, w9
  403d80:	b.ge	403dbc <tigetstr@plt+0x1edc>  // b.tcont
  403d84:	tbnz	w8, #3, 403cc0 <tigetstr@plt+0x1de0>
  403d88:	ldr	x0, [x19, #536]
  403d8c:	cbz	x0, 403cc0 <tigetstr@plt+0x1de0>
  403d90:	orr	w8, w27, #0x7
  403d94:	add	w27, w8, #0x1
  403d98:	bl	401a80 <putp@plt>
  403d9c:	str	wzr, [x19, #148]
  403da0:	b	403efc <tigetstr@plt+0x201c>
  403da4:	mov	x28, x20
  403da8:	ldr	w8, [x19, #148]
  403dac:	cmp	w27, w8
  403db0:	b.lt	403efc <tigetstr@plt+0x201c>  // b.tstop
  403db4:	str	wzr, [x19, #148]
  403db8:	b	403efc <tigetstr@plt+0x201c>
  403dbc:	orr	w8, w27, #0x7
  403dc0:	add	w27, w8, #0x1
  403dc4:	b	403efc <tigetstr@plt+0x201c>
  403dc8:	cmn	x0, #0x2
  403dcc:	b.ne	403f14 <tigetstr@plt+0x2034>  // b.any
  403dd0:	ldr	x9, [sp, #24]
  403dd4:	ldur	x26, [x29, #-40]
  403dd8:	add	x8, x24, x21
  403ddc:	stur	x22, [x29, #-16]
  403de0:	sub	x28, x20, x21
  403de4:	sub	w27, w27, w21
  403de8:	sub	x23, x9, x21
  403dec:	add	x24, x8, #0x1
  403df0:	mov	w22, #0x1                   	// #1
  403df4:	b	403fb8 <tigetstr@plt+0x20d8>
  403df8:	ldr	x8, [sp, #24]
  403dfc:	ldur	x26, [x29, #-40]
  403e00:	mov	w2, wzr
  403e04:	sub	x8, x8, x21
  403e08:	add	x23, x8, #0x1
  403e0c:	mov	x0, x26
  403e10:	mov	x1, x23
  403e14:	str	x23, [x19, #120]
  403e18:	bl	401c30 <fseek@plt>
  403e1c:	sub	x8, x20, x21
  403e20:	add	w9, w27, w25
  403e24:	add	x10, x24, x21
  403e28:	mov	w22, wzr
  403e2c:	add	x28, x8, #0x1
  403e30:	add	w27, w9, #0x1
  403e34:	add	x24, x10, #0x1
  403e38:	b	403fb8 <tigetstr@plt+0x20d8>
  403e3c:	ldur	x26, [x29, #-40]
  403e40:	ldr	x23, [sp, #16]
  403e44:	ldr	w27, [sp, #12]
  403e48:	sub	x8, x20, x21
  403e4c:	mov	x24, xzr
  403e50:	mov	w22, wzr
  403e54:	add	x28, x8, #0x1
  403e58:	b	403fb8 <tigetstr@plt+0x20d8>
  403e5c:	ldr	w8, [x19, #1716]
  403e60:	tbz	w8, #22, 403e88 <tigetstr@plt+0x1fa8>
  403e64:	mov	w8, #0x4c5e                	// #19550
  403e68:	strh	w8, [x20], #2
  403e6c:	ldr	w8, [x19, #1716]
  403e70:	add	w27, w27, #0x2
  403e74:	mov	x28, x20
  403e78:	orr	w8, w8, #0x1000
  403e7c:	str	w8, [x19, #1716]
  403e80:	b	403efc <tigetstr@plt+0x201c>
  403e84:	ldr	w8, [x19, #1716]
  403e88:	tbz	w8, #9, 403ee8 <tigetstr@plt+0x2008>
  403e8c:	bl	401d00 <__ctype_get_mb_cur_max@plt>
  403e90:	cmp	x0, #0x2
  403e94:	b.cc	403ee8 <tigetstr@plt+0x2008>  // b.lo, b.ul, b.last
  403e98:	str	x21, [sp, #24]
  403e9c:	ldur	x21, [x29, #-16]
  403ea0:	sub	x0, x29, #0x4
  403ea4:	sub	x1, x29, #0x20
  403ea8:	sub	x3, x29, #0x10
  403eac:	mov	w2, #0x1                   	// #1
  403eb0:	stp	xzr, xzr, [x29, #-32]
  403eb4:	sturb	w23, [x29, #-32]
  403eb8:	bl	4019d0 <mbrtowc@plt>
  403ebc:	cmn	x0, #0x1
  403ec0:	b.eq	403fd0 <tigetstr@plt+0x20f0>  // b.none
  403ec4:	cmn	x0, #0x2
  403ec8:	b.ne	403fdc <tigetstr@plt+0x20fc>  // b.any
  403ecc:	ldr	x8, [x19, #120]
  403ed0:	stur	x21, [x29, #-16]
  403ed4:	mov	w24, #0x1                   	// #1
  403ed8:	mov	x28, x20
  403edc:	sub	x21, x8, #0x1
  403ee0:	mov	w22, #0x1                   	// #1
  403ee4:	b	403efc <tigetstr@plt+0x201c>
  403ee8:	bl	401cc0 <__ctype_b_loc@plt>
  403eec:	ldr	x8, [x0]
  403ef0:	ldrh	w8, [x8, w23, sxtw #1]
  403ef4:	ubfx	w8, w8, #14, #1
  403ef8:	add	w27, w27, w8
  403efc:	ldr	w8, [x19, #656]
  403f00:	cmp	w27, w8
  403f04:	b.lt	403ba8 <tigetstr@plt+0x1cc8>  // b.tstop
  403f08:	ldrb	w8, [x19, #1717]
  403f0c:	tbz	w8, #1, 403ba8 <tigetstr@plt+0x1cc8>
  403f10:	b	403ffc <tigetstr@plt+0x211c>
  403f14:	ldur	w0, [x29, #-4]
  403f18:	bl	401b50 <wcwidth@plt>
  403f1c:	ldr	w8, [x19, #656]
  403f20:	add	w9, w0, w27
  403f24:	sub	w9, w9, w21
  403f28:	ldur	x26, [x29, #-40]
  403f2c:	cmp	w9, w8
  403f30:	ldr	x8, [sp, #24]
  403f34:	sub	x28, x20, x21
  403f38:	sub	x23, x8, x21
  403f3c:	b.gt	404128 <tigetstr@plt+0x2248>
  403f40:	add	x8, x24, x21
  403f44:	add	x24, x8, #0x1
  403f48:	cbz	x24, 403fa8 <tigetstr@plt+0x20c8>
  403f4c:	ldp	x8, x9, [x19, #504]
  403f50:	add	x8, x9, x8
  403f54:	sub	x8, x8, #0x1
  403f58:	cmp	x28, x8
  403f5c:	b.cs	403fa8 <tigetstr@plt+0x20c8>  // b.hs, b.nlast
  403f60:	mov	x9, xzr
  403f64:	add	x8, x20, x25
  403f68:	sub	x13, x29, #0x20
  403f6c:	ldrb	w11, [x13, x9]
  403f70:	add	x10, x9, #0x1
  403f74:	cmp	x10, x24
  403f78:	strb	w11, [x8, x9]
  403f7c:	b.cs	403fa0 <tigetstr@plt+0x20c0>  // b.hs, b.nlast
  403f80:	ldp	x11, x12, [x19, #504]
  403f84:	add	x9, x8, x9
  403f88:	add	x9, x9, #0x1
  403f8c:	add	x11, x12, x11
  403f90:	sub	x11, x11, #0x1
  403f94:	cmp	x9, x11
  403f98:	mov	x9, x10
  403f9c:	b.cc	403f6c <tigetstr@plt+0x208c>  // b.lo, b.ul, b.last
  403fa0:	add	x8, x20, x25
  403fa4:	add	x28, x8, x10
  403fa8:	bic	w8, w0, w0, asr #31
  403fac:	add	w8, w8, w27
  403fb0:	mov	w22, wzr
  403fb4:	sub	w27, w8, w21
  403fb8:	ldr	w8, [x19, #656]
  403fbc:	mov	x21, x23
  403fc0:	mov	w25, #0x20                  	// #32
  403fc4:	cmp	w27, w8
  403fc8:	b.lt	403bac <tigetstr@plt+0x1ccc>  // b.tstop
  403fcc:	b	403ffc <tigetstr@plt+0x211c>
  403fd0:	add	w27, w27, #0x1
  403fd4:	stur	x21, [x29, #-16]
  403fd8:	b	403fec <tigetstr@plt+0x210c>
  403fdc:	ldur	w0, [x29, #-4]
  403fe0:	bl	401b50 <wcwidth@plt>
  403fe4:	bic	w8, w0, w0, asr #31
  403fe8:	add	w27, w8, w27
  403fec:	ldr	x21, [sp, #24]
  403ff0:	mov	w24, #0x1                   	// #1
  403ff4:	b	403efc <tigetstr@plt+0x201c>
  403ff8:	mov	w27, wzr
  403ffc:	ldr	w8, [x19, #656]
  404000:	cmp	w27, w8
  404004:	b.lt	404024 <tigetstr@plt+0x2144>  // b.tstop
  404008:	cmp	w8, #0x1
  40400c:	b.lt	404024 <tigetstr@plt+0x2144>  // b.tstop
  404010:	ldrb	w9, [x19, #1719]
  404014:	tbnz	w9, #4, 404024 <tigetstr@plt+0x2144>
  404018:	mov	w8, #0xa                   	// #10
  40401c:	strb	w8, [x28], #1
  404020:	ldr	w8, [x19, #656]
  404024:	cmp	w27, w8
  404028:	b.ne	404058 <tigetstr@plt+0x2178>  // b.any
  40402c:	ldr	w8, [x19, #1716]
  404030:	mov	w10, #0x210                 	// #528
  404034:	movk	w10, #0x1000, lsl #16
  404038:	ubfx	w9, w8, #9, #1
  40403c:	bics	wzr, w10, w8
  404040:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  404044:	str	w9, [x8, #728]
  404048:	b.ne	404060 <tigetstr@plt+0x2180>  // b.any
  40404c:	mov	w8, #0xa                   	// #10
  404050:	strb	w8, [x28], #1
  404054:	b	404060 <tigetstr@plt+0x2180>
  404058:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  40405c:	str	wzr, [x8, #728]
  404060:	ldr	x8, [x19, #504]
  404064:	strb	wzr, [x28]
  404068:	sub	x23, x28, x8
  40406c:	ldr	w8, [x19, #1716]
  404070:	cmn	w27, #0x1
  404074:	b.eq	404300 <tigetstr@plt+0x2420>  // b.none
  404078:	tbz	w8, #19, 40408c <tigetstr@plt+0x21ac>
  40407c:	adrp	x9, 418000 <tigetstr@plt+0x16120>
  404080:	ldr	w9, [x9, #672]
  404084:	orr	w9, w9, w23
  404088:	cbz	w9, 403ad8 <tigetstr@plt+0x1bf8>
  40408c:	adrp	x9, 418000 <tigetstr@plt+0x16120>
  404090:	str	w23, [x9, #672]
  404094:	tbnz	w8, #0, 4040f4 <tigetstr@plt+0x2214>
  404098:	ldr	x9, [x19, #544]
  40409c:	cbz	x9, 404174 <tigetstr@plt+0x2294>
  4040a0:	ldrb	w9, [x9]
  4040a4:	cmp	w9, #0x20
  4040a8:	b.ne	404174 <tigetstr@plt+0x2294>  // b.any
  4040ac:	ldr	w9, [x19, #148]
  4040b0:	cmp	w9, #0x0
  4040b4:	b.gt	4040fc <tigetstr@plt+0x221c>
  4040b8:	b	404174 <tigetstr@plt+0x2294>
  4040bc:	ldr	w8, [x19, #152]
  4040c0:	mov	x28, x20
  4040c4:	add	w8, w8, #0x1
  4040c8:	str	w8, [x19, #152]
  4040cc:	b	403ffc <tigetstr@plt+0x211c>
  4040d0:	ldr	x8, [x19, #504]
  4040d4:	subs	x23, x20, x8
  4040d8:	b.ls	4040ec <tigetstr@plt+0x220c>  // b.plast
  4040dc:	strb	wzr, [x20]
  4040e0:	ldr	x8, [x19, #504]
  4040e4:	sub	x23, x20, x8
  4040e8:	b	40406c <tigetstr@plt+0x218c>
  4040ec:	mov	w27, #0xffffffff            	// #-1
  4040f0:	b	40406c <tigetstr@plt+0x218c>
  4040f4:	ldr	w9, [x19, #148]
  4040f8:	cbz	w9, 404174 <tigetstr@plt+0x2294>
  4040fc:	adrp	x9, 418000 <tigetstr@plt+0x16120>
  404100:	ldr	x1, [x9, #688]
  404104:	tbnz	w8, #11, 404148 <tigetstr@plt+0x2268>
  404108:	mov	w0, #0xd                   	// #13
  40410c:	bl	401aa0 <putc@plt>
  404110:	ldrb	w8, [x19, #1716]
  404114:	tbnz	w8, #3, 404154 <tigetstr@plt+0x2274>
  404118:	ldr	x0, [x19, #536]
  40411c:	cbz	x0, 404154 <tigetstr@plt+0x2274>
  404120:	bl	401a80 <putp@plt>
  404124:	b	40416c <tigetstr@plt+0x228c>
  404128:	mov	x0, x26
  40412c:	mov	x1, x23
  404130:	mov	w2, wzr
  404134:	str	x23, [x19, #120]
  404138:	bl	401c30 <fseek@plt>
  40413c:	sub	w27, w27, w21
  404140:	mov	w25, #0x20                  	// #32
  404144:	b	403ffc <tigetstr@plt+0x211c>
  404148:	mov	w0, #0xa                   	// #10
  40414c:	bl	401aa0 <putc@plt>
  404150:	b	40416c <tigetstr@plt+0x228c>
  404154:	ldr	w1, [x19, #148]
  404158:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  40415c:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  404160:	add	x0, x0, #0xbe7
  404164:	add	x2, x2, #0xb7d
  404168:	bl	401e20 <printf@plt>
  40416c:	ldr	w8, [x19, #1716]
  404170:	str	wzr, [x19, #148]
  404174:	tbz	w8, #2, 404180 <tigetstr@plt+0x22a0>
  404178:	ldr	x0, [x19, #536]
  40417c:	bl	401a80 <putp@plt>
  404180:	ldr	x1, [x19, #504]
  404184:	mov	x0, x19
  404188:	mov	w2, w23
  40418c:	bl	405458 <tigetstr@plt+0x3578>
  404190:	ldr	w8, [x19, #148]
  404194:	cmp	w27, w8
  404198:	b.ge	4041ac <tigetstr@plt+0x22cc>  // b.tcont
  40419c:	mov	x0, x19
  4041a0:	mov	w1, w27
  4041a4:	bl	40511c <tigetstr@plt+0x323c>
  4041a8:	b	4041b0 <tigetstr@plt+0x22d0>
  4041ac:	str	wzr, [x19, #148]
  4041b0:	ldr	w8, [x19, #656]
  4041b4:	ldr	w20, [sp, #36]
  4041b8:	cmp	w27, w8
  4041bc:	b.lt	4041c8 <tigetstr@plt+0x22e8>  // b.tstop
  4041c0:	ldrb	w8, [x19, #1717]
  4041c4:	tbnz	w8, #1, 4041dc <tigetstr@plt+0x22fc>
  4041c8:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4041cc:	mov	w2, #0x1                   	// #1
  4041d0:	mov	x0, x19
  4041d4:	add	x1, x1, #0x49d
  4041d8:	bl	405458 <tigetstr@plt+0x3578>
  4041dc:	ldr	w8, [x19, #1716]
  4041e0:	subs	w20, w20, #0x1
  4041e4:	str	w20, [sp, #36]
  4041e8:	b.gt	403ad8 <tigetstr@plt+0x1bf8>
  4041ec:	tbz	w8, #25, 404204 <tigetstr@plt+0x2324>
  4041f0:	ldr	x0, [x19, #568]
  4041f4:	bl	401a80 <putp@plt>
  4041f8:	ldr	w8, [x19, #1716]
  4041fc:	and	w8, w8, #0xfdffffff
  404200:	str	w8, [x19, #1716]
  404204:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  404208:	ldr	x0, [x8, #688]
  40420c:	bl	401d60 <fflush@plt>
  404210:	ldr	x8, [x19, #120]
  404214:	mov	x0, x26
  404218:	add	x8, x8, #0x1
  40421c:	str	x8, [x19, #120]
  404220:	bl	401be0 <getc@plt>
  404224:	ldr	w8, [x19, #1716]
  404228:	cmn	w0, #0x1
  40422c:	b.eq	404300 <tigetstr@plt+0x2420>  // b.none
  404230:	mov	w9, #0x1004                	// #4100
  404234:	mov	w23, w0
  404238:	bics	wzr, w9, w8
  40423c:	b.ne	404248 <tigetstr@plt+0x2368>  // b.any
  404240:	ldr	x0, [x19, #648]
  404244:	bl	401a80 <putp@plt>
  404248:	ldr	x8, [x19, #120]
  40424c:	mov	w0, w23
  404250:	mov	x1, x26
  404254:	sub	x8, x8, #0x1
  404258:	str	x8, [x19, #120]
  40425c:	bl	401cf0 <ungetc@plt>
  404260:	ldr	x0, [sp, #48]
  404264:	mov	w1, #0x1                   	// #1
  404268:	bl	401a70 <__sigsetjmp@plt>
  40426c:	ldr	w8, [x19, #1716]
  404270:	mov	w9, #0xefff                	// #61439
  404274:	movk	w9, #0xffef, lsl #16
  404278:	mov	x0, x19
  40427c:	and	w8, w8, w9
  404280:	mov	x1, xzr
  404284:	mov	x2, x26
  404288:	str	w8, [x19, #1716]
  40428c:	bl	404340 <tigetstr@plt+0x2460>
  404290:	cbz	w0, 40430c <tigetstr@plt+0x242c>
  404294:	ldr	w8, [x19, #1716]
  404298:	mov	w20, w0
  40429c:	tbz	w8, #11, 4042c4 <tigetstr@plt+0x23e4>
  4042a0:	ldr	w9, [x19, #148]
  4042a4:	cmp	w9, #0x1
  4042a8:	b.lt	4042c4 <tigetstr@plt+0x23e4>  // b.tstop
  4042ac:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  4042b0:	ldr	x1, [x8, #688]
  4042b4:	mov	w0, #0xa                   	// #10
  4042b8:	bl	401aa0 <putc@plt>
  4042bc:	ldr	w8, [x19, #1716]
  4042c0:	str	wzr, [x19, #148]
  4042c4:	tbz	w8, #14, 403ab8 <tigetstr@plt+0x1bd8>
  4042c8:	ldr	w9, [x19, #140]
  4042cc:	cmp	w20, w9
  4042d0:	b.lt	403ab8 <tigetstr@plt+0x1bd8>  // b.tstop
  4042d4:	tbnz	w8, #2, 403ab0 <tigetstr@plt+0x1bd0>
  4042d8:	tbnz	w8, #11, 403ab8 <tigetstr@plt+0x1bd8>
  4042dc:	ldr	x0, [x19, #528]
  4042e0:	cbz	x0, 403ab8 <tigetstr@plt+0x1bd8>
  4042e4:	bl	401a80 <putp@plt>
  4042e8:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  4042ec:	ldr	x1, [x8, #688]
  4042f0:	mov	w0, #0xd                   	// #13
  4042f4:	bl	401aa0 <putc@plt>
  4042f8:	str	wzr, [x19, #148]
  4042fc:	b	403ab8 <tigetstr@plt+0x1bd8>
  404300:	tbz	w8, #2, 40430c <tigetstr@plt+0x242c>
  404304:	ldr	x0, [x19, #648]
  404308:	bl	401a80 <putp@plt>
  40430c:	ldp	x20, x19, [sp, #176]
  404310:	ldp	x22, x21, [sp, #160]
  404314:	ldp	x24, x23, [sp, #144]
  404318:	ldp	x26, x25, [sp, #128]
  40431c:	ldp	x28, x27, [sp, #112]
  404320:	ldp	x29, x30, [sp, #96]
  404324:	add	sp, sp, #0xc0
  404328:	ret
  40432c:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  404330:	add	x1, x1, #0x3b4
  404334:	mov	w0, #0x1                   	// #1
  404338:	mov	x2, x23
  40433c:	bl	401ea0 <err@plt>
  404340:	sub	sp, sp, #0xd0
  404344:	stp	x29, x30, [sp, #112]
  404348:	stp	x28, x27, [sp, #128]
  40434c:	stp	x26, x25, [sp, #144]
  404350:	stp	x24, x23, [sp, #160]
  404354:	stp	x22, x21, [sp, #176]
  404358:	stp	x20, x19, [sp, #192]
  40435c:	ldr	w8, [x0, #1716]
  404360:	mov	x20, x2
  404364:	mov	x21, x1
  404368:	mov	x19, x0
  40436c:	add	x27, x0, #0x6b4
  404370:	add	x29, sp, #0x70
  404374:	tbnz	w8, #17, 404388 <tigetstr@plt+0x24a8>
  404378:	mov	x0, x19
  40437c:	mov	x1, x21
  404380:	bl	40569c <tigetstr@plt+0x37bc>
  404384:	b	404390 <tigetstr@plt+0x24b0>
  404388:	and	w8, w8, #0xfffdffff
  40438c:	str	w8, [x27]
  404390:	bl	401e40 <__errno_location@plt>
  404394:	add	x9, sp, #0x1c
  404398:	mov	x22, x0
  40439c:	mov	w8, wzr
  4043a0:	add	x24, x19, #0x94
  4043a4:	add	x25, x19, #0x218
  4043a8:	mov	w23, #0xa                   	// #10
  4043ac:	orr	x9, x9, #0x3
  4043b0:	str	x9, [sp, #16]
  4043b4:	b	4043c4 <tigetstr@plt+0x24e4>
  4043b8:	mul	w8, w26, w23
  4043bc:	add	w8, w8, w28, sxtb
  4043c0:	sub	w8, w8, #0x30
  4043c4:	sub	x1, x29, #0x4
  4043c8:	mov	w0, #0x2                   	// #2
  4043cc:	mov	w2, #0x1                   	// #1
  4043d0:	mov	w26, w8
  4043d4:	str	wzr, [x22]
  4043d8:	bl	401d90 <read@plt>
  4043dc:	cmp	x0, #0x1
  4043e0:	b.lt	4043ec <tigetstr@plt+0x250c>  // b.tstop
  4043e4:	ldurb	w28, [x29, #-4]
  4043e8:	b	404400 <tigetstr@plt+0x2520>
  4043ec:	ldr	w8, [x22]
  4043f0:	cmp	w8, #0x4
  4043f4:	b.ne	4050e4 <tigetstr@plt+0x3204>  // b.any
  4043f8:	ldrb	w28, [x19, #20]
  4043fc:	sturb	w28, [x29, #-4]
  404400:	bl	401cc0 <__ctype_b_loc@plt>
  404404:	ldr	x8, [x0]
  404408:	sxtb	x9, w28
  40440c:	ldrh	w8, [x8, x9, lsl #1]
  404410:	tbnz	w8, #11, 4043b8 <tigetstr@plt+0x24d8>
  404414:	ldrb	w8, [x19, #20]
  404418:	cmp	w8, w28
  40441c:	mov	w8, wzr
  404420:	b.eq	4043c4 <tigetstr@plt+0x24e4>  // b.none
  404424:	ldr	w9, [x27]
  404428:	cmp	w28, #0x2e
  40442c:	and	w8, w9, #0xfffbffff
  404430:	str	w8, [x27]
  404434:	b.ne	40445c <tigetstr@plt+0x257c>  // b.any
  404438:	ldr	w28, [x19, #704]
  40443c:	ldr	w26, [x19, #708]
  404440:	orr	w8, w9, #0x40000
  404444:	str	w8, [x19, #1716]
  404448:	cmp	w28, #0x3a
  40444c:	b.ne	40445c <tigetstr@plt+0x257c>  // b.any
  404450:	ldr	w9, [x19, #712]
  404454:	mov	w28, #0x3a                  	// #58
  404458:	b	404460 <tigetstr@plt+0x2580>
  40445c:	mov	w9, wzr
  404460:	ldrb	w11, [x19, #19]
  404464:	sxtb	w10, w28
  404468:	str	w10, [x19, #704]
  40446c:	str	w26, [x19, #708]
  404470:	cmp	w11, w28, uxtb
  404474:	b.ne	4044ac <tigetstr@plt+0x25cc>  // b.any
  404478:	ldr	w9, [x24]
  40447c:	adrp	x26, 418000 <tigetstr@plt+0x16120>
  404480:	cbz	w9, 404574 <tigetstr@plt+0x2694>
  404484:	ldr	x1, [x26, #688]
  404488:	tbnz	w8, #11, 40454c <tigetstr@plt+0x266c>
  40448c:	mov	w0, #0xd                   	// #13
  404490:	bl	401aa0 <putc@plt>
  404494:	ldrb	w8, [x27]
  404498:	tbnz	w8, #3, 404558 <tigetstr@plt+0x2678>
  40449c:	ldr	x0, [x25]
  4044a0:	cbz	x0, 404558 <tigetstr@plt+0x2678>
  4044a4:	bl	401a80 <putp@plt>
  4044a8:	b	404570 <tigetstr@plt+0x2690>
  4044ac:	sub	w11, w10, #0x2
  4044b0:	cmp	w11, #0x78
  4044b4:	adrp	x28, 418000 <tigetstr@plt+0x16120>
  4044b8:	b.hi	4045d8 <tigetstr@plt+0x26f8>  // b.pmore
  4044bc:	adrp	x14, 406000 <tigetstr@plt+0x4120>
  4044c0:	add	x14, x14, #0x7ee
  4044c4:	adr	x12, 4044d4 <tigetstr@plt+0x25f4>
  4044c8:	ldrh	w13, [x14, x11, lsl #1]
  4044cc:	add	x12, x12, x13, lsl #2
  4044d0:	br	x12
  4044d4:	tbz	w8, #14, 4044f8 <tigetstr@plt+0x2618>
  4044d8:	tbnz	w8, #11, 4044f8 <tigetstr@plt+0x2618>
  4044dc:	ldr	x0, [x19, #528]
  4044e0:	cbz	x0, 4044f8 <tigetstr@plt+0x2618>
  4044e4:	bl	401a80 <putp@plt>
  4044e8:	ldr	x1, [x28, #688]
  4044ec:	mov	w0, #0xd                   	// #13
  4044f0:	bl	401aa0 <putc@plt>
  4044f4:	str	wzr, [x24]
  4044f8:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4044fc:	mov	w2, #0x5                   	// #5
  404500:	mov	x0, xzr
  404504:	add	x1, x1, #0x54e
  404508:	bl	401dc0 <dcgettext@plt>
  40450c:	ldr	x1, [x28, #688]
  404510:	bl	401a20 <fputs@plt>
  404514:	adrp	x26, 407000 <tigetstr@plt+0x5120>
  404518:	add	x26, x26, #0x5d1
  40451c:	mov	x0, x26
  404520:	bl	401c60 <puts@plt>
  404524:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  404528:	mov	w2, #0x5                   	// #5
  40452c:	mov	x0, xzr
  404530:	add	x1, x1, #0x621
  404534:	bl	401dc0 <dcgettext@plt>
  404538:	ldr	x1, [x28, #688]
  40453c:	bl	401a20 <fputs@plt>
  404540:	mov	x0, x26
  404544:	bl	401c60 <puts@plt>
  404548:	b	404590 <tigetstr@plt+0x26b0>
  40454c:	mov	w0, #0xa                   	// #10
  404550:	bl	401aa0 <putc@plt>
  404554:	b	404570 <tigetstr@plt+0x2690>
  404558:	ldr	w1, [x24]
  40455c:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  404560:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  404564:	add	x0, x0, #0xbe7
  404568:	add	x2, x2, #0xb7d
  40456c:	bl	401e20 <printf@plt>
  404570:	str	wzr, [x24]
  404574:	ldr	x8, [x25]
  404578:	cbz	x8, 404584 <tigetstr@plt+0x26a4>
  40457c:	ldrb	w8, [x27]
  404580:	tbz	w8, #3, 404590 <tigetstr@plt+0x26b0>
  404584:	ldr	x1, [x26, #688]
  404588:	mov	w0, #0xd                   	// #13
  40458c:	bl	401aa0 <putc@plt>
  404590:	mov	x0, x19
  404594:	mov	x1, x21
  404598:	bl	40569c <tigetstr@plt+0x37bc>
  40459c:	mov	w8, wzr
  4045a0:	b	4043c4 <tigetstr@plt+0x24e4>
  4045a4:	tbz	w8, #15, 404bc0 <tigetstr@plt+0x2ce0>
  4045a8:	b	404928 <tigetstr@plt+0x2a48>
  4045ac:	tbnz	w8, #15, 4045d8 <tigetstr@plt+0x26f8>
  4045b0:	ldr	w8, [x19, #152]
  4045b4:	ldr	w9, [x19, #140]
  4045b8:	cmp	w8, w9
  4045bc:	b.le	404738 <tigetstr@plt+0x2858>
  4045c0:	add	w10, w9, #0x1
  4045c4:	add	w11, w9, #0x2
  4045c8:	cmp	w10, #0x0
  4045cc:	csinc	w9, w11, w9, lt  // lt = tstop
  4045d0:	sub	w8, w8, w9, asr #1
  4045d4:	b	40473c <tigetstr@plt+0x285c>
  4045d8:	tbz	w8, #23, 404928 <tigetstr@plt+0x2a48>
  4045dc:	ldr	w9, [x24]
  4045e0:	cbz	w9, 4046ac <tigetstr@plt+0x27cc>
  4045e4:	ldr	x1, [x28, #688]
  4045e8:	tbnz	w8, #11, 404654 <tigetstr@plt+0x2774>
  4045ec:	mov	w0, #0xd                   	// #13
  4045f0:	bl	401aa0 <putc@plt>
  4045f4:	ldrb	w8, [x27]
  4045f8:	tbnz	w8, #3, 404690 <tigetstr@plt+0x27b0>
  4045fc:	ldr	x0, [x25]
  404600:	cbz	x0, 404690 <tigetstr@plt+0x27b0>
  404604:	bl	401a80 <putp@plt>
  404608:	b	4046a8 <tigetstr@plt+0x27c8>
  40460c:	tbz	w8, #15, 404bfc <tigetstr@plt+0x2d1c>
  404610:	b	404928 <tigetstr@plt+0x2a48>
  404614:	lsl	w8, w9, #24
  404618:	cbz	w8, 404660 <tigetstr@plt+0x2780>
  40461c:	sxtb	w8, w9
  404620:	b	4048a4 <tigetstr@plt+0x29c4>
  404624:	ldr	w9, [x24]
  404628:	cbz	w9, 4047f4 <tigetstr@plt+0x2914>
  40462c:	ldr	x1, [x28, #688]
  404630:	tbnz	w8, #11, 404684 <tigetstr@plt+0x27a4>
  404634:	mov	w0, #0xd                   	// #13
  404638:	bl	401aa0 <putc@plt>
  40463c:	ldrb	w8, [x27]
  404640:	tbnz	w8, #3, 4047d8 <tigetstr@plt+0x28f8>
  404644:	ldr	x0, [x25]
  404648:	cbz	x0, 4047d8 <tigetstr@plt+0x28f8>
  40464c:	bl	401a80 <putp@plt>
  404650:	b	4047f0 <tigetstr@plt+0x2910>
  404654:	mov	w0, #0xa                   	// #10
  404658:	bl	401aa0 <putc@plt>
  40465c:	b	4046a8 <tigetstr@plt+0x27c8>
  404660:	sub	x1, x29, #0x4
  404664:	mov	w0, #0x2                   	// #2
  404668:	mov	w2, #0x1                   	// #1
  40466c:	str	wzr, [x22]
  404670:	bl	401d90 <read@plt>
  404674:	cmp	x0, #0x1
  404678:	b.lt	404890 <tigetstr@plt+0x29b0>  // b.tstop
  40467c:	ldurb	w8, [x29, #-4]
  404680:	b	4048a4 <tigetstr@plt+0x29c4>
  404684:	mov	w0, #0xa                   	// #10
  404688:	bl	401aa0 <putc@plt>
  40468c:	b	4047f0 <tigetstr@plt+0x2910>
  404690:	ldr	w1, [x24]
  404694:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  404698:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  40469c:	add	x0, x0, #0xbe7
  4046a0:	add	x2, x2, #0xb7d
  4046a4:	bl	401e20 <printf@plt>
  4046a8:	str	wzr, [x24]
  4046ac:	ldr	x8, [x25]
  4046b0:	cbz	x8, 4046bc <tigetstr@plt+0x27dc>
  4046b4:	ldrb	w8, [x27]
  4046b8:	tbz	w8, #3, 4046c8 <tigetstr@plt+0x27e8>
  4046bc:	ldr	x1, [x28, #688]
  4046c0:	mov	w0, #0xd                   	// #13
  4046c4:	bl	401aa0 <putc@plt>
  4046c8:	ldr	x0, [x19, #544]
  4046cc:	cbz	x0, 404718 <tigetstr@plt+0x2838>
  4046d0:	ldr	x8, [x19, #552]
  4046d4:	cbz	x8, 404718 <tigetstr@plt+0x2838>
  4046d8:	bl	401a80 <putp@plt>
  4046dc:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4046e0:	mov	w2, #0x5                   	// #5
  4046e4:	mov	x0, xzr
  4046e8:	add	x1, x1, #0xab5
  4046ec:	bl	401dc0 <dcgettext@plt>
  4046f0:	bl	401e20 <printf@plt>
  4046f4:	ldr	w8, [x19, #1716]
  4046f8:	lsr	w9, w8, #20
  4046fc:	ldr	x8, [x19, #552]
  404700:	and	w9, w9, #0x2
  404704:	add	w9, w9, w0
  404708:	str	w9, [x19, #148]
  40470c:	mov	x0, x8
  404710:	bl	401a80 <putp@plt>
  404714:	b	404824 <tigetstr@plt+0x2944>
  404718:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  40471c:	mov	w2, #0x5                   	// #5
  404720:	mov	x0, xzr
  404724:	add	x1, x1, #0xab5
  404728:	bl	401dc0 <dcgettext@plt>
  40472c:	bl	401e20 <printf@plt>
  404730:	str	w0, [x24]
  404734:	b	404824 <tigetstr@plt+0x2944>
  404738:	mov	w8, #0x1                   	// #1
  40473c:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  404740:	add	x0, x0, #0xa8e
  404744:	str	w8, [sp, #12]
  404748:	bl	401e60 <getenv@plt>
  40474c:	cbz	x0, 40475c <tigetstr@plt+0x287c>
  404750:	ldrb	w8, [x0]
  404754:	mov	x26, x0
  404758:	cbnz	w8, 404780 <tigetstr@plt+0x28a0>
  40475c:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  404760:	add	x0, x0, #0xa95
  404764:	bl	401e60 <getenv@plt>
  404768:	cbz	x0, 404778 <tigetstr@plt+0x2898>
  40476c:	ldrb	w8, [x0]
  404770:	mov	x26, x0
  404774:	cbnz	w8, 404780 <tigetstr@plt+0x28a0>
  404778:	adrp	x26, 407000 <tigetstr@plt+0x5120>
  40477c:	add	x26, x26, #0xa9c
  404780:	mov	w1, #0x2f                  	// #47
  404784:	mov	x0, x26
  404788:	bl	401c10 <strrchr@plt>
  40478c:	cmp	x0, #0x0
  404790:	csinc	x28, x26, x0, eq  // eq = none
  404794:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  404798:	mov	x0, x28
  40479c:	add	x1, x1, #0xa9c
  4047a0:	bl	401ca0 <strcmp@plt>
  4047a4:	cbz	w0, 404834 <tigetstr@plt+0x2954>
  4047a8:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4047ac:	mov	x0, x28
  4047b0:	add	x1, x1, #0xa9f
  4047b4:	bl	401ca0 <strcmp@plt>
  4047b8:	adrp	x8, 407000 <tigetstr@plt+0x5120>
  4047bc:	adrp	x9, 407000 <tigetstr@plt+0x5120>
  4047c0:	cmp	w0, #0x0
  4047c4:	add	x8, x8, #0xaa2
  4047c8:	add	x9, x9, #0xaa8
  4047cc:	cset	w28, eq  // eq = none
  4047d0:	csel	x1, x8, x9, eq  // eq = none
  4047d4:	b	404840 <tigetstr@plt+0x2960>
  4047d8:	ldr	w1, [x24]
  4047dc:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4047e0:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  4047e4:	add	x0, x0, #0xbe7
  4047e8:	add	x2, x2, #0xb7d
  4047ec:	bl	401e20 <printf@plt>
  4047f0:	str	wzr, [x24]
  4047f4:	ldr	x8, [x25]
  4047f8:	cbz	x8, 404804 <tigetstr@plt+0x2924>
  4047fc:	ldrb	w8, [x27]
  404800:	tbz	w8, #3, 404810 <tigetstr@plt+0x2930>
  404804:	ldr	x1, [x28, #688]
  404808:	mov	w0, #0xd                   	// #13
  40480c:	bl	401aa0 <putc@plt>
  404810:	ldr	w1, [x19, #152]
  404814:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  404818:	add	x0, x0, #0xaa5
  40481c:	bl	401e20 <printf@plt>
  404820:	str	w0, [x19, #148]
  404824:	ldr	x0, [x28, #688]
  404828:	bl	401d60 <fflush@plt>
  40482c:	mov	w8, wzr
  404830:	b	4043c4 <tigetstr@plt+0x24e4>
  404834:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  404838:	mov	w28, #0x1                   	// #1
  40483c:	add	x1, x1, #0xaa2
  404840:	ldr	w2, [sp, #12]
  404844:	add	x0, sp, #0x1c
  404848:	bl	401a90 <sprintf@plt>
  40484c:	ldr	w8, [x24]
  404850:	cbz	w8, 40495c <tigetstr@plt+0x2a7c>
  404854:	adrp	x9, 418000 <tigetstr@plt+0x16120>
  404858:	ldrb	w8, [x27, #1]
  40485c:	ldr	x1, [x9, #688]
  404860:	tbnz	w8, #3, 404884 <tigetstr@plt+0x29a4>
  404864:	mov	w0, #0xd                   	// #13
  404868:	bl	401aa0 <putc@plt>
  40486c:	ldrb	w8, [x27]
  404870:	tbnz	w8, #3, 404940 <tigetstr@plt+0x2a60>
  404874:	ldr	x0, [x25]
  404878:	cbz	x0, 404940 <tigetstr@plt+0x2a60>
  40487c:	bl	401a80 <putp@plt>
  404880:	b	404958 <tigetstr@plt+0x2a78>
  404884:	mov	w0, #0xa                   	// #10
  404888:	bl	401aa0 <putc@plt>
  40488c:	b	404958 <tigetstr@plt+0x2a78>
  404890:	ldr	w8, [x22]
  404894:	cmp	w8, #0x4
  404898:	b.ne	4050e4 <tigetstr@plt+0x3204>  // b.any
  40489c:	ldrb	w8, [x19, #20]
  4048a0:	sturb	w8, [x29, #-4]
  4048a4:	sxtb	w8, w8
  4048a8:	sub	w9, w8, #0x51
  4048ac:	cmp	w9, #0x20
  4048b0:	str	w8, [x19, #712]
  4048b4:	b.hi	404904 <tigetstr@plt+0x2a24>  // b.pmore
  4048b8:	adrp	x11, 406000 <tigetstr@plt+0x4120>
  4048bc:	add	x11, x11, #0x8e0
  4048c0:	adr	x8, 4048d0 <tigetstr@plt+0x29f0>
  4048c4:	ldrh	w10, [x11, x9, lsl #1]
  4048c8:	add	x8, x8, x10, lsl #2
  4048cc:	br	x8
  4048d0:	ldr	w8, [x24]
  4048d4:	cbz	w8, 404a30 <tigetstr@plt+0x2b50>
  4048d8:	ldrb	w8, [x27, #1]
  4048dc:	ldr	x1, [x28, #688]
  4048e0:	tbnz	w8, #3, 404a08 <tigetstr@plt+0x2b28>
  4048e4:	mov	w0, #0xd                   	// #13
  4048e8:	bl	401aa0 <putc@plt>
  4048ec:	ldrb	w8, [x27]
  4048f0:	tbnz	w8, #3, 404a14 <tigetstr@plt+0x2b34>
  4048f4:	ldr	x0, [x25]
  4048f8:	cbz	x0, 404a14 <tigetstr@plt+0x2b34>
  4048fc:	bl	401a80 <putp@plt>
  404900:	b	404a2c <tigetstr@plt+0x2b4c>
  404904:	cmp	w8, #0x21
  404908:	b.ne	404928 <tigetstr@plt+0x2a48>  // b.any
  40490c:	mov	x0, x19
  404910:	mov	x1, x21
  404914:	bl	405e3c <tigetstr@plt+0x3f5c>
  404918:	mov	w8, wzr
  40491c:	b	4043c4 <tigetstr@plt+0x24e4>
  404920:	ldrb	w8, [x27, #1]
  404924:	tbz	w8, #7, 40500c <tigetstr@plt+0x312c>
  404928:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  40492c:	ldr	x1, [x8, #680]
  404930:	mov	w0, #0x7                   	// #7
  404934:	bl	401ac0 <fputc@plt>
  404938:	mov	w8, wzr
  40493c:	b	4043c4 <tigetstr@plt+0x24e4>
  404940:	ldr	w1, [x24]
  404944:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  404948:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  40494c:	add	x0, x0, #0xbe7
  404950:	add	x2, x2, #0xb7d
  404954:	bl	401e20 <printf@plt>
  404958:	str	wzr, [x24]
  40495c:	ldr	x8, [x25]
  404960:	cbz	x8, 40496c <tigetstr@plt+0x2a8c>
  404964:	ldrb	w8, [x27]
  404968:	tbz	w8, #3, 40497c <tigetstr@plt+0x2a9c>
  40496c:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  404970:	ldr	x1, [x8, #688]
  404974:	mov	w0, #0xd                   	// #13
  404978:	bl	401aa0 <putc@plt>
  40497c:	ldr	x8, [x19, #160]
  404980:	ldrsw	x9, [x19, #136]
  404984:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  404988:	add	x2, sp, #0x1c
  40498c:	add	x0, x0, #0xaac
  404990:	ldr	x3, [x8, x9, lsl #3]
  404994:	mov	x1, x26
  404998:	bl	401e20 <printf@plt>
  40499c:	cbz	w28, 4049d8 <tigetstr@plt+0x2af8>
  4049a0:	strb	wzr, [sp, #30]
  4049a4:	ldr	x8, [x19, #160]
  4049a8:	ldrsw	x9, [x19, #136]
  4049ac:	ldr	x5, [sp, #16]
  4049b0:	add	x4, sp, #0x1c
  4049b4:	mov	x0, x19
  4049b8:	ldr	x6, [x8, x9, lsl #3]
  4049bc:	mov	x1, x21
  4049c0:	mov	x2, x26
  4049c4:	mov	x3, x26
  4049c8:	mov	x7, xzr
  4049cc:	bl	406218 <tigetstr@plt+0x4338>
  4049d0:	mov	w8, wzr
  4049d4:	b	4043c4 <tigetstr@plt+0x24e4>
  4049d8:	ldr	x8, [x19, #160]
  4049dc:	ldrsw	x9, [x19, #136]
  4049e0:	add	x4, sp, #0x1c
  4049e4:	mov	x0, x19
  4049e8:	mov	x1, x21
  4049ec:	ldr	x5, [x8, x9, lsl #3]
  4049f0:	mov	x2, x26
  4049f4:	mov	x3, x26
  4049f8:	mov	x6, xzr
  4049fc:	bl	406218 <tigetstr@plt+0x4338>
  404a00:	mov	w8, wzr
  404a04:	b	4043c4 <tigetstr@plt+0x24e4>
  404a08:	mov	w0, #0xa                   	// #10
  404a0c:	bl	401aa0 <putc@plt>
  404a10:	b	404a2c <tigetstr@plt+0x2b4c>
  404a14:	ldr	w1, [x24]
  404a18:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  404a1c:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  404a20:	add	x0, x0, #0xbe7
  404a24:	add	x2, x2, #0xb7d
  404a28:	bl	401e20 <printf@plt>
  404a2c:	str	wzr, [x24]
  404a30:	ldr	x8, [x25]
  404a34:	cbz	x8, 404a40 <tigetstr@plt+0x2b60>
  404a38:	ldr	w8, [x27]
  404a3c:	tbz	w8, #3, 404a50 <tigetstr@plt+0x2b70>
  404a40:	ldr	x1, [x28, #688]
  404a44:	mov	w0, #0xd                   	// #13
  404a48:	bl	401aa0 <putc@plt>
  404a4c:	ldr	w8, [x27]
  404a50:	mov	w2, #0x5                   	// #5
  404a54:	mov	x0, xzr
  404a58:	tbnz	w8, #15, 404a80 <tigetstr@plt+0x2ba0>
  404a5c:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  404a60:	add	x1, x1, #0xb1b
  404a64:	bl	401dc0 <dcgettext@plt>
  404a68:	ldr	x8, [x19, #160]
  404a6c:	ldrsw	x9, [x19, #136]
  404a70:	ldr	w2, [x19, #152]
  404a74:	ldr	x1, [x8, x9, lsl #3]
  404a78:	bl	401e20 <printf@plt>
  404a7c:	b	404730 <tigetstr@plt+0x2850>
  404a80:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  404a84:	add	x1, x1, #0xb28
  404a88:	bl	401dc0 <dcgettext@plt>
  404a8c:	ldr	w1, [x19, #152]
  404a90:	bl	401e20 <printf@plt>
  404a94:	b	404730 <tigetstr@plt+0x2850>
  404a98:	cmp	w26, #0x0
  404a9c:	csinc	w21, w26, wzr, ne  // ne = any
  404aa0:	cmp	w10, #0x66
  404aa4:	b.ne	404ab0 <tigetstr@plt+0x2bd0>  // b.any
  404aa8:	ldr	w8, [x19, #140]
  404aac:	mul	w21, w8, w21
  404ab0:	ldr	x1, [x28, #688]
  404ab4:	mov	w0, #0xd                   	// #13
  404ab8:	bl	401aa0 <putc@plt>
  404abc:	ldr	w8, [x24]
  404ac0:	cbz	w8, 404c5c <tigetstr@plt+0x2d7c>
  404ac4:	ldrb	w8, [x27, #1]
  404ac8:	ldr	x1, [x28, #688]
  404acc:	tbnz	w8, #3, 404c2c <tigetstr@plt+0x2d4c>
  404ad0:	mov	w0, #0xd                   	// #13
  404ad4:	bl	401aa0 <putc@plt>
  404ad8:	ldrb	w8, [x27]
  404adc:	tbnz	w8, #3, 404c40 <tigetstr@plt+0x2d60>
  404ae0:	ldr	x0, [x25]
  404ae4:	cbz	x0, 404c40 <tigetstr@plt+0x2d60>
  404ae8:	bl	401a80 <putp@plt>
  404aec:	b	404c58 <tigetstr@plt+0x2d78>
  404af0:	cbz	w26, 404cfc <tigetstr@plt+0x2e1c>
  404af4:	cmp	w10, #0x7a
  404af8:	b.ne	404fcc <tigetstr@plt+0x30ec>  // b.any
  404afc:	b	404b5c <tigetstr@plt+0x2c7c>
  404b00:	tbnz	w8, #15, 405054 <tigetstr@plt+0x3174>
  404b04:	ldr	x1, [x28, #688]
  404b08:	cmp	w26, #0x0
  404b0c:	mov	w0, #0xd                   	// #13
  404b10:	csinc	w21, w26, wzr, ne  // ne = any
  404b14:	bl	401aa0 <putc@plt>
  404b18:	ldr	w8, [x24]
  404b1c:	cbz	w8, 404df4 <tigetstr@plt+0x2f14>
  404b20:	ldrb	w8, [x27, #1]
  404b24:	ldr	x1, [x28, #688]
  404b28:	tbnz	w8, #3, 404d0c <tigetstr@plt+0x2e2c>
  404b2c:	mov	w0, #0xd                   	// #13
  404b30:	bl	401aa0 <putc@plt>
  404b34:	ldrb	w8, [x27]
  404b38:	tbnz	w8, #3, 404dd8 <tigetstr@plt+0x2ef8>
  404b3c:	ldr	x0, [x25]
  404b40:	cbz	x0, 404dd8 <tigetstr@plt+0x2ef8>
  404b44:	bl	401a80 <putp@plt>
  404b48:	b	404df0 <tigetstr@plt+0x2f10>
  404b4c:	cbz	w26, 404c38 <tigetstr@plt+0x2d58>
  404b50:	str	w26, [x19, #144]
  404b54:	b	404fcc <tigetstr@plt+0x30ec>
  404b58:	cbz	w26, 404ee8 <tigetstr@plt+0x3008>
  404b5c:	str	w26, [x19, #140]
  404b60:	b	404fcc <tigetstr@plt+0x30ec>
  404b64:	ldr	x9, [x19, #664]
  404b68:	cbz	x9, 4050ec <tigetstr@plt+0x320c>
  404b6c:	eor	w8, w8, #0x40000
  404b70:	str	w8, [x27]
  404b74:	ldr	w9, [x24]
  404b78:	cmp	w26, #0x0
  404b7c:	csinc	w21, w26, wzr, ne  // ne = any
  404b80:	cbz	w9, 404d24 <tigetstr@plt+0x2e44>
  404b84:	ldr	x1, [x28, #688]
  404b88:	tbnz	w8, #11, 404d18 <tigetstr@plt+0x2e38>
  404b8c:	mov	w0, #0xd                   	// #13
  404b90:	bl	401aa0 <putc@plt>
  404b94:	ldrb	w8, [x27]
  404b98:	tbnz	w8, #3, 404ba4 <tigetstr@plt+0x2cc4>
  404b9c:	ldr	x0, [x25]
  404ba0:	cbnz	x0, 40504c <tigetstr@plt+0x316c>
  404ba4:	ldr	w1, [x24]
  404ba8:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  404bac:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  404bb0:	add	x0, x0, #0xbe7
  404bb4:	add	x2, x2, #0xb7d
  404bb8:	bl	401e20 <printf@plt>
  404bbc:	b	404d20 <tigetstr@plt+0x2e40>
  404bc0:	tbnz	w8, #11, 404be0 <tigetstr@plt+0x2d00>
  404bc4:	ldr	x0, [x19, #528]
  404bc8:	cbz	x0, 404be0 <tigetstr@plt+0x2d00>
  404bcc:	bl	401a80 <putp@plt>
  404bd0:	ldr	x1, [x28, #688]
  404bd4:	mov	w0, #0xd                   	// #13
  404bd8:	bl	401aa0 <putc@plt>
  404bdc:	str	wzr, [x24]
  404be0:	ldr	x1, [x19, #688]
  404be4:	mov	x0, x20
  404be8:	mov	w2, wzr
  404bec:	str	x1, [x19, #120]
  404bf0:	bl	401c30 <fseek@plt>
  404bf4:	ldr	x8, [x19, #696]
  404bf8:	b	404fc4 <tigetstr@plt+0x30e4>
  404bfc:	ldr	w9, [x24]
  404c00:	cbz	w9, 404f74 <tigetstr@plt+0x3094>
  404c04:	ldr	x1, [x28, #688]
  404c08:	tbnz	w8, #11, 404ef0 <tigetstr@plt+0x3010>
  404c0c:	mov	w0, #0xd                   	// #13
  404c10:	bl	401aa0 <putc@plt>
  404c14:	ldrb	w8, [x27]
  404c18:	tbnz	w8, #3, 404f58 <tigetstr@plt+0x3078>
  404c1c:	ldr	x0, [x25]
  404c20:	cbz	x0, 404f58 <tigetstr@plt+0x3078>
  404c24:	bl	401a80 <putp@plt>
  404c28:	b	404f70 <tigetstr@plt+0x3090>
  404c2c:	mov	w0, #0xa                   	// #10
  404c30:	bl	401aa0 <putc@plt>
  404c34:	b	404c58 <tigetstr@plt+0x2d78>
  404c38:	ldr	w26, [x19, #144]
  404c3c:	b	404fcc <tigetstr@plt+0x30ec>
  404c40:	ldr	w1, [x24]
  404c44:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  404c48:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  404c4c:	add	x0, x0, #0xbe7
  404c50:	add	x2, x2, #0xb7d
  404c54:	bl	401e20 <printf@plt>
  404c58:	str	wzr, [x24]
  404c5c:	ldr	x1, [x28, #688]
  404c60:	mov	w0, #0xa                   	// #10
  404c64:	bl	401aa0 <putc@plt>
  404c68:	ldrb	w8, [x27]
  404c6c:	tbz	w8, #2, 404c78 <tigetstr@plt+0x2d98>
  404c70:	ldr	x0, [x25]
  404c74:	bl	401a80 <putp@plt>
  404c78:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  404c7c:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  404c80:	sxtw	x3, w21
  404c84:	add	x1, x1, #0x4f8
  404c88:	add	x2, x2, #0x50c
  404c8c:	mov	w4, #0x5                   	// #5
  404c90:	mov	x0, xzr
  404c94:	bl	401d50 <dcngettext@plt>
  404c98:	mov	w1, w21
  404c9c:	bl	401e20 <printf@plt>
  404ca0:	ldrb	w8, [x27]
  404ca4:	tbz	w8, #2, 404cb0 <tigetstr@plt+0x2dd0>
  404ca8:	ldr	x0, [x25]
  404cac:	bl	401a80 <putp@plt>
  404cb0:	ldr	x1, [x28, #688]
  404cb4:	mov	w0, #0xa                   	// #10
  404cb8:	bl	401aa0 <putc@plt>
  404cbc:	cmp	w21, #0x1
  404cc0:	b.lt	404cfc <tigetstr@plt+0x2e1c>  // b.tstop
  404cc4:	ldr	x8, [x19, #120]
  404cc8:	mov	x0, x20
  404ccc:	add	x8, x8, #0x1
  404cd0:	str	x8, [x19, #120]
  404cd4:	bl	401be0 <getc@plt>
  404cd8:	cmn	w0, #0x1
  404cdc:	b.eq	404d04 <tigetstr@plt+0x2e24>  // b.none
  404ce0:	cmp	w0, #0xa
  404ce4:	b.ne	404cc4 <tigetstr@plt+0x2de4>  // b.any
  404ce8:	ldr	w8, [x19, #152]
  404cec:	subs	w21, w21, #0x1
  404cf0:	add	w8, w8, #0x1
  404cf4:	str	w8, [x19, #152]
  404cf8:	b.gt	404cc4 <tigetstr@plt+0x2de4>
  404cfc:	ldr	w26, [x19, #140]
  404d00:	b	404fcc <tigetstr@plt+0x30ec>
  404d04:	mov	w26, wzr
  404d08:	b	404fd8 <tigetstr@plt+0x30f8>
  404d0c:	mov	w0, #0xa                   	// #10
  404d10:	bl	401aa0 <putc@plt>
  404d14:	b	404df0 <tigetstr@plt+0x2f10>
  404d18:	mov	w0, #0xa                   	// #10
  404d1c:	bl	401aa0 <putc@plt>
  404d20:	str	wzr, [x24]
  404d24:	ldr	x8, [x25]
  404d28:	cbz	x8, 404d34 <tigetstr@plt+0x2e54>
  404d2c:	ldrb	w8, [x27]
  404d30:	tbz	w8, #3, 404d40 <tigetstr@plt+0x2e60>
  404d34:	ldr	x1, [x28, #688]
  404d38:	mov	w0, #0xd                   	// #13
  404d3c:	bl	401aa0 <putc@plt>
  404d40:	ldr	x1, [x28, #688]
  404d44:	mov	w0, #0x2f                  	// #47
  404d48:	bl	401aa0 <putc@plt>
  404d4c:	mov	w8, #0x1                   	// #1
  404d50:	str	w8, [x24]
  404d54:	ldr	x0, [x28, #688]
  404d58:	bl	401d60 <fflush@plt>
  404d5c:	ldrb	w8, [x27, #2]
  404d60:	tbnz	w8, #2, 404da8 <tigetstr@plt+0x2ec8>
  404d64:	add	x1, sp, #0x1c
  404d68:	mov	w2, #0x4e                  	// #78
  404d6c:	mov	w3, #0x2f                  	// #47
  404d70:	mov	x0, x19
  404d74:	bl	40589c <tigetstr@plt+0x39bc>
  404d78:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  404d7c:	ldr	x1, [x8, #680]
  404d80:	mov	w0, #0xd                   	// #13
  404d84:	bl	401ac0 <fputc@plt>
  404d88:	ldr	x0, [x19, #664]
  404d8c:	bl	401ce0 <free@plt>
  404d90:	add	x0, sp, #0x1c
  404d94:	bl	401bf0 <strdup@plt>
  404d98:	cbz	x0, 40510c <tigetstr@plt+0x322c>
  404d9c:	add	x1, sp, #0x1c
  404da0:	str	x0, [x19, #664]
  404da4:	b	404dbc <tigetstr@plt+0x2edc>
  404da8:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  404dac:	ldr	x1, [x8, #680]
  404db0:	mov	w0, #0xd                   	// #13
  404db4:	bl	401ac0 <fputc@plt>
  404db8:	ldr	x1, [x19, #664]
  404dbc:	mov	x0, x19
  404dc0:	mov	x2, x20
  404dc4:	mov	w3, w21
  404dc8:	bl	4036a0 <tigetstr@plt+0x17c0>
  404dcc:	ldr	w8, [x19, #140]
  404dd0:	sub	w26, w8, #0x1
  404dd4:	b	404fcc <tigetstr@plt+0x30ec>
  404dd8:	ldr	w1, [x24]
  404ddc:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  404de0:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  404de4:	add	x0, x0, #0xbe7
  404de8:	add	x2, x2, #0xb7d
  404dec:	bl	401e20 <printf@plt>
  404df0:	str	wzr, [x24]
  404df4:	ldr	x1, [x28, #688]
  404df8:	mov	w0, #0xa                   	// #10
  404dfc:	bl	401aa0 <putc@plt>
  404e00:	ldrb	w8, [x27]
  404e04:	tbz	w8, #2, 404e10 <tigetstr@plt+0x2f30>
  404e08:	ldr	x0, [x25]
  404e0c:	bl	401a80 <putp@plt>
  404e10:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  404e14:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  404e18:	sxtw	x3, w21
  404e1c:	add	x1, x1, #0x4d7
  404e20:	add	x2, x2, #0x4e7
  404e24:	mov	w4, #0x5                   	// #5
  404e28:	mov	x0, xzr
  404e2c:	bl	401d50 <dcngettext@plt>
  404e30:	mov	w1, w21
  404e34:	bl	401e20 <printf@plt>
  404e38:	ldrb	w8, [x27]
  404e3c:	tbz	w8, #2, 404e48 <tigetstr@plt+0x2f68>
  404e40:	ldr	x0, [x25]
  404e44:	bl	401a80 <putp@plt>
  404e48:	ldr	x1, [x28, #688]
  404e4c:	mov	w0, #0xa                   	// #10
  404e50:	bl	401aa0 <putc@plt>
  404e54:	ldr	w8, [x19, #140]
  404e58:	ldr	w9, [x19, #1716]
  404e5c:	ldr	w10, [x19, #152]
  404e60:	add	w11, w21, #0x1
  404e64:	mul	w8, w8, w11
  404e68:	mvn	w8, w8
  404e6c:	ubfx	w9, w9, #14, #1
  404e70:	add	w8, w10, w8
  404e74:	mov	x0, x20
  404e78:	mov	x1, xzr
  404e7c:	mov	w2, wzr
  404e80:	add	w21, w8, w9
  404e84:	str	xzr, [x19, #120]
  404e88:	bl	401c30 <fseek@plt>
  404e8c:	cmp	w21, #0x1
  404e90:	str	wzr, [x19, #152]
  404e94:	b.lt	404ed0 <tigetstr@plt+0x2ff0>  // b.tstop
  404e98:	ldr	x8, [x19, #120]
  404e9c:	mov	x0, x20
  404ea0:	add	x8, x8, #0x1
  404ea4:	str	x8, [x19, #120]
  404ea8:	bl	401be0 <getc@plt>
  404eac:	cmn	w0, #0x1
  404eb0:	b.eq	404ed0 <tigetstr@plt+0x2ff0>  // b.none
  404eb4:	cmp	w0, #0xa
  404eb8:	b.ne	404e98 <tigetstr@plt+0x2fb8>  // b.any
  404ebc:	ldr	w8, [x19, #152]
  404ec0:	subs	w21, w21, #0x1
  404ec4:	add	w8, w8, #0x1
  404ec8:	str	w8, [x19, #152]
  404ecc:	b.gt	404e98 <tigetstr@plt+0x2fb8>
  404ed0:	ldr	w8, [x19, #1716]
  404ed4:	ldr	w9, [x19, #140]
  404ed8:	mov	w10, #0x1                   	// #1
  404edc:	bic	w8, w10, w8, lsr #14
  404ee0:	add	w26, w8, w9
  404ee4:	b	404fcc <tigetstr@plt+0x30ec>
  404ee8:	mov	w26, #0x1                   	// #1
  404eec:	b	404fcc <tigetstr@plt+0x30ec>
  404ef0:	mov	w0, #0xa                   	// #10
  404ef4:	bl	401aa0 <putc@plt>
  404ef8:	b	404f70 <tigetstr@plt+0x3090>
  404efc:	cbnz	w26, 404f18 <tigetstr@plt+0x3038>
  404f00:	ldr	w8, [x19, #168]
  404f04:	ldr	w9, [x19, #136]
  404f08:	sub	w8, w8, #0x1
  404f0c:	cmp	w9, w8
  404f10:	b.ge	4050e4 <tigetstr@plt+0x3204>  // b.tcont
  404f14:	mov	w26, #0x1                   	// #1
  404f18:	ldr	x1, [x28, #688]
  404f1c:	mov	w0, #0xd                   	// #13
  404f20:	bl	401aa0 <putc@plt>
  404f24:	ldr	w8, [x24]
  404f28:	cbz	w8, 4050a0 <tigetstr@plt+0x31c0>
  404f2c:	ldrb	w8, [x27, #1]
  404f30:	ldr	x1, [x28, #688]
  404f34:	tbnz	w8, #3, 40506c <tigetstr@plt+0x318c>
  404f38:	mov	w0, #0xd                   	// #13
  404f3c:	bl	401aa0 <putc@plt>
  404f40:	ldrb	w8, [x27]
  404f44:	tbnz	w8, #3, 405084 <tigetstr@plt+0x31a4>
  404f48:	ldr	x0, [x25]
  404f4c:	cbz	x0, 405084 <tigetstr@plt+0x31a4>
  404f50:	bl	401a80 <putp@plt>
  404f54:	b	40509c <tigetstr@plt+0x31bc>
  404f58:	ldr	w1, [x24]
  404f5c:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  404f60:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  404f64:	add	x0, x0, #0xbe7
  404f68:	add	x2, x2, #0xb7d
  404f6c:	bl	401e20 <printf@plt>
  404f70:	str	wzr, [x24]
  404f74:	ldr	x8, [x25]
  404f78:	cbz	x8, 404f84 <tigetstr@plt+0x30a4>
  404f7c:	ldrb	w8, [x27]
  404f80:	tbz	w8, #3, 404f90 <tigetstr@plt+0x30b0>
  404f84:	ldr	x1, [x28, #688]
  404f88:	mov	w0, #0xd                   	// #13
  404f8c:	bl	401aa0 <putc@plt>
  404f90:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  404f94:	add	x1, x1, #0x521
  404f98:	mov	w2, #0x5                   	// #5
  404f9c:	mov	x0, xzr
  404fa0:	bl	401dc0 <dcgettext@plt>
  404fa4:	ldr	x1, [x28, #688]
  404fa8:	bl	401a20 <fputs@plt>
  404fac:	ldr	x1, [x19, #672]
  404fb0:	mov	x0, x20
  404fb4:	mov	w2, wzr
  404fb8:	str	x1, [x19, #120]
  404fbc:	bl	401c30 <fseek@plt>
  404fc0:	ldr	x8, [x19, #680]
  404fc4:	ldr	w26, [x19, #140]
  404fc8:	str	w8, [x19, #152]
  404fcc:	ldr	x1, [x28, #688]
  404fd0:	mov	w0, #0xd                   	// #13
  404fd4:	bl	401aa0 <putc@plt>
  404fd8:	ldr	w8, [x27]
  404fdc:	and	w8, w8, #0xfbffffff
  404fe0:	orr	w8, w8, #0x2000
  404fe4:	str	w8, [x27]
  404fe8:	mov	w0, w26
  404fec:	ldp	x20, x19, [sp, #192]
  404ff0:	ldp	x22, x21, [sp, #176]
  404ff4:	ldp	x24, x23, [sp, #160]
  404ff8:	ldp	x26, x25, [sp, #144]
  404ffc:	ldp	x28, x27, [sp, #128]
  405000:	ldp	x29, x30, [sp, #112]
  405004:	add	sp, sp, #0xd0
  405008:	ret
  40500c:	ldr	x1, [x28, #688]
  405010:	mov	w0, #0xd                   	// #13
  405014:	bl	401aa0 <putc@plt>
  405018:	ldr	w8, [x24]
  40501c:	cbz	w8, 4050c8 <tigetstr@plt+0x31e8>
  405020:	ldrb	w8, [x27, #1]
  405024:	ldr	x1, [x28, #688]
  405028:	tbnz	w8, #3, 405078 <tigetstr@plt+0x3198>
  40502c:	mov	w0, #0xd                   	// #13
  405030:	bl	401aa0 <putc@plt>
  405034:	ldrb	w8, [x27]
  405038:	tbnz	w8, #3, 4050ac <tigetstr@plt+0x31cc>
  40503c:	ldr	x0, [x25]
  405040:	cbz	x0, 4050ac <tigetstr@plt+0x31cc>
  405044:	bl	401a80 <putp@plt>
  405048:	b	4050c4 <tigetstr@plt+0x31e4>
  40504c:	bl	401a80 <putp@plt>
  405050:	b	404d20 <tigetstr@plt+0x2e40>
  405054:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  405058:	ldr	x1, [x8, #680]
  40505c:	mov	w0, #0x7                   	// #7
  405060:	bl	401ac0 <fputc@plt>
  405064:	mov	w26, #0xffffffff            	// #-1
  405068:	b	404fe8 <tigetstr@plt+0x3108>
  40506c:	mov	w0, #0xa                   	// #10
  405070:	bl	401aa0 <putc@plt>
  405074:	b	40509c <tigetstr@plt+0x31bc>
  405078:	mov	w0, #0xa                   	// #10
  40507c:	bl	401aa0 <putc@plt>
  405080:	b	4050c4 <tigetstr@plt+0x31e4>
  405084:	ldr	w1, [x24]
  405088:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  40508c:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  405090:	add	x0, x0, #0xbe7
  405094:	add	x2, x2, #0xb7d
  405098:	bl	401e20 <printf@plt>
  40509c:	str	wzr, [x24]
  4050a0:	mov	x0, x19
  4050a4:	mov	w1, w26
  4050a8:	b	4050d8 <tigetstr@plt+0x31f8>
  4050ac:	ldr	w1, [x24]
  4050b0:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4050b4:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  4050b8:	add	x0, x0, #0xbe7
  4050bc:	add	x2, x2, #0xb7d
  4050c0:	bl	401e20 <printf@plt>
  4050c4:	str	wzr, [x24]
  4050c8:	cmp	w26, #0x0
  4050cc:	mov	w8, #0xffffffff            	// #-1
  4050d0:	csneg	w1, w8, w26, eq  // eq = none
  4050d4:	mov	x0, x19
  4050d8:	bl	4065c0 <tigetstr@plt+0x46e0>
  4050dc:	mov	w26, wzr
  4050e0:	b	404fcc <tigetstr@plt+0x30ec>
  4050e4:	mov	w0, wzr
  4050e8:	bl	403370 <tigetstr@plt+0x1490>
  4050ec:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4050f0:	add	x1, x1, #0x52f
  4050f4:	mov	w2, #0x5                   	// #5
  4050f8:	mov	x0, xzr
  4050fc:	bl	401dc0 <dcgettext@plt>
  405100:	mov	x1, x0
  405104:	mov	x0, x19
  405108:	bl	405344 <tigetstr@plt+0x3464>
  40510c:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  405110:	add	x1, x1, #0x414
  405114:	mov	w0, #0x1                   	// #1
  405118:	bl	401ea0 <err@plt>
  40511c:	stp	x29, x30, [sp, #-32]!
  405120:	stp	x20, x19, [sp, #16]
  405124:	ldr	w8, [x0, #148]
  405128:	mov	x29, sp
  40512c:	cbz	w8, 4051a8 <tigetstr@plt+0x32c8>
  405130:	ldr	w8, [x0, #1716]
  405134:	mov	x19, x0
  405138:	tbnz	w8, #11, 40514c <tigetstr@plt+0x326c>
  40513c:	mov	w20, w1
  405140:	cbz	w1, 405160 <tigetstr@plt+0x3280>
  405144:	tbz	w8, #3, 405178 <tigetstr@plt+0x3298>
  405148:	b	405188 <tigetstr@plt+0x32a8>
  40514c:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  405150:	ldr	x1, [x8, #688]
  405154:	mov	w0, #0xa                   	// #10
  405158:	bl	401aa0 <putc@plt>
  40515c:	b	4051a4 <tigetstr@plt+0x32c4>
  405160:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  405164:	ldr	x1, [x8, #688]
  405168:	mov	w0, #0xd                   	// #13
  40516c:	bl	401aa0 <putc@plt>
  405170:	ldr	w8, [x19, #1716]
  405174:	tbnz	w8, #3, 405188 <tigetstr@plt+0x32a8>
  405178:	ldr	x0, [x19, #536]
  40517c:	cbz	x0, 405188 <tigetstr@plt+0x32a8>
  405180:	bl	401a80 <putp@plt>
  405184:	b	4051a4 <tigetstr@plt+0x32c4>
  405188:	ldr	w8, [x19, #148]
  40518c:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  405190:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  405194:	add	x0, x0, #0xbe7
  405198:	sub	w1, w8, w20
  40519c:	add	x2, x2, #0xb7d
  4051a0:	bl	401e20 <printf@plt>
  4051a4:	str	wzr, [x19, #148]
  4051a8:	ldp	x20, x19, [sp, #16]
  4051ac:	ldp	x29, x30, [sp], #32
  4051b0:	ret
  4051b4:	stp	x29, x30, [sp, #-32]!
  4051b8:	str	x19, [sp, #16]
  4051bc:	adrp	x19, 418000 <tigetstr@plt+0x16120>
  4051c0:	ldr	x8, [x19, #720]
  4051c4:	mov	x29, sp
  4051c8:	ldr	w9, [x8, #1716]
  4051cc:	tbnz	w9, #16, 405228 <tigetstr@plt+0x3348>
  4051d0:	tbz	w9, #25, 4051f8 <tigetstr@plt+0x3318>
  4051d4:	ldr	x0, [x8, #568]
  4051d8:	bl	401a80 <putp@plt>
  4051dc:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  4051e0:	ldr	x0, [x8, #688]
  4051e4:	bl	401d60 <fflush@plt>
  4051e8:	ldr	x8, [x19, #720]
  4051ec:	ldr	w9, [x8, #1716]
  4051f0:	and	w9, w9, #0xfdffffff
  4051f4:	str	w9, [x8, #1716]
  4051f8:	ldr	w9, [x8, #12]
  4051fc:	ldrh	w11, [x8, #82]
  405200:	ldr	x19, [sp, #16]
  405204:	mov	w10, #0xa                   	// #10
  405208:	orr	w9, w9, w10
  40520c:	add	x2, x8, #0x3c
  405210:	str	w9, [x8, #12]
  405214:	mov	w0, #0x2                   	// #2
  405218:	strh	w11, [x8, #22]
  40521c:	mov	w1, wzr
  405220:	ldp	x29, x30, [sp], #32
  405224:	b	401da0 <tcsetattr@plt>
  405228:	ldr	x19, [sp, #16]
  40522c:	ldp	x29, x30, [sp], #32
  405230:	ret
  405234:	stp	x29, x30, [sp, #-32]!
  405238:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  40523c:	stp	x20, x19, [sp, #16]
  405240:	ldr	x20, [x8, #688]
  405244:	mov	x29, sp
  405248:	bl	401e40 <__errno_location@plt>
  40524c:	mov	x19, x0
  405250:	str	wzr, [x0]
  405254:	mov	x0, x20
  405258:	bl	401ed0 <ferror@plt>
  40525c:	cbnz	w0, 4052fc <tigetstr@plt+0x341c>
  405260:	mov	x0, x20
  405264:	bl	401d60 <fflush@plt>
  405268:	cbz	w0, 4052bc <tigetstr@plt+0x33dc>
  40526c:	ldr	w20, [x19]
  405270:	cmp	w20, #0x9
  405274:	b.eq	405280 <tigetstr@plt+0x33a0>  // b.none
  405278:	cmp	w20, #0x20
  40527c:	b.ne	405314 <tigetstr@plt+0x3434>  // b.any
  405280:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  405284:	ldr	x20, [x8, #680]
  405288:	str	wzr, [x19]
  40528c:	mov	x0, x20
  405290:	bl	401ed0 <ferror@plt>
  405294:	cbnz	w0, 40533c <tigetstr@plt+0x345c>
  405298:	mov	x0, x20
  40529c:	bl	401d60 <fflush@plt>
  4052a0:	cbz	w0, 4052dc <tigetstr@plt+0x33fc>
  4052a4:	ldr	w8, [x19]
  4052a8:	cmp	w8, #0x9
  4052ac:	b.ne	40533c <tigetstr@plt+0x345c>  // b.any
  4052b0:	ldp	x20, x19, [sp, #16]
  4052b4:	ldp	x29, x30, [sp], #32
  4052b8:	ret
  4052bc:	mov	x0, x20
  4052c0:	bl	401b00 <fileno@plt>
  4052c4:	tbnz	w0, #31, 40526c <tigetstr@plt+0x338c>
  4052c8:	bl	401a40 <dup@plt>
  4052cc:	tbnz	w0, #31, 40526c <tigetstr@plt+0x338c>
  4052d0:	bl	401c00 <close@plt>
  4052d4:	cbnz	w0, 40526c <tigetstr@plt+0x338c>
  4052d8:	b	405280 <tigetstr@plt+0x33a0>
  4052dc:	mov	x0, x20
  4052e0:	bl	401b00 <fileno@plt>
  4052e4:	tbnz	w0, #31, 4052a4 <tigetstr@plt+0x33c4>
  4052e8:	bl	401a40 <dup@plt>
  4052ec:	tbnz	w0, #31, 4052a4 <tigetstr@plt+0x33c4>
  4052f0:	bl	401c00 <close@plt>
  4052f4:	cbnz	w0, 4052a4 <tigetstr@plt+0x33c4>
  4052f8:	b	4052b0 <tigetstr@plt+0x33d0>
  4052fc:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  405300:	add	x1, x1, #0x81
  405304:	mov	w2, #0x5                   	// #5
  405308:	mov	x0, xzr
  40530c:	bl	401dc0 <dcgettext@plt>
  405310:	b	40532c <tigetstr@plt+0x344c>
  405314:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  405318:	add	x1, x1, #0x81
  40531c:	mov	w2, #0x5                   	// #5
  405320:	mov	x0, xzr
  405324:	bl	401dc0 <dcgettext@plt>
  405328:	cbnz	w20, 405338 <tigetstr@plt+0x3458>
  40532c:	bl	401d80 <warnx@plt>
  405330:	mov	w0, #0x1                   	// #1
  405334:	bl	401a00 <_exit@plt>
  405338:	bl	401cb0 <warn@plt>
  40533c:	mov	w0, #0x1                   	// #1
  405340:	bl	401a00 <_exit@plt>
  405344:	stp	x29, x30, [sp, #-48]!
  405348:	stp	x20, x19, [sp, #32]
  40534c:	ldr	w8, [x0, #1716]
  405350:	str	x21, [sp, #16]
  405354:	mov	x20, x1
  405358:	mov	x19, x0
  40535c:	adrp	x21, 418000 <tigetstr@plt+0x16120>
  405360:	mov	x29, sp
  405364:	tbnz	w8, #2, 4053ac <tigetstr@plt+0x34cc>
  405368:	ldr	w9, [x19, #148]
  40536c:	cbz	w9, 4053cc <tigetstr@plt+0x34ec>
  405370:	ldr	x1, [x21, #688]
  405374:	tbnz	w8, #11, 4053b8 <tigetstr@plt+0x34d8>
  405378:	mov	w0, #0xd                   	// #13
  40537c:	bl	401aa0 <putc@plt>
  405380:	ldrb	w8, [x19, #1716]
  405384:	tbnz	w8, #3, 405390 <tigetstr@plt+0x34b0>
  405388:	ldr	x0, [x19, #536]
  40538c:	cbnz	x0, 4053c4 <tigetstr@plt+0x34e4>
  405390:	ldr	w1, [x19, #148]
  405394:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  405398:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  40539c:	add	x0, x0, #0xbe7
  4053a0:	add	x2, x2, #0xb7d
  4053a4:	bl	401e20 <printf@plt>
  4053a8:	b	4053c8 <tigetstr@plt+0x34e8>
  4053ac:	ldr	x0, [x19, #536]
  4053b0:	bl	401a80 <putp@plt>
  4053b4:	b	4053e8 <tigetstr@plt+0x3508>
  4053b8:	mov	w0, #0xa                   	// #10
  4053bc:	bl	401aa0 <putc@plt>
  4053c0:	b	4053c8 <tigetstr@plt+0x34e8>
  4053c4:	bl	401a80 <putp@plt>
  4053c8:	str	wzr, [x19, #148]
  4053cc:	ldr	x8, [x19, #536]
  4053d0:	cbz	x8, 4053dc <tigetstr@plt+0x34fc>
  4053d4:	ldrb	w8, [x19, #1716]
  4053d8:	tbz	w8, #3, 4053e8 <tigetstr@plt+0x3508>
  4053dc:	ldr	x1, [x21, #688]
  4053e0:	mov	w0, #0xd                   	// #13
  4053e4:	bl	401aa0 <putc@plt>
  4053e8:	mov	x0, x20
  4053ec:	bl	401a10 <strlen@plt>
  4053f0:	ldr	w9, [x19, #148]
  4053f4:	ldr	x8, [x19, #544]
  4053f8:	add	w9, w9, w0
  4053fc:	str	w9, [x19, #148]
  405400:	cbz	x8, 40540c <tigetstr@plt+0x352c>
  405404:	ldr	x9, [x19, #552]
  405408:	cbnz	x9, 40541c <tigetstr@plt+0x353c>
  40540c:	ldr	x1, [x21, #688]
  405410:	mov	x0, x20
  405414:	bl	401a20 <fputs@plt>
  405418:	b	405438 <tigetstr@plt+0x3558>
  40541c:	mov	x0, x8
  405420:	bl	401a80 <putp@plt>
  405424:	ldr	x1, [x21, #688]
  405428:	mov	x0, x20
  40542c:	bl	401a20 <fputs@plt>
  405430:	ldr	x0, [x19, #552]
  405434:	bl	401a80 <putp@plt>
  405438:	ldr	x0, [x21, #688]
  40543c:	bl	401d60 <fflush@plt>
  405440:	ldr	w8, [x19, #1716]
  405444:	add	x0, x19, #0xc0
  405448:	mov	w1, #0x1                   	// #1
  40544c:	eor	w8, w8, #0x20000
  405450:	str	w8, [x19, #1716]
  405454:	bl	401d10 <siglongjmp@plt>
  405458:	sub	sp, sp, #0x70
  40545c:	cmp	w2, #0x1
  405460:	stp	x29, x30, [sp, #16]
  405464:	stp	x28, x27, [sp, #32]
  405468:	stp	x26, x25, [sp, #48]
  40546c:	stp	x24, x23, [sp, #64]
  405470:	stp	x22, x21, [sp, #80]
  405474:	stp	x20, x19, [sp, #96]
  405478:	add	x29, sp, #0x10
  40547c:	b.lt	40567c <tigetstr@plt+0x379c>  // b.tstop
  405480:	mov	x21, x1
  405484:	mov	x19, x0
  405488:	adrp	x22, 418000 <tigetstr@plt+0x16120>
  40548c:	mov	w23, #0x1000000             	// #16777216
  405490:	mov	w25, #0x238                 	// #568
  405494:	mov	w26, #0x230                 	// #560
  405498:	b	4054bc <tigetstr@plt+0x35dc>
  40549c:	ldrsb	w0, [x21], #1
  4054a0:	ldr	x1, [x22, #688]
  4054a4:	bl	401aa0 <putc@plt>
  4054a8:	mov	x20, x21
  4054ac:	cmp	w27, #0x0
  4054b0:	mov	w2, w27
  4054b4:	mov	x21, x20
  4054b8:	b.le	40567c <tigetstr@plt+0x379c>
  4054bc:	ldr	w8, [x19, #1716]
  4054c0:	sub	w27, w2, #0x1
  4054c4:	tbz	w8, #5, 40549c <tigetstr@plt+0x35bc>
  4054c8:	ldrb	w24, [x21]
  4054cc:	and	w9, w8, #0x3000000
  4054d0:	cmp	w9, w23
  4054d4:	b.ne	4054e8 <tigetstr@plt+0x3608>  // b.any
  4054d8:	cmp	w24, #0x20
  4054dc:	b.ne	4054e8 <tigetstr@plt+0x3608>  // b.any
  4054e0:	cmp	w2, #0x3
  4054e4:	b.gt	40550c <tigetstr@plt+0x362c>
  4054e8:	cmp	w2, #0x3
  4054ec:	b.lt	405568 <tigetstr@plt+0x3688>  // b.tstop
  4054f0:	ldrb	w9, [x21, #1]
  4054f4:	cmp	w24, #0x5f
  4054f8:	b.ne	405544 <tigetstr@plt+0x3664>  // b.any
  4054fc:	cmp	w9, #0x8
  405500:	b.ne	405568 <tigetstr@plt+0x3688>  // b.any
  405504:	ldrb	w24, [x21, #2]
  405508:	b	405558 <tigetstr@plt+0x3678>
  40550c:	ldrb	w10, [x21, #1]
  405510:	ldrb	w9, [x21, #2]
  405514:	add	x20, x21, #0x1
  405518:	cmp	w10, #0x5f
  40551c:	b.ne	40552c <tigetstr@plt+0x364c>  // b.any
  405520:	cmp	w9, #0x8
  405524:	b.eq	4054ac <tigetstr@plt+0x35cc>  // b.none
  405528:	b	405540 <tigetstr@plt+0x3660>
  40552c:	cmp	w9, #0x8
  405530:	b.ne	405540 <tigetstr@plt+0x3660>  // b.any
  405534:	ldrb	w9, [x21, #3]
  405538:	cmp	w9, #0x5f
  40553c:	b.eq	4054ac <tigetstr@plt+0x35cc>  // b.none
  405540:	ldrb	w9, [x21, #1]
  405544:	cmp	w9, #0x8
  405548:	b.ne	405568 <tigetstr@plt+0x3688>  // b.any
  40554c:	ldrb	w9, [x21, #2]
  405550:	cmp	w9, #0x5f
  405554:	b.ne	405568 <tigetstr@plt+0x3688>  // b.any
  405558:	sub	w27, w2, #0x3
  40555c:	mov	w28, #0x1                   	// #1
  405560:	mov	w9, #0x3                   	// #3
  405564:	b	405570 <tigetstr@plt+0x3690>
  405568:	mov	w28, wzr
  40556c:	mov	w9, #0x1                   	// #1
  405570:	ubfx	w10, w8, #25, #1
  405574:	cmp	w28, w10
  405578:	add	x20, x21, x9
  40557c:	b.eq	4055e0 <tigetstr@plt+0x3700>  // b.none
  405580:	cmp	w27, #0x3
  405584:	b.lt	4055d0 <tigetstr@plt+0x36f0>  // b.tstop
  405588:	tbz	w8, #24, 4055d0 <tigetstr@plt+0x36f0>
  40558c:	cbnz	w28, 4055d0 <tigetstr@plt+0x36f0>
  405590:	cmp	w24, #0x20
  405594:	b.ne	4055d0 <tigetstr@plt+0x36f0>  // b.any
  405598:	ldrb	w9, [x20]
  40559c:	ldrb	w8, [x20, #1]
  4055a0:	cmp	w9, #0x5f
  4055a4:	b.ne	4055b4 <tigetstr@plt+0x36d4>  // b.any
  4055a8:	cmp	w8, #0x8
  4055ac:	b.eq	4055c8 <tigetstr@plt+0x36e8>  // b.none
  4055b0:	b	4055d0 <tigetstr@plt+0x36f0>
  4055b4:	cmp	w8, #0x8
  4055b8:	b.ne	4055d0 <tigetstr@plt+0x36f0>  // b.any
  4055bc:	ldrb	w8, [x20, #2]
  4055c0:	cmp	w8, #0x5f
  4055c4:	b.ne	4055d0 <tigetstr@plt+0x36f0>  // b.any
  4055c8:	mov	w28, #0x1                   	// #1
  4055cc:	b	405608 <tigetstr@plt+0x3728>
  4055d0:	cmp	w28, #0x0
  4055d4:	csel	x8, x26, x25, ne  // ne = any
  4055d8:	ldr	x0, [x19, x8]
  4055dc:	bl	401a80 <putp@plt>
  4055e0:	cmp	w24, #0x20
  4055e4:	b.ne	405608 <tigetstr@plt+0x3728>  // b.any
  4055e8:	cbnz	w28, 405608 <tigetstr@plt+0x3728>
  4055ec:	ldr	w8, [x19, #1716]
  4055f0:	mov	w9, #0x3000000             	// #50331648
  4055f4:	and	w8, w8, #0x3000000
  4055f8:	cmp	w8, w9
  4055fc:	b.ne	405608 <tigetstr@plt+0x3728>  // b.any
  405600:	mov	w28, wzr
  405604:	b	40566c <tigetstr@plt+0x378c>
  405608:	sub	x20, x20, #0x1
  40560c:	add	w8, w27, #0x1
  405610:	sxtw	x2, w8
  405614:	sub	x0, x29, #0x4
  405618:	mov	x3, sp
  40561c:	mov	x1, x20
  405620:	str	xzr, [sp]
  405624:	bl	4019d0 <mbrtowc@plt>
  405628:	cmn	x0, #0x3
  40562c:	csinc	x21, x0, xzr, ls  // ls = plast
  405630:	cbz	x21, 405648 <tigetstr@plt+0x3768>
  405634:	ldrsb	w0, [x20], #1
  405638:	ldr	x1, [x22, #688]
  40563c:	sub	x21, x21, #0x1
  405640:	bl	401aa0 <putc@plt>
  405644:	cbnz	x21, 405634 <tigetstr@plt+0x3754>
  405648:	cbz	w28, 40566c <tigetstr@plt+0x378c>
  40564c:	ldr	x8, [x19, #576]
  405650:	ldrb	w8, [x8]
  405654:	cbz	w8, 40566c <tigetstr@plt+0x378c>
  405658:	ldr	x0, [x19, #584]
  40565c:	ldr	x1, [x22, #688]
  405660:	bl	401a20 <fputs@plt>
  405664:	ldr	x0, [x19, #576]
  405668:	bl	401a80 <putp@plt>
  40566c:	ldr	w8, [x19, #1716]
  405670:	bfi	w8, w28, #25, #1
  405674:	str	w8, [x19, #1716]
  405678:	b	4054ac <tigetstr@plt+0x35cc>
  40567c:	ldp	x20, x19, [sp, #96]
  405680:	ldp	x22, x21, [sp, #80]
  405684:	ldp	x24, x23, [sp, #64]
  405688:	ldp	x26, x25, [sp, #48]
  40568c:	ldp	x28, x27, [sp, #32]
  405690:	ldp	x29, x30, [sp, #16]
  405694:	add	sp, sp, #0x70
  405698:	ret
  40569c:	stp	x29, x30, [sp, #-48]!
  4056a0:	stp	x20, x19, [sp, #32]
  4056a4:	ldr	w8, [x0, #1716]
  4056a8:	str	x21, [sp, #16]
  4056ac:	mov	x20, x1
  4056b0:	mov	x19, x0
  4056b4:	adrp	x21, 418000 <tigetstr@plt+0x16120>
  4056b8:	mov	x29, sp
  4056bc:	tbnz	w8, #2, 4056f4 <tigetstr@plt+0x3814>
  4056c0:	ldr	w9, [x19, #148]
  4056c4:	cmp	w9, #0x1
  4056c8:	b.lt	405744 <tigetstr@plt+0x3864>  // b.tstop
  4056cc:	ldr	x1, [x21, #688]
  4056d0:	tbnz	w8, #11, 405700 <tigetstr@plt+0x3820>
  4056d4:	mov	w0, #0xd                   	// #13
  4056d8:	bl	401aa0 <putc@plt>
  4056dc:	ldrb	w8, [x19, #1716]
  4056e0:	tbnz	w8, #3, 40570c <tigetstr@plt+0x382c>
  4056e4:	ldr	x0, [x19, #536]
  4056e8:	cbz	x0, 40570c <tigetstr@plt+0x382c>
  4056ec:	bl	401a80 <putp@plt>
  4056f0:	b	405724 <tigetstr@plt+0x3844>
  4056f4:	ldr	x0, [x19, #536]
  4056f8:	bl	401a80 <putp@plt>
  4056fc:	b	405744 <tigetstr@plt+0x3864>
  405700:	mov	w0, #0xa                   	// #10
  405704:	bl	401aa0 <putc@plt>
  405708:	b	405724 <tigetstr@plt+0x3844>
  40570c:	ldr	w1, [x19, #148]
  405710:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  405714:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  405718:	add	x0, x0, #0xbe7
  40571c:	add	x2, x2, #0xb7d
  405720:	bl	401e20 <printf@plt>
  405724:	ldr	x8, [x19, #536]
  405728:	str	wzr, [x19, #148]
  40572c:	cbz	x8, 405738 <tigetstr@plt+0x3858>
  405730:	ldrb	w8, [x19, #1716]
  405734:	tbz	w8, #3, 405744 <tigetstr@plt+0x3864>
  405738:	ldr	x1, [x21, #688]
  40573c:	mov	w0, #0xd                   	// #13
  405740:	bl	401aa0 <putc@plt>
  405744:	ldr	w8, [x19, #1716]
  405748:	tbnz	w8, #11, 405888 <tigetstr@plt+0x39a8>
  40574c:	ldr	x0, [x19, #544]
  405750:	str	wzr, [x19, #148]
  405754:	cbz	x0, 40577c <tigetstr@plt+0x389c>
  405758:	ldr	x9, [x19, #552]
  40575c:	cbz	x9, 40577c <tigetstr@plt+0x389c>
  405760:	bl	401a80 <putp@plt>
  405764:	ldr	w8, [x19, #1716]
  405768:	ldr	w9, [x19, #148]
  40576c:	lsr	w10, w8, #20
  405770:	and	w10, w10, #0x2
  405774:	add	w9, w10, w9
  405778:	str	w9, [x19, #148]
  40577c:	tbz	w8, #2, 405788 <tigetstr@plt+0x38a8>
  405780:	ldr	x0, [x19, #536]
  405784:	bl	401a80 <putp@plt>
  405788:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  40578c:	add	x1, x1, #0xad3
  405790:	mov	w2, #0x5                   	// #5
  405794:	mov	x0, xzr
  405798:	bl	401dc0 <dcgettext@plt>
  40579c:	bl	401e20 <printf@plt>
  4057a0:	ldr	w8, [x19, #148]
  4057a4:	add	w8, w8, w0
  4057a8:	str	w8, [x19, #148]
  4057ac:	cbz	x20, 4057d0 <tigetstr@plt+0x38f0>
  4057b0:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4057b4:	add	x1, x1, #0xadc
  4057b8:	mov	w2, #0x5                   	// #5
  4057bc:	mov	x0, xzr
  4057c0:	bl	401dc0 <dcgettext@plt>
  4057c4:	mov	x1, x20
  4057c8:	bl	401e20 <printf@plt>
  4057cc:	b	405808 <tigetstr@plt+0x3928>
  4057d0:	ldrb	w8, [x19, #1717]
  4057d4:	tbz	w8, #7, 4057ec <tigetstr@plt+0x390c>
  4057d8:	ldrb	w8, [x19, #1718]
  4057dc:	tbnz	w8, #7, 40581c <tigetstr@plt+0x393c>
  4057e0:	ldr	x8, [x19, #544]
  4057e4:	cbnz	x8, 405848 <tigetstr@plt+0x3968>
  4057e8:	b	405854 <tigetstr@plt+0x3974>
  4057ec:	ldp	x8, x9, [x19, #120]
  4057f0:	mov	w10, #0x64                  	// #100
  4057f4:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4057f8:	add	x0, x0, #0xaec
  4057fc:	mul	x8, x8, x10
  405800:	sdiv	x1, x8, x9
  405804:	bl	401e20 <printf@plt>
  405808:	ldr	w8, [x19, #148]
  40580c:	add	w8, w8, w0
  405810:	str	w8, [x19, #148]
  405814:	ldrb	w8, [x19, #1718]
  405818:	tbz	w8, #7, 4057e0 <tigetstr@plt+0x3900>
  40581c:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  405820:	add	x1, x1, #0xaf3
  405824:	mov	w2, #0x5                   	// #5
  405828:	mov	x0, xzr
  40582c:	bl	401dc0 <dcgettext@plt>
  405830:	bl	401e20 <printf@plt>
  405834:	ldr	w8, [x19, #148]
  405838:	add	w8, w8, w0
  40583c:	str	w8, [x19, #148]
  405840:	ldr	x8, [x19, #544]
  405844:	cbz	x8, 405854 <tigetstr@plt+0x3974>
  405848:	ldr	x0, [x19, #552]
  40584c:	cbz	x0, 405854 <tigetstr@plt+0x3974>
  405850:	bl	401a80 <putp@plt>
  405854:	ldrb	w8, [x19, #1716]
  405858:	tbz	w8, #2, 405864 <tigetstr@plt+0x3984>
  40585c:	ldr	x0, [x19, #648]
  405860:	bl	401a80 <putp@plt>
  405864:	ldr	x0, [x21, #688]
  405868:	bl	401d60 <fflush@plt>
  40586c:	ldr	w8, [x19, #1716]
  405870:	ldr	x21, [sp, #16]
  405874:	eor	w8, w8, #0x4000000
  405878:	str	w8, [x19, #1716]
  40587c:	ldp	x20, x19, [sp, #32]
  405880:	ldp	x29, x30, [sp], #48
  405884:	ret
  405888:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  40588c:	ldr	x1, [x8, #680]
  405890:	mov	w0, #0x7                   	// #7
  405894:	bl	401ac0 <fputc@plt>
  405898:	b	40586c <tigetstr@plt+0x398c>
  40589c:	sub	sp, sp, #0x80
  4058a0:	stp	x28, x27, [sp, #48]
  4058a4:	stp	x24, x23, [sp, #80]
  4058a8:	stp	x20, x19, [sp, #112]
  4058ac:	mov	x23, x1
  4058b0:	subs	w28, w2, #0x1
  4058b4:	mov	x19, x0
  4058b8:	stp	x29, x30, [sp, #32]
  4058bc:	stp	x26, x25, [sp, #64]
  4058c0:	stp	x22, x21, [sp, #96]
  4058c4:	add	x29, sp, #0x20
  4058c8:	b.lt	405db8 <tigetstr@plt+0x3ed8>  // b.tstop
  4058cc:	sxtw	x8, w2
  4058d0:	mov	w22, w3
  4058d4:	str	x8, [sp, #8]
  4058d8:	bl	401e40 <__errno_location@plt>
  4058dc:	mov	x21, x0
  4058e0:	mov	x27, xzr
  4058e4:	mov	w24, wzr
  4058e8:	mov	w25, wzr
  4058ec:	sxtb	w22, w22
  4058f0:	mov	x20, x23
  4058f4:	ldr	w8, [x19, #148]
  4058f8:	sub	x1, x29, #0x4
  4058fc:	mov	w0, #0x2                   	// #2
  405900:	mov	w2, #0x1                   	// #1
  405904:	cmp	w8, w24
  405908:	str	wzr, [x21]
  40590c:	csel	w24, w8, w24, gt
  405910:	bl	401d90 <read@plt>
  405914:	cmp	x0, #0x1
  405918:	b.lt	4059b0 <tigetstr@plt+0x3ad0>  // b.tstop
  40591c:	ldurb	w26, [x29, #-4]
  405920:	cmp	w26, #0x5c
  405924:	b.ne	4059cc <tigetstr@plt+0x3aec>  // b.any
  405928:	add	w25, w25, #0x1
  40592c:	cbz	w25, 405948 <tigetstr@plt+0x3a68>
  405930:	ldrb	w8, [x19, #20]
  405934:	cmp	w8, w26
  405938:	b.eq	405b78 <tigetstr@plt+0x3c98>  // b.none
  40593c:	ldrb	w8, [x19, #19]
  405940:	cmp	w8, w26
  405944:	b.eq	405b78 <tigetstr@plt+0x3c98>  // b.none
  405948:	cmp	w26, #0x5c
  40594c:	csel	w25, w25, wzr, eq  // eq = none
  405950:	cmp	w26, #0x20
  405954:	cset	w8, cc  // cc = lo, ul, last
  405958:	cmp	w26, #0xa
  40595c:	cset	w9, ne  // ne = any
  405960:	cmp	w26, #0x1b
  405964:	cset	w10, ne  // ne = any
  405968:	cmp	w26, #0x7f
  40596c:	strb	w26, [x20], #1
  405970:	b.eq	405be0 <tigetstr@plt+0x3d00>  // b.none
  405974:	and	w8, w8, w9
  405978:	and	w8, w10, w8
  40597c:	cbnz	w8, 405be0 <tigetstr@plt+0x3d00>
  405980:	cmp	w26, #0xa
  405984:	b.eq	405dc0 <tigetstr@plt+0x3ee0>  // b.none
  405988:	cmp	w26, #0x1b
  40598c:	b.eq	405dc0 <tigetstr@plt+0x3ee0>  // b.none
  405990:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  405994:	ldr	x1, [x8, #680]
  405998:	mov	w0, w26
  40599c:	bl	401ac0 <fputc@plt>
  4059a0:	ldr	w8, [x19, #148]
  4059a4:	add	w8, w8, #0x1
  4059a8:	str	w8, [x19, #148]
  4059ac:	b	405cf8 <tigetstr@plt+0x3e18>
  4059b0:	ldr	w8, [x21]
  4059b4:	cmp	w8, #0x4
  4059b8:	b.ne	405dfc <tigetstr@plt+0x3f1c>  // b.any
  4059bc:	ldrb	w26, [x19, #20]
  4059c0:	sturb	w26, [x29, #-4]
  4059c4:	cmp	w26, #0x5c
  4059c8:	b.eq	405928 <tigetstr@plt+0x3a48>  // b.none
  4059cc:	cbnz	w25, 405a48 <tigetstr@plt+0x3b68>
  4059d0:	ldrb	w8, [x19, #19]
  4059d4:	cmp	w8, w26
  4059d8:	b.ne	405a48 <tigetstr@plt+0x3b68>  // b.any
  4059dc:	cmp	x20, x23
  4059e0:	b.ls	405e04 <tigetstr@plt+0x3f24>  // b.plast
  4059e4:	bl	401d00 <__ctype_get_mb_cur_max@plt>
  4059e8:	cmp	x0, #0x2
  4059ec:	b.cc	405aa4 <tigetstr@plt+0x3bc4>  // b.lo, b.ul, b.last
  4059f0:	stp	w22, w28, [sp]
  4059f4:	mov	x28, xzr
  4059f8:	mov	x22, xzr
  4059fc:	str	xzr, [sp, #16]
  405a00:	add	x26, x23, x22
  405a04:	sub	x0, x29, #0x8
  405a08:	add	x3, sp, #0x10
  405a0c:	mov	x1, x26
  405a10:	mov	x2, x27
  405a14:	bl	4019d0 <mbrtowc@plt>
  405a18:	cmn	x0, #0x2
  405a1c:	b.cc	405a24 <tigetstr@plt+0x3b44>  // b.lo, b.ul, b.last
  405a20:	str	x28, [sp, #16]
  405a24:	sub	x8, x0, #0x1
  405a28:	cmn	x8, #0x4
  405a2c:	csinc	x25, x0, xzr, ls  // ls = plast
  405a30:	add	x8, x26, x25
  405a34:	cmp	x8, x20
  405a38:	b.cs	405ad0 <tigetstr@plt+0x3bf0>  // b.hs, b.nlast
  405a3c:	ldr	x28, [sp, #16]
  405a40:	add	x22, x25, x22
  405a44:	b	405a00 <tigetstr@plt+0x3b20>
  405a48:	cbnz	w25, 40592c <tigetstr@plt+0x3a4c>
  405a4c:	ldrb	w8, [x19, #20]
  405a50:	cmp	w8, w26
  405a54:	b.ne	40592c <tigetstr@plt+0x3a4c>  // b.any
  405a58:	ldrb	w8, [x19, #1717]
  405a5c:	tbnz	w8, #3, 405d0c <tigetstr@plt+0x3e2c>
  405a60:	adrp	x25, 418000 <tigetstr@plt+0x16120>
  405a64:	ldr	x1, [x25, #688]
  405a68:	mov	w0, #0xd                   	// #13
  405a6c:	bl	401aa0 <putc@plt>
  405a70:	ldr	x1, [x25, #688]
  405a74:	mov	w0, w22
  405a78:	bl	401aa0 <putc@plt>
  405a7c:	ldr	x0, [x19, #536]
  405a80:	adrp	x20, 418000 <tigetstr@plt+0x16120>
  405a84:	cbz	x0, 405b98 <tigetstr@plt+0x3cb8>
  405a88:	ldr	w8, [x19, #148]
  405a8c:	cbz	w8, 405ce0 <tigetstr@plt+0x3e00>
  405a90:	ldr	w9, [x19, #1716]
  405a94:	tbnz	w9, #11, 405c6c <tigetstr@plt+0x3d8c>
  405a98:	tbnz	w9, #3, 405cc4 <tigetstr@plt+0x3de4>
  405a9c:	bl	401a80 <putp@plt>
  405aa0:	b	405cdc <tigetstr@plt+0x3dfc>
  405aa4:	ldr	w8, [x19, #148]
  405aa8:	adrp	x9, 418000 <tigetstr@plt+0x16120>
  405aac:	sub	w8, w8, #0x1
  405ab0:	str	w8, [x19, #148]
  405ab4:	ldrb	w8, [x19, #1716]
  405ab8:	ldr	x3, [x9, #680]
  405abc:	tbnz	w8, #7, 405afc <tigetstr@plt+0x3c1c>
  405ac0:	mov	w0, #0x8                   	// #8
  405ac4:	mov	x1, x3
  405ac8:	bl	401ac0 <fputc@plt>
  405acc:	b	405b10 <tigetstr@plt+0x3c30>
  405ad0:	cmp	x25, #0x1
  405ad4:	b.ne	405b18 <tigetstr@plt+0x3c38>  // b.any
  405ad8:	adrp	x9, 418000 <tigetstr@plt+0x16120>
  405adc:	ldrb	w8, [x19, #1716]
  405ae0:	ldr	x3, [x9, #680]
  405ae4:	ldp	w22, w28, [sp]
  405ae8:	tbnz	w8, #7, 405c18 <tigetstr@plt+0x3d38>
  405aec:	mov	w0, #0x8                   	// #8
  405af0:	mov	x1, x3
  405af4:	bl	401ac0 <fputc@plt>
  405af8:	b	405c2c <tigetstr@plt+0x3d4c>
  405afc:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  405b00:	mov	w1, #0x3                   	// #3
  405b04:	mov	w2, #0x1                   	// #1
  405b08:	add	x0, x0, #0xb7a
  405b0c:	bl	401d20 <fwrite@plt>
  405b10:	sub	x20, x20, #0x1
  405b14:	b	405c3c <tigetstr@plt+0x3d5c>
  405b18:	ldur	w0, [x29, #-8]
  405b1c:	bl	401b50 <wcwidth@plt>
  405b20:	ldr	w28, [sp, #4]
  405b24:	cmp	w0, #0x1
  405b28:	csinc	w22, w0, wzr, gt
  405b2c:	adrp	x9, 418000 <tigetstr@plt+0x16120>
  405b30:	ldrb	w8, [x19, #1716]
  405b34:	ldr	x3, [x9, #680]
  405b38:	sub	w22, w22, #0x1
  405b3c:	tbnz	w8, #7, 405b54 <tigetstr@plt+0x3c74>
  405b40:	mov	w0, #0x8                   	// #8
  405b44:	mov	x1, x3
  405b48:	bl	401ac0 <fputc@plt>
  405b4c:	cbz	w22, 405b6c <tigetstr@plt+0x3c8c>
  405b50:	b	405b2c <tigetstr@plt+0x3c4c>
  405b54:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  405b58:	mov	w1, #0x3                   	// #3
  405b5c:	mov	w2, #0x1                   	// #1
  405b60:	add	x0, x0, #0xb7a
  405b64:	bl	401d20 <fwrite@plt>
  405b68:	cbnz	w22, 405b2c <tigetstr@plt+0x3c4c>
  405b6c:	ldr	w22, [sp]
  405b70:	cbnz	x25, 405c2c <tigetstr@plt+0x3d4c>
  405b74:	b	405c3c <tigetstr@plt+0x3d5c>
  405b78:	adrp	x9, 418000 <tigetstr@plt+0x16120>
  405b7c:	ldrb	w8, [x19, #1716]
  405b80:	ldr	x3, [x9, #680]
  405b84:	tbnz	w8, #7, 405c7c <tigetstr@plt+0x3d9c>
  405b88:	mov	w0, #0x8                   	// #8
  405b8c:	mov	x1, x3
  405b90:	bl	401ac0 <fputc@plt>
  405b94:	b	405c90 <tigetstr@plt+0x3db0>
  405b98:	ldrb	w8, [x19, #1716]
  405b9c:	tbz	w8, #6, 405ce0 <tigetstr@plt+0x3e00>
  405ba0:	ldr	w8, [x19, #148]
  405ba4:	sub	w9, w8, #0x1
  405ba8:	cmp	w8, #0x2
  405bac:	str	w9, [x19, #148]
  405bb0:	b.lt	405ce0 <tigetstr@plt+0x3e00>  // b.tstop
  405bb4:	ldr	x3, [x20, #680]
  405bb8:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  405bbc:	mov	w1, #0x3                   	// #3
  405bc0:	mov	w2, #0x1                   	// #1
  405bc4:	add	x0, x0, #0xb7a
  405bc8:	bl	401d20 <fwrite@plt>
  405bcc:	ldr	w8, [x19, #148]
  405bd0:	subs	w8, w8, #0x1
  405bd4:	str	w8, [x19, #148]
  405bd8:	b.le	405ce0 <tigetstr@plt+0x3e00>
  405bdc:	b	405bb4 <tigetstr@plt+0x3cd4>
  405be0:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  405be4:	ldr	x1, [x8, #680]
  405be8:	cmp	w26, #0x7f
  405bec:	mov	w8, #0xffffffc0            	// #-64
  405bf0:	cneg	w8, w8, ne  // ne = any
  405bf4:	mov	w0, #0x5e                  	// #94
  405bf8:	add	w26, w8, w26
  405bfc:	bl	401ac0 <fputc@plt>
  405c00:	ldr	w8, [x19, #148]
  405c04:	add	w8, w8, #0x1
  405c08:	str	w8, [x19, #148]
  405c0c:	cmp	w26, #0xa
  405c10:	b.ne	405988 <tigetstr@plt+0x3aa8>  // b.any
  405c14:	b	405dc0 <tigetstr@plt+0x3ee0>
  405c18:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  405c1c:	mov	w1, #0x3                   	// #3
  405c20:	mov	w2, #0x1                   	// #1
  405c24:	add	x0, x0, #0xb7a
  405c28:	bl	401d20 <fwrite@plt>
  405c2c:	ldr	w8, [x19, #148]
  405c30:	sub	x20, x20, x25
  405c34:	sub	w8, w8, w25
  405c38:	str	w8, [x19, #148]
  405c3c:	ldrb	w10, [x20]
  405c40:	sxtb	w8, w10
  405c44:	cmp	w8, #0x20
  405c48:	cset	w8, lt  // lt = tstop
  405c4c:	cmp	w10, #0xa
  405c50:	cset	w9, ne  // ne = any
  405c54:	cmp	w10, #0x7f
  405c58:	b.eq	405c98 <tigetstr@plt+0x3db8>  // b.none
  405c5c:	and	w8, w8, w9
  405c60:	cbnz	w8, 405c98 <tigetstr@plt+0x3db8>
  405c64:	mov	w25, wzr
  405c68:	b	405cf8 <tigetstr@plt+0x3e18>
  405c6c:	ldr	x1, [x25, #688]
  405c70:	mov	w0, #0xa                   	// #10
  405c74:	bl	401aa0 <putc@plt>
  405c78:	b	405cdc <tigetstr@plt+0x3dfc>
  405c7c:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  405c80:	mov	w1, #0x3                   	// #3
  405c84:	mov	w2, #0x1                   	// #1
  405c88:	add	x0, x0, #0xb7a
  405c8c:	bl	401d20 <fwrite@plt>
  405c90:	sub	x20, x20, #0x1
  405c94:	b	405948 <tigetstr@plt+0x3a68>
  405c98:	ldr	w8, [x19, #148]
  405c9c:	adrp	x9, 418000 <tigetstr@plt+0x16120>
  405ca0:	sub	w8, w8, #0x1
  405ca4:	str	w8, [x19, #148]
  405ca8:	ldrb	w8, [x19, #1716]
  405cac:	ldr	x3, [x9, #680]
  405cb0:	tbnz	w8, #7, 405da0 <tigetstr@plt+0x3ec0>
  405cb4:	mov	w0, #0x8                   	// #8
  405cb8:	mov	x1, x3
  405cbc:	bl	401ac0 <fputc@plt>
  405cc0:	b	405c64 <tigetstr@plt+0x3d84>
  405cc4:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  405cc8:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  405ccc:	sub	w1, w8, #0x1
  405cd0:	add	x0, x0, #0xbe7
  405cd4:	add	x2, x2, #0xb7d
  405cd8:	bl	401e20 <printf@plt>
  405cdc:	str	wzr, [x19, #148]
  405ce0:	mov	w8, #0x1                   	// #1
  405ce4:	str	w8, [x19, #148]
  405ce8:	ldr	x0, [x25, #688]
  405cec:	bl	401d60 <fflush@plt>
  405cf0:	mov	w25, wzr
  405cf4:	mov	x20, x23
  405cf8:	ldr	x8, [sp, #8]
  405cfc:	sub	x27, x20, x23
  405d00:	cmp	x27, x8
  405d04:	b.lt	4058f4 <tigetstr@plt+0x3a14>  // b.tstop
  405d08:	b	405dc0 <tigetstr@plt+0x3ee0>
  405d0c:	sxtb	w8, w26
  405d10:	cmp	w8, #0x1f
  405d14:	cset	w8, gt
  405d18:	cmp	w26, #0xa
  405d1c:	cset	w9, eq  // eq = none
  405d20:	cmp	w26, #0x1b
  405d24:	cset	w10, eq  // eq = none
  405d28:	cmp	w26, #0x7f
  405d2c:	adrp	x20, 418000 <tigetstr@plt+0x16120>
  405d30:	adrp	x25, 418000 <tigetstr@plt+0x16120>
  405d34:	b.eq	405d44 <tigetstr@plt+0x3e64>  // b.none
  405d38:	orr	w8, w8, w9
  405d3c:	orr	w8, w10, w8
  405d40:	cbnz	w8, 405d6c <tigetstr@plt+0x3e8c>
  405d44:	ldr	x1, [x20, #680]
  405d48:	cmp	w26, #0x7f
  405d4c:	mov	w8, #0xffffffc0            	// #-64
  405d50:	cneg	w8, w8, ne  // ne = any
  405d54:	mov	w0, #0x5e                  	// #94
  405d58:	add	w26, w8, w26
  405d5c:	bl	401ac0 <fputc@plt>
  405d60:	ldr	w8, [x19, #148]
  405d64:	add	w8, w8, #0x1
  405d68:	str	w8, [x19, #148]
  405d6c:	ldr	x1, [x20, #680]
  405d70:	sxtb	w0, w26
  405d74:	bl	401ac0 <fputc@plt>
  405d78:	ldr	w8, [x19, #148]
  405d7c:	mov	w0, #0xa                   	// #10
  405d80:	add	w8, w8, #0x1
  405d84:	str	w8, [x19, #148]
  405d88:	ldr	x1, [x25, #688]
  405d8c:	bl	401aa0 <putc@plt>
  405d90:	ldr	x1, [x25, #688]
  405d94:	mov	w0, w22
  405d98:	bl	401aa0 <putc@plt>
  405d9c:	b	405ce8 <tigetstr@plt+0x3e08>
  405da0:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  405da4:	mov	w1, #0x3                   	// #3
  405da8:	mov	w2, #0x1                   	// #1
  405dac:	add	x0, x0, #0xb7a
  405db0:	bl	401d20 <fwrite@plt>
  405db4:	b	405c64 <tigetstr@plt+0x3d84>
  405db8:	mov	w24, wzr
  405dbc:	mov	x20, x23
  405dc0:	strb	wzr, [x20, #-1]!
  405dc4:	ldr	x8, [x19, #536]
  405dc8:	cbnz	x8, 405dd0 <tigetstr@plt+0x3ef0>
  405dcc:	str	w24, [x19, #148]
  405dd0:	sub	x8, x20, x23
  405dd4:	cmp	x8, w28, sxtw
  405dd8:	b.ge	405e1c <tigetstr@plt+0x3f3c>  // b.tcont
  405ddc:	ldp	x20, x19, [sp, #112]
  405de0:	ldp	x22, x21, [sp, #96]
  405de4:	ldp	x24, x23, [sp, #80]
  405de8:	ldp	x26, x25, [sp, #64]
  405dec:	ldp	x28, x27, [sp, #48]
  405df0:	ldp	x29, x30, [sp, #32]
  405df4:	add	sp, sp, #0x80
  405df8:	ret
  405dfc:	mov	w0, wzr
  405e00:	bl	403370 <tigetstr@plt+0x1490>
  405e04:	ldr	x8, [x19, #536]
  405e08:	cbnz	x8, 405e10 <tigetstr@plt+0x3f30>
  405e0c:	str	w24, [x19, #148]
  405e10:	add	x0, x19, #0xc0
  405e14:	mov	w1, #0x1                   	// #1
  405e18:	bl	401d10 <siglongjmp@plt>
  405e1c:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  405e20:	add	x1, x1, #0xb7e
  405e24:	mov	w2, #0x5                   	// #5
  405e28:	mov	x0, xzr
  405e2c:	bl	401dc0 <dcgettext@plt>
  405e30:	mov	x1, x0
  405e34:	mov	x0, x19
  405e38:	bl	405344 <tigetstr@plt+0x3464>
  405e3c:	sub	sp, sp, #0x140
  405e40:	stp	x29, x30, [sp, #224]
  405e44:	stp	x28, x27, [sp, #240]
  405e48:	stp	x26, x25, [sp, #256]
  405e4c:	stp	x24, x23, [sp, #272]
  405e50:	stp	x22, x21, [sp, #288]
  405e54:	stp	x20, x19, [sp, #304]
  405e58:	ldr	w8, [x0, #148]
  405e5c:	mov	x20, x1
  405e60:	mov	x19, x0
  405e64:	adrp	x21, 418000 <tigetstr@plt+0x16120>
  405e68:	add	x29, sp, #0xe0
  405e6c:	cbz	w8, 405ec4 <tigetstr@plt+0x3fe4>
  405e70:	ldrb	w8, [x19, #1717]
  405e74:	ldr	x1, [x21, #688]
  405e78:	tbnz	w8, #3, 405e9c <tigetstr@plt+0x3fbc>
  405e7c:	mov	w0, #0xd                   	// #13
  405e80:	bl	401aa0 <putc@plt>
  405e84:	ldrb	w8, [x19, #1716]
  405e88:	tbnz	w8, #3, 405ea8 <tigetstr@plt+0x3fc8>
  405e8c:	ldr	x0, [x19, #536]
  405e90:	cbz	x0, 405ea8 <tigetstr@plt+0x3fc8>
  405e94:	bl	401a80 <putp@plt>
  405e98:	b	405ec0 <tigetstr@plt+0x3fe0>
  405e9c:	mov	w0, #0xa                   	// #10
  405ea0:	bl	401aa0 <putc@plt>
  405ea4:	b	405ec0 <tigetstr@plt+0x3fe0>
  405ea8:	ldr	w1, [x19, #148]
  405eac:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  405eb0:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  405eb4:	add	x0, x0, #0xbe7
  405eb8:	add	x2, x2, #0xb7d
  405ebc:	bl	401e20 <printf@plt>
  405ec0:	str	wzr, [x19, #148]
  405ec4:	ldr	x8, [x19, #536]
  405ec8:	cbz	x8, 405ed4 <tigetstr@plt+0x3ff4>
  405ecc:	ldrb	w8, [x19, #1716]
  405ed0:	tbz	w8, #3, 405ee0 <tigetstr@plt+0x4000>
  405ed4:	ldr	x1, [x21, #688]
  405ed8:	mov	w0, #0xd                   	// #13
  405edc:	bl	401aa0 <putc@plt>
  405ee0:	ldr	x1, [x21, #688]
  405ee4:	mov	w0, #0x21                  	// #33
  405ee8:	bl	401aa0 <putc@plt>
  405eec:	ldr	x0, [x21, #688]
  405ef0:	bl	401d60 <fflush@plt>
  405ef4:	ldrb	w8, [x19, #1718]
  405ef8:	mov	w9, #0x1                   	// #1
  405efc:	str	w9, [x19, #148]
  405f00:	tbnz	w8, #2, 406058 <tigetstr@plt+0x4178>
  405f04:	add	x1, sp, #0x10
  405f08:	mov	w2, #0xc6                  	// #198
  405f0c:	mov	w3, #0x21                  	// #33
  405f10:	mov	x0, x19
  405f14:	bl	40589c <tigetstr@plt+0x39bc>
  405f18:	ldr	x8, [x19, #160]
  405f1c:	ldrsw	x9, [x19, #136]
  405f20:	ldr	x0, [x8, x9, lsl #3]
  405f24:	bl	401a10 <strlen@plt>
  405f28:	mov	x22, x0
  405f2c:	add	x0, x19, #0x2cc
  405f30:	str	x0, [sp, #8]
  405f34:	bl	401a10 <strlen@plt>
  405f38:	add	w21, w0, w22
  405f3c:	add	w26, w21, #0xc9
  405f40:	sxtw	x23, w26
  405f44:	mov	x0, x23
  405f48:	bl	401b40 <malloc@plt>
  405f4c:	mov	x22, x0
  405f50:	cbnz	x0, 405f58 <tigetstr@plt+0x4078>
  405f54:	cbnz	w26, 4061e4 <tigetstr@plt+0x4304>
  405f58:	str	x20, [sp]
  405f5c:	ldrb	w20, [sp, #16]
  405f60:	cbz	w20, 406068 <tigetstr@plt+0x4188>
  405f64:	mov	w25, wzr
  405f68:	add	w27, w21, #0x1
  405f6c:	add	x24, sp, #0x10
  405f70:	mov	x23, x22
  405f74:	mov	w28, w26
  405f78:	b	405f8c <tigetstr@plt+0x40ac>
  405f7c:	strb	w20, [x23], #1
  405f80:	ldrb	w20, [x21]
  405f84:	mov	x24, x21
  405f88:	cbz	w20, 406070 <tigetstr@plt+0x4190>
  405f8c:	sub	x21, x23, x22
  405f90:	mvn	w8, w21
  405f94:	add	w8, w28, w8
  405f98:	cmp	w8, w27
  405f9c:	b.ge	405fc4 <tigetstr@plt+0x40e4>  // b.tcont
  405fa0:	add	w28, w28, w26
  405fa4:	sxtw	x23, w28
  405fa8:	mov	x0, x22
  405fac:	mov	x1, x23
  405fb0:	bl	401bd0 <realloc@plt>
  405fb4:	mov	x22, x0
  405fb8:	cbz	w28, 405fc0 <tigetstr@plt+0x40e0>
  405fbc:	cbz	x22, 4061e4 <tigetstr@plt+0x4304>
  405fc0:	add	x23, x22, w21, sxtw
  405fc4:	sxtb	w8, w20
  405fc8:	cmp	w8, #0x21
  405fcc:	add	x21, x24, #0x1
  405fd0:	b.eq	40602c <tigetstr@plt+0x414c>  // b.none
  405fd4:	cmp	w8, #0x5c
  405fd8:	b.eq	406010 <tigetstr@plt+0x4130>  // b.none
  405fdc:	cmp	w8, #0x25
  405fe0:	b.ne	405f7c <tigetstr@plt+0x409c>  // b.any
  405fe4:	ldrb	w8, [x19, #1717]
  405fe8:	tbnz	w8, #7, 405f7c <tigetstr@plt+0x409c>
  405fec:	ldr	x8, [x19, #160]
  405ff0:	ldrsw	x9, [x19, #136]
  405ff4:	mov	x0, x23
  405ff8:	ldr	x1, [x8, x9, lsl #3]
  405ffc:	bl	401d70 <strcpy@plt>
  406000:	ldr	x8, [x19, #160]
  406004:	ldrsw	x9, [x19, #136]
  406008:	ldr	x0, [x8, x9, lsl #3]
  40600c:	b	406048 <tigetstr@plt+0x4168>
  406010:	ldrb	w8, [x21]
  406014:	orr	w9, w8, #0x4
  406018:	cmp	w9, #0x25
  40601c:	b.ne	405f7c <tigetstr@plt+0x409c>  // b.any
  406020:	add	x21, x24, #0x2
  406024:	strb	w8, [x23], #1
  406028:	b	405f80 <tigetstr@plt+0x40a0>
  40602c:	ldr	w8, [x19, #184]
  406030:	cbz	w8, 4061f8 <tigetstr@plt+0x4318>
  406034:	ldr	x20, [sp, #8]
  406038:	mov	x0, x23
  40603c:	mov	x1, x20
  406040:	bl	401d70 <strcpy@plt>
  406044:	mov	x0, x20
  406048:	bl	401a10 <strlen@plt>
  40604c:	add	x23, x23, x0
  406050:	add	w25, w25, #0x1
  406054:	b	405f80 <tigetstr@plt+0x40a0>
  406058:	ldr	x1, [x21, #688]
  40605c:	add	x0, x19, #0x2cc
  406060:	bl	401a20 <fputs@plt>
  406064:	b	406174 <tigetstr@plt+0x4294>
  406068:	mov	w25, wzr
  40606c:	mov	x23, x22
  406070:	strb	wzr, [x23]
  406074:	cbnz	x22, 4060d0 <tigetstr@plt+0x41f0>
  406078:	ldr	x20, [sp]
  40607c:	adrp	x21, 418000 <tigetstr@plt+0x16120>
  406080:	tbnz	w25, #31, 406108 <tigetstr@plt+0x4228>
  406084:	cbz	w25, 406174 <tigetstr@plt+0x4294>
  406088:	ldr	w8, [x19, #148]
  40608c:	cbz	w8, 406144 <tigetstr@plt+0x4264>
  406090:	ldrb	w8, [x19, #1717]
  406094:	ldr	x1, [x21, #688]
  406098:	tbnz	w8, #3, 406138 <tigetstr@plt+0x4258>
  40609c:	mov	w0, #0xd                   	// #13
  4060a0:	bl	401aa0 <putc@plt>
  4060a4:	ldrb	w8, [x19, #1716]
  4060a8:	tbnz	w8, #3, 4060b4 <tigetstr@plt+0x41d4>
  4060ac:	ldr	x0, [x19, #536]
  4060b0:	cbnz	x0, 4061dc <tigetstr@plt+0x42fc>
  4060b4:	ldr	w1, [x19, #148]
  4060b8:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4060bc:	adrp	x2, 407000 <tigetstr@plt+0x5120>
  4060c0:	add	x0, x0, #0xbe7
  4060c4:	add	x2, x2, #0xb7d
  4060c8:	bl	401e20 <printf@plt>
  4060cc:	b	406140 <tigetstr@plt+0x4260>
  4060d0:	mov	x0, x22
  4060d4:	bl	401a10 <strlen@plt>
  4060d8:	ldr	x20, [sp]
  4060dc:	cmp	x0, #0x3e7
  4060e0:	adrp	x21, 418000 <tigetstr@plt+0x16120>
  4060e4:	b.hi	4060f8 <tigetstr@plt+0x4218>  // b.pmore
  4060e8:	ldr	x0, [sp, #8]
  4060ec:	mov	x1, x22
  4060f0:	bl	401d70 <strcpy@plt>
  4060f4:	b	4060fc <tigetstr@plt+0x421c>
  4060f8:	mov	w25, #0xffffffff            	// #-1
  4060fc:	mov	x0, x22
  406100:	bl	401ce0 <free@plt>
  406104:	tbz	w25, #31, 406084 <tigetstr@plt+0x41a4>
  406108:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  40610c:	add	x1, x1, #0xb8c
  406110:	mov	w2, #0x5                   	// #5
  406114:	mov	x0, xzr
  406118:	bl	401dc0 <dcgettext@plt>
  40611c:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  406120:	ldr	x1, [x8, #680]
  406124:	bl	401a20 <fputs@plt>
  406128:	mov	x0, x19
  40612c:	mov	x1, x20
  406130:	bl	40569c <tigetstr@plt+0x37bc>
  406134:	b	4061bc <tigetstr@plt+0x42dc>
  406138:	mov	w0, #0xa                   	// #10
  40613c:	bl	401aa0 <putc@plt>
  406140:	str	wzr, [x19, #148]
  406144:	ldr	x8, [x19, #536]
  406148:	cbz	x8, 406154 <tigetstr@plt+0x4274>
  40614c:	ldrb	w8, [x19, #1716]
  406150:	tbz	w8, #3, 406160 <tigetstr@plt+0x4280>
  406154:	ldr	x1, [x21, #688]
  406158:	mov	w0, #0xd                   	// #13
  40615c:	bl	401aa0 <putc@plt>
  406160:	ldr	x1, [sp, #8]
  406164:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  406168:	add	x0, x0, #0xb98
  40616c:	bl	401e20 <printf@plt>
  406170:	str	w0, [x19, #148]
  406174:	ldr	x0, [x21, #688]
  406178:	bl	401d60 <fflush@plt>
  40617c:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  406180:	ldr	x1, [x8, #680]
  406184:	mov	w0, #0xa                   	// #10
  406188:	bl	401ac0 <fputc@plt>
  40618c:	ldr	x2, [x19, #176]
  406190:	adrp	x4, 407000 <tigetstr@plt+0x5120>
  406194:	mov	w8, #0x1                   	// #1
  406198:	add	x5, x19, #0x2cc
  40619c:	add	x4, x4, #0xb9c
  4061a0:	mov	x0, x19
  4061a4:	mov	x1, x20
  4061a8:	mov	x3, x2
  4061ac:	mov	w6, wzr
  4061b0:	str	wzr, [x19, #148]
  4061b4:	str	w8, [x19, #184]
  4061b8:	bl	406218 <tigetstr@plt+0x4338>
  4061bc:	ldp	x20, x19, [sp, #304]
  4061c0:	ldp	x22, x21, [sp, #288]
  4061c4:	ldp	x24, x23, [sp, #272]
  4061c8:	ldp	x26, x25, [sp, #256]
  4061cc:	ldp	x28, x27, [sp, #240]
  4061d0:	ldp	x29, x30, [sp, #224]
  4061d4:	add	sp, sp, #0x140
  4061d8:	ret
  4061dc:	bl	401a80 <putp@plt>
  4061e0:	b	406140 <tigetstr@plt+0x4260>
  4061e4:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4061e8:	add	x1, x1, #0x3b4
  4061ec:	mov	w0, #0x1                   	// #1
  4061f0:	mov	x2, x23
  4061f4:	bl	401ea0 <err@plt>
  4061f8:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4061fc:	add	x1, x1, #0xb9f
  406200:	mov	w2, #0x5                   	// #5
  406204:	mov	x0, xzr
  406208:	bl	401dc0 <dcgettext@plt>
  40620c:	mov	x1, x0
  406210:	mov	x0, x19
  406214:	bl	405344 <tigetstr@plt+0x3464>
  406218:	stp	x29, x30, [sp, #-64]!
  40621c:	stp	x28, x23, [sp, #16]
  406220:	stp	x22, x21, [sp, #32]
  406224:	stp	x20, x19, [sp, #48]
  406228:	mov	x29, sp
  40622c:	sub	sp, sp, #0xd0
  406230:	stp	x3, x4, [x29, #-72]
  406234:	stp	x5, x6, [x29, #-56]
  406238:	stur	x7, [x29, #-40]
  40623c:	stp	q1, q2, [x29, #-192]
  406240:	stp	q3, q4, [x29, #-160]
  406244:	stur	q0, [x29, #-208]
  406248:	stp	q5, q6, [x29, #-128]
  40624c:	stur	q7, [x29, #-96]
  406250:	adrp	x22, 418000 <tigetstr@plt+0x16120>
  406254:	ldr	x8, [x22, #688]
  406258:	mov	x21, x0
  40625c:	mov	x19, x2
  406260:	mov	x20, x1
  406264:	mov	x0, x8
  406268:	bl	401d60 <fflush@plt>
  40626c:	adrp	x23, 418000 <tigetstr@plt+0x16120>
  406270:	ldr	x8, [x23, #720]
  406274:	ldr	w9, [x8, #1716]
  406278:	tbnz	w9, #16, 4062c8 <tigetstr@plt+0x43e8>
  40627c:	tbz	w9, #25, 4062a0 <tigetstr@plt+0x43c0>
  406280:	ldr	x0, [x8, #568]
  406284:	bl	401a80 <putp@plt>
  406288:	ldr	x0, [x22, #688]
  40628c:	bl	401d60 <fflush@plt>
  406290:	ldr	x8, [x23, #720]
  406294:	ldr	w9, [x8, #1716]
  406298:	and	w9, w9, #0xfdffffff
  40629c:	str	w9, [x8, #1716]
  4062a0:	ldr	w9, [x8, #12]
  4062a4:	ldrh	w11, [x8, #82]
  4062a8:	mov	w10, #0xa                   	// #10
  4062ac:	add	x2, x8, #0x3c
  4062b0:	orr	w9, w9, w10
  4062b4:	mov	w0, #0x2                   	// #2
  4062b8:	mov	w1, wzr
  4062bc:	str	w9, [x8, #12]
  4062c0:	strh	w11, [x8, #22]
  4062c4:	bl	401da0 <tcsetattr@plt>
  4062c8:	bl	401ae0 <fork@plt>
  4062cc:	tbz	w0, #31, 4062f0 <tigetstr@plt+0x4410>
  4062d0:	mov	w22, #0xa                   	// #10
  4062d4:	mov	w0, #0x5                   	// #5
  4062d8:	bl	401bc0 <sleep@plt>
  4062dc:	bl	401ae0 <fork@plt>
  4062e0:	cmp	w22, #0x2
  4062e4:	b.cc	4062f0 <tigetstr@plt+0x4410>  // b.lo, b.ul, b.last
  4062e8:	sub	w22, w22, #0x1
  4062ec:	tbnz	w0, #31, 4062d4 <tigetstr@plt+0x43f4>
  4062f0:	cbz	w0, 4063e8 <tigetstr@plt+0x4508>
  4062f4:	cmp	w0, #0x1
  4062f8:	b.lt	4063c4 <tigetstr@plt+0x44e4>  // b.tstop
  4062fc:	mov	w0, #0x2                   	// #2
  406300:	mov	w1, #0x1                   	// #1
  406304:	bl	401b10 <signal@plt>
  406308:	mov	w0, #0x3                   	// #3
  40630c:	mov	w1, #0x1                   	// #1
  406310:	bl	401b10 <signal@plt>
  406314:	ldrb	w8, [x21, #1716]
  406318:	tbz	w8, #1, 406328 <tigetstr@plt+0x4448>
  40631c:	mov	w0, #0x14                  	// #20
  406320:	mov	x1, xzr
  406324:	bl	401b10 <signal@plt>
  406328:	mov	x0, xzr
  40632c:	bl	401d40 <wait@plt>
  406330:	cmp	w0, #0x0
  406334:	b.gt	406328 <tigetstr@plt+0x4448>
  406338:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  40633c:	add	x1, x1, #0x370
  406340:	mov	w0, #0x2                   	// #2
  406344:	bl	401b10 <signal@plt>
  406348:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  40634c:	add	x1, x1, #0x28c
  406350:	mov	w0, #0x3                   	// #3
  406354:	bl	401b10 <signal@plt>
  406358:	ldrb	w8, [x21, #1716]
  40635c:	tbz	w8, #1, 406370 <tigetstr@plt+0x4490>
  406360:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  406364:	add	x1, x1, #0x55c
  406368:	mov	w0, #0x14                  	// #20
  40636c:	bl	401b10 <signal@plt>
  406370:	ldr	w8, [x21, #12]
  406374:	mov	w9, #0xfffffff5            	// #-11
  406378:	mov	w10, #0x100                 	// #256
  40637c:	mov	w0, #0x2                   	// #2
  406380:	and	w8, w8, w9
  406384:	mov	w1, wzr
  406388:	mov	x2, x21
  40638c:	str	w8, [x21, #12]
  406390:	strh	w10, [x21, #22]
  406394:	bl	401da0 <tcsetattr@plt>
  406398:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  40639c:	add	x0, x0, #0x608
  4063a0:	bl	401c60 <puts@plt>
  4063a4:	mov	x0, x21
  4063a8:	mov	x1, x20
  4063ac:	mov	sp, x29
  4063b0:	ldp	x20, x19, [sp, #48]
  4063b4:	ldp	x22, x21, [sp, #32]
  4063b8:	ldp	x28, x23, [sp, #16]
  4063bc:	ldp	x29, x30, [sp], #64
  4063c0:	b	40569c <tigetstr@plt+0x37bc>
  4063c4:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  4063c8:	add	x1, x1, #0xbdb
  4063cc:	mov	w2, #0x5                   	// #5
  4063d0:	mov	x0, xzr
  4063d4:	bl	401dc0 <dcgettext@plt>
  4063d8:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  4063dc:	ldr	x1, [x8, #680]
  4063e0:	bl	401a20 <fputs@plt>
  4063e4:	b	406370 <tigetstr@plt+0x4490>
  4063e8:	bl	401db0 <isatty@plt>
  4063ec:	cbnz	w0, 406404 <tigetstr@plt+0x4524>
  4063f0:	bl	401c00 <close@plt>
  4063f4:	adrp	x0, 407000 <tigetstr@plt+0x5120>
  4063f8:	add	x0, x0, #0xbc5
  4063fc:	mov	w1, wzr
  406400:	bl	401b60 <open@plt>
  406404:	mov	x9, #0xffffffffffffffd8    	// #-40
  406408:	sub	x11, x29, #0xd0
  40640c:	movk	x9, #0xff80, lsl #32
  406410:	sub	x12, x29, #0x48
  406414:	add	x11, x11, #0x80
  406418:	add	x10, x29, #0x40
  40641c:	mov	w8, #0xffffffd8            	// #-40
  406420:	add	x12, x12, #0x28
  406424:	stp	x11, x9, [x29, #-16]
  406428:	mov	w9, #0xffffffd8            	// #-40
  40642c:	stp	x10, x12, [x29, #-32]
  406430:	tbz	w8, #31, 406454 <tigetstr@plt+0x4574>
  406434:	add	w9, w8, #0x8
  406438:	cmn	w8, #0x8
  40643c:	stur	w9, [x29, #-8]
  406440:	b.gt	406454 <tigetstr@plt+0x4574>
  406444:	ldur	x8, [x29, #-24]
  406448:	mov	x10, #0xffffffffffffffd8    	// #-40
  40644c:	add	x8, x8, x10
  406450:	b	406460 <tigetstr@plt+0x4580>
  406454:	ldur	x8, [x29, #-32]
  406458:	add	x10, x8, #0x8
  40645c:	stur	x10, [x29, #-32]
  406460:	ldr	x8, [x8]
  406464:	cbz	x8, 4064b0 <tigetstr@plt+0x45d0>
  406468:	ldur	x10, [x29, #-24]
  40646c:	mov	w8, wzr
  406470:	add	w8, w8, #0x1
  406474:	tbnz	w9, #31, 406480 <tigetstr@plt+0x45a0>
  406478:	mov	w11, w9
  40647c:	b	406498 <tigetstr@plt+0x45b8>
  406480:	add	w11, w9, #0x8
  406484:	cmn	w9, #0x8
  406488:	stur	w11, [x29, #-8]
  40648c:	b.gt	406498 <tigetstr@plt+0x45b8>
  406490:	add	x9, x10, w9, sxtw
  406494:	b	4064a4 <tigetstr@plt+0x45c4>
  406498:	ldur	x9, [x29, #-32]
  40649c:	add	x12, x9, #0x8
  4064a0:	stur	x12, [x29, #-32]
  4064a4:	ldr	x12, [x9]
  4064a8:	mov	w9, w11
  4064ac:	cbnz	x12, 406470 <tigetstr@plt+0x4590>
  4064b0:	add	w9, w8, #0x1
  4064b4:	lsl	x9, x9, #3
  4064b8:	add	x9, x9, #0xf
  4064bc:	mov	x10, sp
  4064c0:	and	x9, x9, #0xffffffff0
  4064c4:	sub	x1, x10, x9
  4064c8:	mov	sp, x1
  4064cc:	str	xzr, [x1, w8, uxtw #3]
  4064d0:	mov	x8, #0xffffffffffffffd8    	// #-40
  4064d4:	sub	x10, x29, #0xd0
  4064d8:	movk	x8, #0xff80, lsl #32
  4064dc:	sub	x11, x29, #0x48
  4064e0:	add	x10, x10, #0x80
  4064e4:	add	x12, x29, #0x40
  4064e8:	mov	w9, #0xffffffd8            	// #-40
  4064ec:	add	x11, x11, #0x28
  4064f0:	stp	x10, x8, [x29, #-16]
  4064f4:	mov	w8, #0xffffffd8            	// #-40
  4064f8:	stp	x12, x11, [x29, #-32]
  4064fc:	tbz	w9, #31, 406520 <tigetstr@plt+0x4640>
  406500:	add	w8, w9, #0x8
  406504:	cmn	w9, #0x8
  406508:	stur	w8, [x29, #-8]
  40650c:	b.gt	406520 <tigetstr@plt+0x4640>
  406510:	ldur	x9, [x29, #-24]
  406514:	mov	x10, #0xffffffffffffffd8    	// #-40
  406518:	add	x9, x9, x10
  40651c:	b	40652c <tigetstr@plt+0x464c>
  406520:	ldur	x9, [x29, #-32]
  406524:	add	x10, x9, #0x8
  406528:	stur	x10, [x29, #-32]
  40652c:	ldr	x12, [x9]
  406530:	cbz	x12, 406580 <tigetstr@plt+0x46a0>
  406534:	ldur	x9, [x29, #-24]
  406538:	mov	x10, x1
  40653c:	str	x12, [x10]
  406540:	tbnz	w8, #31, 40654c <tigetstr@plt+0x466c>
  406544:	mov	w11, w8
  406548:	b	406564 <tigetstr@plt+0x4684>
  40654c:	add	w11, w8, #0x8
  406550:	cmn	w8, #0x8
  406554:	stur	w11, [x29, #-8]
  406558:	b.gt	406564 <tigetstr@plt+0x4684>
  40655c:	add	x8, x9, w8, sxtw
  406560:	b	406570 <tigetstr@plt+0x4690>
  406564:	ldur	x8, [x29, #-32]
  406568:	add	x12, x8, #0x8
  40656c:	stur	x12, [x29, #-32]
  406570:	ldr	x12, [x8]
  406574:	add	x10, x10, #0x8
  406578:	mov	w8, w11
  40657c:	cbnz	x12, 40653c <tigetstr@plt+0x465c>
  406580:	mov	x0, x19
  406584:	bl	401c90 <execvp@plt>
  406588:	bl	401e40 <__errno_location@plt>
  40658c:	ldr	w19, [x0]
  406590:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  406594:	add	x1, x1, #0xbce
  406598:	mov	w2, #0x5                   	// #5
  40659c:	mov	x0, xzr
  4065a0:	bl	401dc0 <dcgettext@plt>
  4065a4:	adrp	x8, 418000 <tigetstr@plt+0x16120>
  4065a8:	ldr	x1, [x8, #680]
  4065ac:	bl	401a20 <fputs@plt>
  4065b0:	cmp	w19, #0x2
  4065b4:	mov	w8, #0x7e                  	// #126
  4065b8:	cinc	w0, w8, eq  // eq = none
  4065bc:	bl	401a30 <exit@plt>
  4065c0:	cbz	w1, 4066b8 <tigetstr@plt+0x47d8>
  4065c4:	stp	x29, x30, [sp, #-32]!
  4065c8:	stp	x20, x19, [sp, #16]
  4065cc:	mov	w20, w1
  4065d0:	mov	x19, x0
  4065d4:	cmp	w1, #0x1
  4065d8:	mov	x29, sp
  4065dc:	b.lt	406600 <tigetstr@plt+0x4720>  // b.tstop
  4065e0:	ldr	w8, [x19, #136]
  4065e4:	ldr	w9, [x19, #168]
  4065e8:	add	w10, w8, w20
  4065ec:	cmp	w10, w9
  4065f0:	b.lt	406614 <tigetstr@plt+0x4734>  // b.tstop
  4065f4:	mvn	w10, w8
  4065f8:	add	w20, w9, w10
  4065fc:	b	406614 <tigetstr@plt+0x4734>
  406600:	ldrb	w9, [x19, #1719]
  406604:	ldr	w8, [x19, #136]
  406608:	tbz	w9, #3, 406614 <tigetstr@plt+0x4734>
  40660c:	add	w8, w8, #0x1
  406610:	str	w8, [x19, #136]
  406614:	add	w8, w8, w20
  406618:	adrp	x1, 407000 <tigetstr@plt+0x5120>
  40661c:	bic	w8, w8, w8, asr #31
  406620:	add	x1, x1, #0xb3d
  406624:	mov	w2, #0x5                   	// #5
  406628:	mov	x0, xzr
  40662c:	str	w8, [x19, #136]
  406630:	bl	401dc0 <dcgettext@plt>
  406634:	bl	401c60 <puts@plt>
  406638:	ldrb	w8, [x19, #1716]
  40663c:	tbz	w8, #2, 406648 <tigetstr@plt+0x4768>
  406640:	ldr	x0, [x19, #536]
  406644:	bl	401a80 <putp@plt>
  406648:	adrp	x8, 407000 <tigetstr@plt+0x5120>
  40664c:	adrp	x9, 407000 <tigetstr@plt+0x5120>
  406650:	add	x8, x8, #0xb60
  406654:	add	x9, x9, #0xb4b
  406658:	cmp	w20, #0x0
  40665c:	csel	x1, x9, x8, gt
  406660:	mov	w2, #0x5                   	// #5
  406664:	mov	x0, xzr
  406668:	bl	401dc0 <dcgettext@plt>
  40666c:	adrp	x20, 418000 <tigetstr@plt+0x16120>
  406670:	ldr	x1, [x20, #688]
  406674:	bl	401a20 <fputs@plt>
  406678:	ldr	x8, [x19, #160]
  40667c:	ldrsw	x9, [x19, #136]
  406680:	ldr	x0, [x8, x9, lsl #3]
  406684:	bl	401c60 <puts@plt>
  406688:	ldrb	w8, [x19, #1716]
  40668c:	tbz	w8, #2, 406698 <tigetstr@plt+0x47b8>
  406690:	ldr	x0, [x19, #536]
  406694:	bl	401a80 <putp@plt>
  406698:	ldr	x1, [x20, #688]
  40669c:	mov	w0, #0xa                   	// #10
  4066a0:	bl	401aa0 <putc@plt>
  4066a4:	ldr	w8, [x19, #136]
  4066a8:	sub	w8, w8, #0x1
  4066ac:	str	w8, [x19, #136]
  4066b0:	ldp	x20, x19, [sp, #16]
  4066b4:	ldp	x29, x30, [sp], #32
  4066b8:	ret
  4066bc:	nop
  4066c0:	stp	x29, x30, [sp, #-64]!
  4066c4:	mov	x29, sp
  4066c8:	stp	x19, x20, [sp, #16]
  4066cc:	adrp	x20, 417000 <tigetstr@plt+0x15120>
  4066d0:	add	x20, x20, #0xde0
  4066d4:	stp	x21, x22, [sp, #32]
  4066d8:	adrp	x21, 417000 <tigetstr@plt+0x15120>
  4066dc:	add	x21, x21, #0xdd8
  4066e0:	sub	x20, x20, x21
  4066e4:	mov	w22, w0
  4066e8:	stp	x23, x24, [sp, #48]
  4066ec:	mov	x23, x1
  4066f0:	mov	x24, x2
  4066f4:	bl	401998 <mbrtowc@plt-0x38>
  4066f8:	cmp	xzr, x20, asr #3
  4066fc:	b.eq	406728 <tigetstr@plt+0x4848>  // b.none
  406700:	asr	x20, x20, #3
  406704:	mov	x19, #0x0                   	// #0
  406708:	ldr	x3, [x21, x19, lsl #3]
  40670c:	mov	x2, x24
  406710:	add	x19, x19, #0x1
  406714:	mov	x1, x23
  406718:	mov	w0, w22
  40671c:	blr	x3
  406720:	cmp	x20, x19
  406724:	b.ne	406708 <tigetstr@plt+0x4828>  // b.any
  406728:	ldp	x19, x20, [sp, #16]
  40672c:	ldp	x21, x22, [sp, #32]
  406730:	ldp	x23, x24, [sp, #48]
  406734:	ldp	x29, x30, [sp], #64
  406738:	ret
  40673c:	nop
  406740:	ret
  406744:	nop
  406748:	adrp	x2, 418000 <tigetstr@plt+0x16120>
  40674c:	mov	x1, #0x0                   	// #0
  406750:	ldr	x2, [x2, #664]
  406754:	b	401ab0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406758 <.fini>:
  406758:	stp	x29, x30, [sp, #-16]!
  40675c:	mov	x29, sp
  406760:	ldp	x29, x30, [sp], #16
  406764:	ret
