Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sun Jan 14 21:22:50 2024
| Host              : inf139-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command           : report_timing -file hdl_64_1_1_2/timing.post_pr.txt
| Design            : fullSysGen
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.031ns  (required time - arrival time)
  Source:                 stealSide/virtualStealServers_0/fifoHeadReg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            stealSide/virtualStealServers_0/rPause_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.060ns (27.867%)  route 2.744ns (72.133%))
  Logic Levels:           16  (CARRY8=11 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.433ns = ( 7.433 - 4.000 ) 
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=86722, unset)        3.892     3.892    stealSide/virtualStealServers_0/clock
    SLICE_X187Y575       FDRE                                         r  stealSide/virtualStealServers_0/fifoHeadReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y575       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.970 r  stealSide/virtualStealServers_0/fifoHeadReg_reg[27]/Q
                         net (fo=13, routed)          0.531     4.501    stealSide/virtualStealServers_0/_io_read_address_bits_T[32]
    SLICE_X184Y582       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     4.624 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_169/O
                         net (fo=1, routed)           0.022     4.646    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_169_n_0
    SLICE_X184Y582       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.805 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_107/CO[7]
                         net (fo=1, routed)           0.026     4.831    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_107_n_0
    SLICE_X184Y583       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.846 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_50/CO[7]
                         net (fo=1, routed)           0.026     4.872    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_50_n_0
    SLICE_X184Y584       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     4.894 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_9/CO[7]
                         net (fo=160, routed)         0.588     5.482    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_9_n_0
    SLICE_X185Y569       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.532 r  stealSide/virtualStealServers_0/lengthHistroy[4]_i_1/O
                         net (fo=2, routed)           0.144     5.676    stealSide/virtualStealServers_0/lengthHistroy[4]_i_1_n_0
    SLICE_X185Y570       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     5.793 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_151/CO[7]
                         net (fo=1, routed)           0.026     5.819    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_151_n_0
    SLICE_X185Y571       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.834 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_134/CO[7]
                         net (fo=1, routed)           0.026     5.860    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_134_n_0
    SLICE_X185Y572       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     5.963 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_116/O[6]
                         net (fo=1, routed)           0.395     6.358    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_116_n_9
    SLICE_X185Y584       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     6.409 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[6]_i_96/O
                         net (fo=1, routed)           0.009     6.418    stealSide/virtualStealServers_0/FSM_onehot_stateReg[6]_i_96_n_0
    SLICE_X185Y584       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.604 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_71/CO[7]
                         net (fo=1, routed)           0.026     6.630    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_71_n_0
    SLICE_X185Y585       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.645 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_40/CO[7]
                         net (fo=1, routed)           0.026     6.671    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_40_n_0
    SLICE_X185Y586       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.686 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_20/CO[7]
                         net (fo=1, routed)           0.026     6.712    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_20_n_0
    SLICE_X185Y587       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.727 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.753    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_4_n_0
    SLICE_X185Y588       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.775 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_2/CO[7]
                         net (fo=70, routed)          0.370     7.145    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_2_n_0
    SLICE_X184Y586       LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     7.182 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[5]_i_2__63/O
                         net (fo=9, routed)           0.226     7.409    stealSide/virtualStealServers_0/wrReqData__deq/rPause_reg[7]_1
    SLICE_X180Y585       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     7.446 r  stealSide/virtualStealServers_0/wrReqData__deq/rPause[63]_i_1/O
                         net (fo=8, routed)           0.250     7.696    stealSide/virtualStealServers_0/wrReqData__deq_n_72
    SLICE_X180Y583       FDRE                                         r  stealSide/virtualStealServers_0/rPause_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clock (IN)
                         net (fo=86722, unset)        3.433     7.433    stealSide/virtualStealServers_0/clock
    SLICE_X180Y583       FDRE                                         r  stealSide/virtualStealServers_0/rPause_reg[60]/C
                         clock pessimism              0.329     7.762    
                         clock uncertainty           -0.035     7.726    
    SLICE_X180Y583       FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.665    stealSide/virtualStealServers_0/rPause_reg[60]
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -0.031    




