INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/Decoder_2to4E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_2to4E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/Decoder_3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_3to8
