
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 800 MT/s
CPU 0 runs traces/SPEC2017/654.roms_s-1390B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 3783073 heartbeat IPC: 2.64335 cumulative IPC: 2.64335 (Simulation time: 0 hr 22 min 1 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3783073 (Simulation time: 0 hr 22 min 1 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 38920759 heartbeat IPC: 0.284595 cumulative IPC: 0.284595 (Simulation time: 0 hr 55 min 12 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 76045787 heartbeat IPC: 0.26936 cumulative IPC: 0.276768 (Simulation time: 1 hr 28 min 44 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 116258865 heartbeat IPC: 0.248675 cumulative IPC: 0.266724 (Simulation time: 2 hr 4 min 1 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 157613886 heartbeat IPC: 0.241809 cumulative IPC: 0.260026 (Simulation time: 2 hr 22 min 33 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 176688926 heartbeat IPC: 0.524245 cumulative IPC: 0.289175 (Simulation time: 2 hr 28 min 53 sec) 
Finished CPU 0 instructions: 50000000 cycles: 172905853 cumulative IPC: 0.289175 (Simulation time: 2 hr 28 min 53 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.289175 instructions: 50000000 cycles: 172905853
ITLB TOTAL     ACCESS:    8705831  HIT:    8705808  MISS:         23  HIT %:    99.9997  MISS %: 0.000264191   MPKI: 0.00046
ITLB LOAD TRANSLATION ACCESS:    8705831  HIT:    8705808  MISS:         23  HIT %:    99.9997  MISS %: 0.000264191   MPKI: 0.00046
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 358.348 cycles
ITLB RQ	ACCESS:    9506953	FORWARD:          0	MERGED:     801116	TO_CACHE:    8705837

DTLB TOTAL     ACCESS:   12271623  HIT:   12216786  MISS:      54837  HIT %:    99.5531  MISS %:    0.44686   MPKI: 1.09674
DTLB LOAD TRANSLATION ACCESS:   12271623  HIT:   12216786  MISS:      54837  HIT %:    99.5531  MISS %:    0.44686   MPKI: 1.09674
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 144.829 cycles
DTLB RQ	ACCESS:   13414227	FORWARD:          0	MERGED:    1109340	TO_CACHE:   12304887

STLB TOTAL     ACCESS:      54860  HIT:      15888  MISS:      38972  HIT %:     28.961  MISS %:     71.039   MPKI: 0.77944
STLB LOAD TRANSLATION ACCESS:      54860  HIT:      15888  MISS:      38972  HIT %:     28.961  MISS %:     71.039   MPKI: 0.77944
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 190.342 cycles
STLB RQ	ACCESS:      54860	FORWARD:          0	MERGED:          0	TO_CACHE:      54860

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   10474309  HIT:    8713736  MISS:    1760573  HIT %:    83.1915  MISS %:    16.8085   MPKI: 35.2115
L1D LOAD      ACCESS:    7231552  HIT:    5969409  MISS:    1262143  HIT %:    82.5467  MISS %:    17.4533   MPKI: 25.2429
L1D RFO       ACCESS:    3242757  HIT:    2744327  MISS:     498430  HIT %:    84.6294  MISS %:    15.3706   MPKI: 9.9686
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 286.065 cycles
L1D RQ	ACCESS:   17792737	FORWARD:          0	MERGED:    9571615	TO_CACHE:    8220979
L1D WQ	ACCESS:    5193266	FORWARD:        143	MERGED:         18	TO_CACHE:    5193248

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    9506714  HIT:    9506295  MISS:        419  HIT %:    99.9956  MISS %: 0.00440741   MPKI: 0.00838
L1I LOAD      ACCESS:    9506714  HIT:    9506295  MISS:        419  HIT %:    99.9956  MISS %: 0.00440741   MPKI: 0.00838
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 275.131 cycles
L1I RQ	ACCESS:   14254111	FORWARD:          0	MERGED:    4747158	TO_CACHE:    9506953

BTB TOTAL     ACCESS:    3086896  HIT:    3086656  MISS:        240  HIT %:    99.9922  MISS %:  0.0077748   MPKI: 0.0048
BTB BRANCH_DIRECT_JUMP	ACCESS:        167  HIT:        144  MISS:         23
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    3086455  HIT:    3086363  MISS:         92
BTB BRANCH_DIRECT_CALL	ACCESS:        137  HIT:         76  MISS:         61
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:        137  HIT:         73  MISS:         64
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    2467340  HIT:     835007  MISS:    1632333  HIT %:    33.8424  MISS %:    66.1576   MPKI: 32.6467
L2C LOAD      ACCESS:    1262561  HIT:     137281  MISS:    1125280  HIT %:    10.8732  MISS %:    89.1268   MPKI: 22.5056
L2C DATA LOAD MPKI: 22.4972
L2C INSTRUCTION LOAD MPKI: 0.00838
L2C RFO       ACCESS:     498430  HIT:          5  MISS:     498425  HIT %: 0.00100315  MISS %:     99.999   MPKI: 9.9685
L2C WRITEBACK ACCESS:     667282  HIT:     667267  MISS:         15  HIT %:    99.9978  MISS %: 0.00224793   MPKI: 0.0003
L2C LOAD TRANSLATION ACCESS:      39067  HIT:      30454  MISS:       8613  HIT %:    77.9533  MISS %:    22.0467   MPKI: 0.17226
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 293.431 cycles
L2C RQ	ACCESS:    1800059	FORWARD:          0	MERGED:          0	TO_CACHE:    1800058
L2C WQ	ACCESS:     667282	FORWARD:          1	MERGED:          0	TO_CACHE:     667282

L2C Instructions Evicting Data 419
L2C Translations Evicting Data 8559
L2C Data Evicting Data 1614295
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 4
L2C Data Evicting Instructions 415
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 50
L2C Data Evicting Translations 8576
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      38972  HIT:      38972  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      38972  HIT:      38972  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      38972  HIT:      38972  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      38972  HIT:      38972  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      38972  HIT:      38971  MISS:          1  HIT %:    99.9974  MISS %: 0.00256594   MPKI: 2e-05
PSCL3 LOAD TRANSLATION ACCESS:      38972  HIT:      38971  MISS:          1  HIT %:    99.9974  MISS %: 0.00256594   MPKI: 2e-05
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      38972  HIT:      38781  MISS:        191  HIT %:    99.5099  MISS %:   0.490095   MPKI: 0.00382
PSCL2 LOAD TRANSLATION ACCESS:      38972  HIT:      38781  MISS:        191  HIT %:    99.5099  MISS %:   0.490095   MPKI: 0.00382
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    2297717  HIT:     665643  MISS:    1632074  HIT %:    28.9698  MISS %:    71.0302   MPKI: 32.6415
LLC LOAD      ACCESS:    1125280  HIT:        221  MISS:    1125059  HIT %:  0.0196396  MISS %:    99.9804   MPKI: 22.5012
LLC RFO       ACCESS:     498425  HIT:          5  MISS:     498420  HIT %: 0.00100316  MISS %:     99.999   MPKI: 9.9684
LLC WRITEBACK ACCESS:     665399  HIT:     665377  MISS:         22  HIT %:    99.9967  MISS %: 0.00330629   MPKI: 0.00044
LLC LOAD TRANSLATION ACCESS:       8613  HIT:         40  MISS:       8573  HIT %:   0.464414  MISS %:    99.5356   MPKI: 0.17146
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 262.763 cycles
LLC RQ	ACCESS:    1632317	FORWARD:          0	MERGED:          0	TO_CACHE:    1632317
LLC WQ	ACCESS:     665399	FORWARD:          0	MERGED:          0	TO_CACHE:     665399

LLC Dense regions hint to LLC: 0

RAW hits: 2265
Loads Generated: 17795007
Loads sent to L1D: 17792737
Stores Generated: 5193403
Stores sent to L1D: 5193404
Major fault: 0 Minor fault: 31870
Allocated PAGES: 31870

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     227135  ROW_BUFFER_MISS:    1404917
 DBUS_CONGESTED:    1459415
 WQ ROW_BUFFER_HIT:     420501  ROW_BUFFER_MISS:     243290  FULL:          0

 AVG_CONGESTED_CYCLE: 32
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 2935443
0banks busy for write cycles: 5912
1banks busy for read cycles: 44581929
1banks busy for write cycles: 1321013
2banks busy for read cycles: 46768608
2banks busy for write cycles: 836737
3banks busy for read cycles: 22296779
3banks busy for write cycles: 654441
4banks busy for read cycles: 6210119
4banks busy for write cycles: 623633
5banks busy for read cycles: 4278802
5banks busy for write cycles: 596621
6banks busy for read cycles: 1751337
6banks busy for write cycles: 633926
7banks busy for read cycles: 78029
7banks busy for write cycles: 1740889
8banks busy for read cycles: 65091
8banks busy for write cycles: 37526545

CPU 0 Branch Prediction Accuracy: 99.7911% MPKI: 0.12922 Average ROB Occupancy at Mispredict: 311.242
Branch types
NOT_BRANCH: 46907122 93.8142%
BRANCH_DIRECT_JUMP: 167 0.000334%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 3092362 6.18472%
BRANCH_DIRECT_CALL: 137 0.000274%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 137 0.000274%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 31870
